Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Wed Sep 21 16:04:04 2022
| Host              : TX running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.079       -0.681                     26               112113        0.010        0.000                      0               111752       -0.667       -0.667                       1                 43544  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
clk_pl_0                                    {0.000 1.666}        3.333           300.030         
clk_pl_1                                    {0.000 2.500}        5.000           200.000         
system_i/vid_out_ss/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_clk_wiz_0_0               {0.000 3.367}        6.734           148.502         
  clk_out2_system_clk_wiz_0_0               {0.000 16.576}       33.152          30.164          
  clk_out3_system_clk_wiz_0_0               {0.000 16.576}       33.152          30.164          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                         -0.079       -0.681                     26                96687        0.010        0.000                      0                96687       -0.667       -0.667                       1                 35645  
system_i/vid_out_ss/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.750        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                     2.750        0.000                      0                 4881        0.013        0.000                      0                 4881        2.794        0.000                       0                  2542  
  clk_out2_system_clk_wiz_0_0                    29.191        0.000                      0                 5092        0.020        0.000                      0                 5092       16.003        0.000                       0                  2678  
  clk_out3_system_clk_wiz_0_0                    28.668        0.000                      0                 5092        0.016        0.000                      0                 5092       16.003        0.000                       0                  2678  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_pl_0                           5.934        0.000                      0                   44                                                                        
clk_out2_system_clk_wiz_0_0  clk_pl_0                          32.460        0.000                      0                   54                                                                        
clk_out3_system_clk_wiz_0_0  clk_pl_0                          32.181        0.000                      0                   54                                                                        
clk_pl_0                     clk_out1_system_clk_wiz_0_0        2.318        0.000                      0                   63                                                                        
clk_pl_0                     clk_out2_system_clk_wiz_0_0        2.652        0.000                      0                   73                                                                        
clk_pl_0                     clk_out3_system_clk_wiz_0_0        2.642        0.000                      0                   73                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           26  Failing Endpoints,  Worst Slack       -0.079ns,  Total Violation       -0.681ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.667ns,  Total Violation       -0.667ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.705ns (31.629%)  route 1.524ns (68.371%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.041 - 3.333 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.809ns (routing 0.638ns, distribution 1.171ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.576ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.809     2.016    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X7Y127         FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.113 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=8, routed)           0.236     2.349    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready_0[0]
    SLICE_X7Y127         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.463 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=2, routed)           0.057     2.520    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2_n_0
    SLICE_X7Y127         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     2.634 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.112     2.746    system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X7Y127         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.810 r  system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.105     2.915    system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_5_n_0
    SLICE_X6Y126         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     2.953 r  system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.103     3.056    system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X5Y126         LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.087     3.143 r  system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.383     3.526    system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X2Y125         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.626 f  system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.339     3.965    system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X0Y138         LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.091     4.056 r  system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.189     4.245    system_i/processer_ss/zynq_ultra_ps_e_0/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.541     5.041    system_i/processer_ss/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.160     5.201    
                         clock uncertainty           -0.087     5.113    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.947     4.166    system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          4.166    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 2.198ns (75.455%)  route 0.715ns (24.545%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 5.122 - 3.333 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.638ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.576ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.767     1.974    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_clk
    SLICE_X19Y107        FDRE                                         r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.071 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[5]/Q
                         net (fo=1, routed)           0.183     2.254    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg[5]
    SLICE_X18Y108        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.432 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/p_i_11/O
                         net (fo=1, routed)           0.129     2.561    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[5]
    DSP48E2_X1Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.195     2.756 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.756    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y43        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.092     2.848 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     2.848    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y43        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.737     3.585 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     3.585    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y43        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.059     3.644 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     3.644    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.699     4.343 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     4.343    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     4.484 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.403     4.887    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481_n_11
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.622     5.122    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_clk
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/CLKARDCLK
                         clock pessimism              0.158     5.280    
                         clock uncertainty           -0.087     5.193    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     4.821    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0
  -------------------------------------------------------------------
                         required time                          4.821    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 2.195ns (74.105%)  route 0.767ns (25.895%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 5.122 - 3.333 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.638ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.576ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.766     1.973    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_clk
    SLICE_X19Y107        FDRE                                         r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     2.067 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/Q
                         net (fo=76, routed)          0.183     2.250    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_ce_reg
    SLICE_X20Y107        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.428 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/p_i_7/O
                         net (fo=1, routed)           0.169     2.597    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[9]
    DSP48E2_X1Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     2.792 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     2.792    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y43        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     2.884 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     2.884    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y43        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[12])
                                                      0.737     3.621 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     3.621    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<12>
    DSP48E2_X1Y43        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.059     3.680 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     3.680    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<12>
    DSP48E2_X1Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.699     4.379 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     4.379    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.141     4.520 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/P[12]
                         net (fo=2, routed)           0.415     4.935    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481_n_4
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.622     5.122    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_clk
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/CLKARDCLK
                         clock pessimism              0.158     5.280    
                         clock uncertainty           -0.087     5.193    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.319     4.874    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 2.115ns (71.284%)  route 0.852ns (28.716%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 5.122 - 3.333 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.638ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.576ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.766     1.973    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_clk
    SLICE_X19Y107        FDRE                                         r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     2.067 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/Q
                         net (fo=76, routed)          0.197     2.264    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_ce_reg
    SLICE_X19Y107        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     2.362 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/p_i_1/O
                         net (fo=3, routed)           0.240     2.602    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[15]
    DSP48E2_X1Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.195     2.797 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     2.797    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y43        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.092     2.889 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     2.889    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y43        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[15])
                                                      0.737     3.626 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     3.626    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<15>
    DSP48E2_X1Y43        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.059     3.685 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     3.685    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<15>
    DSP48E2_X1Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.699     4.384 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.384    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.141     4.525 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.415     4.940    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481_n_1
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.622     5.122    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_clk
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/CLKARDCLK
                         clock pessimism              0.158     5.280    
                         clock uncertainty           -0.087     5.193    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.309     4.884    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0
  -------------------------------------------------------------------
                         required time                          4.884    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[3]_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 2.132ns (72.173%)  route 0.822ns (27.827%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 5.198 - 3.333 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.795ns (routing 0.638ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.576ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.795     2.002    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_clk
    SLICE_X4Y158         FDRE                                         r  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[3]_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.098 f  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[3]_psdsp/Q
                         net (fo=2, routed)           0.223     2.321    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/D[3]
    SLICE_X5Y157         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     2.434 f  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/p_i_13/O
                         net (fo=1, routed)           0.127     2.561    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[3]
    DSP48E2_X0Y63        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     2.756 r  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     2.756    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y63        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     2.848 r  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     2.848    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y63        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[5])
                                                      0.737     3.585 f  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     3.585    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<5>
    DSP48E2_X0Y63        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.059     3.644 r  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     3.644    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<5>
    DSP48E2_X0Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.699     4.343 f  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     4.343    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     4.484 r  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.472     4.956    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481_n_11
    RAMB36_X0Y30         RAMB36E2                                     r  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.698     5.198    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/ap_clk
    RAMB36_X0Y30         RAMB36E2                                     r  system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/CLKARDCLK
                         clock pessimism              0.162     5.360    
                         clock uncertainty           -0.087     5.273    
    RAMB36_X0Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     4.901    system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 2.163ns (73.000%)  route 0.800ns (27.000%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 5.236 - 3.333 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.638ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.576ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.817     2.024    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_clk
    SLICE_X19Y138        FDRE                                         r  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y138        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.117 f  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[0]/Q
                         net (fo=1, routed)           0.175     2.292    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg[0]
    SLICE_X19Y136        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     2.439 f  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/p_i_16/O
                         net (fo=1, routed)           0.176     2.615    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[0]
    DSP48E2_X1Y54        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.195     2.810 r  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     2.810    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.092     2.902 r  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.902    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[5])
                                                      0.737     3.639 f  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     3.639    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.059     3.698 r  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     3.698    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.699     4.397 f  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     4.397    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     4.538 r  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.449     4.987    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481_n_11
    RAMB36_X2Y27         RAMB36E2                                     r  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.736     5.236    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/ap_clk
    RAMB36_X2Y27         RAMB36E2                                     r  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/CLKARDCLK
                         clock pessimism              0.162     5.398    
                         clock uncertainty           -0.087     5.311    
    RAMB36_X2Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     4.939    system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 2.187ns (73.661%)  route 0.782ns (26.339%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 5.122 - 3.333 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.638ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.576ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.766     1.973    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_clk
    SLICE_X19Y107        FDRE                                         r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     2.067 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/Q
                         net (fo=76, routed)          0.183     2.250    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_ce_reg
    SLICE_X20Y107        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.428 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/p_i_7/O
                         net (fo=1, routed)           0.169     2.597    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[9]
    DSP48E2_X1Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     2.792 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     2.792    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y43        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     2.884 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     2.884    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y43        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[8])
                                                      0.742     3.626 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     3.626    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.V<8>
    DSP48E2_X1Y43        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.057     3.683 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     3.683    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.V_DATA<8>
    DSP48E2_X1Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.688     4.371 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     4.371    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<8>
    DSP48E2_X1Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.141     4.512 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.430     4.942    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481_n_8
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.622     5.122    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_clk
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/CLKARDCLK
                         clock pessimism              0.158     5.280    
                         clock uncertainty           -0.087     5.193    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.292     4.901    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 2.195ns (74.105%)  route 0.767ns (25.895%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 5.122 - 3.333 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.638ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.576ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.766     1.973    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_clk
    SLICE_X19Y107        FDRE                                         r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     2.067 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_ce_reg_reg/Q
                         net (fo=76, routed)          0.183     2.250    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_ce_reg
    SLICE_X20Y107        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.428 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/p_i_7/O
                         net (fo=1, routed)           0.169     2.597    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[9]
    DSP48E2_X1Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     2.792 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     2.792    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y43        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     2.884 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     2.884    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y43        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[14])
                                                      0.737     3.621 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     3.621    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y43        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     3.680 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     3.680    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     4.379 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.379    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.520 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           0.415     4.935    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481_n_2
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.622     5.122    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_clk
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/CLKARDCLK
                         clock pessimism              0.158     5.280    
                         clock uncertainty           -0.087     5.193    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.297     4.896    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 2.198ns (76.559%)  route 0.673ns (23.441%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 5.122 - 3.333 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.638ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.576ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.767     1.974    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_clk
    SLICE_X19Y107        FDRE                                         r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.071 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[5]/Q
                         net (fo=1, routed)           0.183     2.254    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg[5]
    SLICE_X18Y108        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.432 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/p_i_11/O
                         net (fo=1, routed)           0.129     2.561    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[5]
    DSP48E2_X1Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.195     2.756 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.756    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y43        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.092     2.848 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     2.848    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y43        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[6])
                                                      0.737     3.585 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.585    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<6>
    DSP48E2_X1Y43        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.059     3.644 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.644    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<6>
    DSP48E2_X1Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.699     4.343 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     4.343    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.141     4.484 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/P[6]
                         net (fo=2, routed)           0.361     4.845    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481_n_10
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.622     5.122    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_clk
    RAMB36_X2Y21         RAMB36E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0/CLKARDCLK
                         clock pessimism              0.158     5.280    
                         clock uncertainty           -0.087     5.193    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.378     4.815    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_0
  -------------------------------------------------------------------
                         required time                          4.815    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 2.198ns (74.282%)  route 0.761ns (25.718%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 5.189 - 3.333 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.638ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.576ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.767     1.974    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_clk
    SLICE_X19Y107        FDRE                                         r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.071 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg_reg[5]/Q
                         net (fo=1, routed)           0.183     2.254    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/ap_return_int_reg[5]
    SLICE_X18Y108        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.432 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/grp_reg_int_s_fu_257/p_i_11/O
                         net (fo=1, routed)           0.129     2.561    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[5]
    DSP48E2_X1Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.195     2.756 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.756    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y43        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.092     2.848 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     2.848    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y43        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.737     3.585 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     3.585    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y43        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.059     3.644 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     3.644    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.699     4.343 f  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     4.343    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     4.484 r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.449     4.933    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481_n_11
    RAMB18_X2Y40         RAMB18E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.689     5.189    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_clk
    RAMB18_X2Y40         RAMB18E2                                     r  system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_1/CLKARDCLK
                         clock pessimism              0.158     5.347    
                         clock uncertainty           -0.087     5.260    
    RAMB18_X2Y40         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.357     4.903    system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/lshr_ln_reg_444_reg_1
  -------------------------------------------------------------------
                         required time                          4.903    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                 -0.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.070ns (38.674%)  route 0.111ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.550ns (routing 0.576ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.638ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.550     1.717    system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X18Y62         FDRE                                         r  system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.787 r  system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]/Q
                         net (fo=6, routed)           0.111     1.898    system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[16]
    SLICE_X17Y62         FDRE                                         r  system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.784     1.991    system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X17Y62         FDRE                                         r  system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]/C
                         clock pessimism             -0.156     1.835    
    SLICE_X17Y62         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     1.888    system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.070ns (40.698%)  route 0.102ns (59.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.554ns (routing 0.576ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.638ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.554     1.721    system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X8Y49          FDRE                                         r  system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.791 r  system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]/Q
                         net (fo=2, routed)           0.102     1.893    system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0[30]
    SLICE_X9Y49          FDRE                                         r  system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.784     1.991    system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X9Y49          FDRE                                         r  system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]/C
                         clock pessimism             -0.161     1.830    
    SLICE_X9Y49          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     1.883    system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1119]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.071ns (26.792%)  route 0.194ns (73.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.581ns (routing 0.576ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.638ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.581     1.748    system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X23Y7          FDRE                                         r  system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.819 r  system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1119]/Q
                         net (fo=1, routed)           0.194     2.013    system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIF0
    SLICE_X20Y7          RAMD32                                       r  system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.875     2.082    system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X20Y7          RAMD32                                       r  system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/CLK
                         clock pessimism             -0.160     1.922    
    SLICE_X20Y7          RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     2.003    system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1137]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.073ns (29.555%)  route 0.174ns (70.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.577ns (routing 0.576ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.638ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.577     1.744    system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X23Y14         FDRE                                         r  system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.817 r  system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1137]/Q
                         net (fo=1, routed)           0.174     1.991    system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIB1
    SLICE_X20Y16         RAMD32                                       r  system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.870     2.077    system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X20Y16         RAMD32                                       r  system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB_D1/CLK
                         clock pessimism             -0.160     1.917    
    SLICE_X20Y16         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.064     1.981    system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.070ns (36.842%)  route 0.120ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.573ns (routing 0.576ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.638ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.573     1.740    system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X22Y46         FDRE                                         r  system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.810 r  system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/Q
                         net (fo=4, routed)           0.120     1.930    system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/lite_min_assert_sftrst
    SLICE_X24Y45         FDRE                                         r  system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.818     2.025    system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X24Y45         FDRE                                         r  system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                         clock pessimism             -0.160     1.865    
    SLICE_X24Y45         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.920    system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1123]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.070ns (32.407%)  route 0.146ns (67.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.539ns (routing 0.576ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.638ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.539     1.706    system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X6Y26          FDRE                                         r  system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.776 r  system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1123]/Q
                         net (fo=1, routed)           0.146     1.922    system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[64]
    RAMB36_X0Y5          RAMB36E2                                     r  system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.897     2.104    system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E2                                     r  system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.164     1.940    
    RAMB36_X0Y5          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.029     1.911    system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.070ns (38.251%)  route 0.113ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.632ns (routing 0.576ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.638ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.632     1.799    system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X32Y12         FDRE                                         r  system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.869 r  system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[60]/Q
                         net (fo=2, routed)           0.113     1.982    system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[60]
    SLICE_X30Y14         FDRE                                         r  system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.878     2.085    system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X30Y14         FDRE                                         r  system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[60]/C
                         clock pessimism             -0.169     1.916    
    SLICE_X30Y14         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.971    system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.072ns (33.333%)  route 0.144ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.548ns (routing 0.576ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.638ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.548     1.715    system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/s_axi_lite_aclk
    SLICE_X7Y59          FDRE                                         r  system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.787 r  system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.144     1.931    system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/s_level_out_d1_cdc_to
    SLICE_X7Y60          FDRE                                         r  system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.765     1.972    system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/s_axi_lite_aclk
    SLICE_X7Y60          FDRE                                         r  system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.107     1.865    
    SLICE_X7Y60          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.920    system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[2061]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.071ns (33.971%)  route 0.138ns (66.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.579ns (routing 0.576ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.638ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.579     1.746    system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X24Y12         FDRE                                         r  system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[2061]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     1.817 r  system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[2061]/Q
                         net (fo=1, routed)           0.138     1.955    system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIG0
    SLICE_X24Y8          RAMD32                                       r  system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.877     2.084    system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X24Y8          RAMD32                                       r  system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG/CLK
                         clock pessimism             -0.222     1.862    
    SLICE_X24Y8          RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     1.944    system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.071ns (30.085%)  route 0.165ns (69.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.562ns (routing 0.576ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.638ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.562     1.729    system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X25Y109        FDRE                                         r  system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.800 r  system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.165     1.965    system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X30Y109        FDRE                                         r  system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=35881, routed)       1.850     2.057    system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X30Y109        FDRE                                         r  system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                         clock pessimism             -0.158     1.899    
    SLICE_X30Y109        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     1.954    system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME4_ADV/DCLK     n/a            4.000         3.333       -0.667     MMCM_X0Y1      system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y21   system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_U/system_v_tpg_0_0_v_vcresampler_cor3i2_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y20   system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_c_val_1_V_U/system_v_tpg_0_0_v_vcresampler_cor2iS_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y20   system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_y_val_0_V_U/system_v_tpg_0_0_v_vcresampler_cor2iS_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X2Y18   system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_U/system_v_tpg_0_0_v_vcresampler_cor3i2_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X2Y17   system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/linebuf_c_val_1_V_U/system_v_tpg_0_0_v_vcresampler_cor2iS_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y31   system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_U/system_v_tpg_0_0_v_vcresampler_cor3i2_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK     n/a            2.000         1.666       -0.334     MMCM_X0Y1      system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK     n/a            2.000         1.667       -0.333     MMCM_X0Y1      system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y20    system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y20    system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
High Pulse Width  Slow    MMCME4_ADV/DCLK     n/a            2.000         1.666       -0.334     MMCM_X0Y1      system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK     n/a            2.000         1.666       -0.334     MMCM_X0Y1      system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       system_i/processer_ss/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.666       1.093      SLICE_X29Y135  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1274_reg_646_pp0_iter3_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.666       1.093      SLICE_X29Y135  system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1274_reg_646_pp0_iter3_reg_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/vid_out_ss/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/vid_out_ss/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/vid_out_ss/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/vid_out_ss/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         5.000       3.750      MMCM_X0Y1  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y1  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.413ns (11.428%)  route 3.201ns (88.572%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 10.407 - 6.734 ) 
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.408ns (routing 0.185ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.170ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.408     3.357    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X26Y87         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.455 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]/Q
                         net (fo=16, routed)          0.806     4.261    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[37]
    SLICE_X27Y66         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     4.456 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2/O
                         net (fo=8, routed)           0.359     4.815    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2_n_0
    SLICE_X24Y63         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     4.935 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[14][27]_i_1/O
                         net (fo=25, routed)          2.036     6.971    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[14][27]
    SLICE_X35Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.196    10.407    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][5]/C
                         clock pessimism             -0.513     9.894    
                         clock uncertainty           -0.130     9.763    
    SLICE_X35Y46         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     9.721    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][5]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.413ns (11.756%)  route 3.100ns (88.244%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 10.397 - 6.734 ) 
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.408ns (routing 0.185ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.170ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.408     3.357    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X26Y87         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.455 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]/Q
                         net (fo=16, routed)          0.806     4.261    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[37]
    SLICE_X27Y66         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     4.456 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2/O
                         net (fo=8, routed)           0.359     4.815    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2_n_0
    SLICE_X24Y63         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     4.935 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[14][27]_i_1/O
                         net (fo=25, routed)          1.935     6.870    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[14][27]
    SLICE_X37Y45         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.186    10.397    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X37Y45         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6]/C
                         clock pessimism             -0.513     9.884    
                         clock uncertainty           -0.130     9.753    
    SLICE_X37Y45         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     9.710    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.263ns (7.738%)  route 3.136ns (92.262%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 10.416 - 6.734 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.170ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.441     3.390    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.487 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.374     3.861    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X30Y57         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.999 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.373     5.372    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.400 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1056, routed)        1.389     6.789    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.205    10.416    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][3]/C
                         clock pessimism             -0.513     9.903    
                         clock uncertainty           -0.130     9.772    
    SLICE_X29Y46         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     9.700    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][3]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.263ns (7.738%)  route 3.136ns (92.262%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 10.416 - 6.734 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.170ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.441     3.390    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.487 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.374     3.861    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X30Y57         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.999 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.373     5.372    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.400 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1056, routed)        1.389     6.789    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.205    10.416    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]/C
                         clock pessimism             -0.513     9.903    
                         clock uncertainty           -0.130     9.772    
    SLICE_X29Y46         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072     9.700    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.263ns (7.735%)  route 3.137ns (92.265%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 10.418 - 6.734 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.170ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.441     3.390    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.487 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.374     3.861    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X30Y57         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.999 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.373     5.372    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.400 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1056, routed)        1.390     6.790    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X29Y48         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.207    10.418    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y48         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][3]/C
                         clock pessimism             -0.513     9.905    
                         clock uncertainty           -0.130     9.774    
    SLICE_X29Y48         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     9.702    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][3]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.263ns (7.735%)  route 3.137ns (92.265%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 10.418 - 6.734 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.170ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.441     3.390    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.487 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.374     3.861    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X30Y57         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.999 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.373     5.372    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.400 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1056, routed)        1.390     6.790    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X29Y48         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.207    10.418    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y48         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]/C
                         clock pessimism             -0.513     9.905    
                         clock uncertainty           -0.130     9.774    
    SLICE_X29Y48         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072     9.702    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.263ns (7.742%)  route 3.134ns (92.258%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 10.416 - 6.734 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.170ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.441     3.390    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.487 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.374     3.861    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X30Y57         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.999 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.373     5.372    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.400 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1056, routed)        1.387     6.787    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.205    10.416    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]/C
                         clock pessimism             -0.513     9.903    
                         clock uncertainty           -0.130     9.772    
    SLICE_X29Y46         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     9.700    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.263ns (7.742%)  route 3.134ns (92.258%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 10.416 - 6.734 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.170ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.441     3.390    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.487 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.374     3.861    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X30Y57         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.999 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.373     5.372    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.400 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1056, routed)        1.387     6.787    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.205    10.416    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y46         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][3]/C
                         clock pessimism             -0.513     9.903    
                         clock uncertainty           -0.130     9.772    
    SLICE_X29Y46         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072     9.700    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][3]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.263ns (7.740%)  route 3.135ns (92.260%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 10.418 - 6.734 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.170ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.441     3.390    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.487 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.374     3.861    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X30Y57         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.999 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.373     5.372    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.400 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1056, routed)        1.388     6.788    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X29Y48         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.207    10.418    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y48         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0]/C
                         clock pessimism             -0.513     9.905    
                         clock uncertainty           -0.130     9.774    
    SLICE_X29Y48         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     9.702    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.263ns (7.740%)  route 3.135ns (92.260%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 10.418 - 6.734 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.170ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.441     3.390    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.487 f  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.374     3.861    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X30Y57         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.999 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.373     5.372    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.400 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1056, routed)        1.388     6.788    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X29Y48         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     6.734 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     8.316    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.960 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.187    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.211 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.207    10.418    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y48         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2]/C
                         clock pessimism             -0.513     9.905    
                         clock uncertainty           -0.130     9.774    
    SLICE_X29Y48         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     9.702    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  2.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.071ns (36.979%)  route 0.121ns (63.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Net Delay (Source):      1.266ns (routing 0.170ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.185ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.453    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.477 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.266     3.743    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y51         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     3.814 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][2]/Q
                         net (fo=31, routed)          0.121     3.935    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/ipif_data_out[2]
    SLICE_X25Y49         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.478     3.427    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y49         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]/C
                         clock pessimism              0.442     3.869    
    SLICE_X25Y49         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     3.922    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.274%)  route 0.115ns (43.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      1.316ns (routing 0.170ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.185ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.453    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.477 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.316     3.793    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X9Y60          FDSE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     3.862 f  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.076     3.938    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/state[0]
    SLICE_X9Y59          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.079     4.017 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.039     4.056    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[2]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.524     3.473    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X9Y59          FDRE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.513     3.986    
    SLICE_X9Y59          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     4.039    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.039    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.096ns (36.782%)  route 0.165ns (63.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    3.685ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.208ns (routing 0.170ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.185ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.453    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.477 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.208     3.685    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X29Y50         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     3.754 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]/Q
                         net (fo=1, routed)           0.140     3.894    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4[23]
    SLICE_X27Y51         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027     3.921 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1/O
                         net (fo=1, routed)           0.025     3.946    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1_n_0
    SLICE_X27Y51         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.472     3.421    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X27Y51         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]/C
                         clock pessimism              0.453     3.874    
    SLICE_X27Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     3.927    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]
  -------------------------------------------------------------------
                         required time                         -3.927    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.096ns (39.344%)  route 0.148ns (60.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.207ns (routing 0.170ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.185ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.453    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.477 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.207     3.684    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X29Y49         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     3.753 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]/Q
                         net (fo=1, routed)           0.109     3.862    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4[3]
    SLICE_X28Y50         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.027     3.889 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1/O
                         net (fo=1, routed)           0.039     3.928    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.454     3.403    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X28Y50         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]/C
                         clock pessimism              0.453     3.856    
    SLICE_X28Y50         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     3.909    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -3.909    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.120ns (47.059%)  route 0.135ns (52.941%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.679ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.202ns (routing 0.170ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.185ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.453    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.477 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.202     3.679    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.749 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]/Q
                         net (fo=1, routed)           0.114     3.863    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14[2]
    SLICE_X26Y49         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.027     3.890 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[2]_i_2/O
                         net (fo=1, routed)           0.009     3.899    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]
    SLICE_X26Y49         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.023     3.922 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]_i_1/O
                         net (fo=1, routed)           0.012     3.934    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_669
    SLICE_X26Y49         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.460     3.409    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X26Y49         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                         clock pessimism              0.453     3.862    
    SLICE_X26Y49         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     3.915    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.069ns (33.495%)  route 0.137ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      1.195ns (routing 0.170ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.185ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.453    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.477 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.195     3.672    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y54         FDSE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.741 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][21]/Q
                         net (fo=1, routed)           0.137     3.878    system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[25][18]
    SLICE_X32Y53         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.398     3.347    system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X32Y53         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[5]/C
                         clock pessimism              0.456     3.803    
    SLICE_X32Y53         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.858    system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.858    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.070ns (25.926%)  route 0.200ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      1.191ns (routing 0.170ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.185ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.453    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.477 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.191     3.668    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y60         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     3.738 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9]/Q
                         net (fo=2, routed)           0.200     3.938    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[9]
    SLICE_X32Y56         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.399     3.348    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y56         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9]/C
                         clock pessimism              0.513     3.861    
    SLICE_X32Y56         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     3.916    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.938    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.071ns (35.149%)  route 0.131ns (64.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.246ns (routing 0.170ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.185ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.453    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.477 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.246     3.723    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X28Y68         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     3.794 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][26]/Q
                         net (fo=31, routed)          0.131     3.925    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/ipif_data_out[26]
    SLICE_X26Y66         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.921    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.949 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        1.455     3.404    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X26Y66         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][26]/C
                         clock pessimism              0.445     3.849    
    SLICE_X26Y66         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.902    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      0.711ns (routing 0.097ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.108ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.268    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.285 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        0.711     1.996    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y58         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.035 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][10]/Q
                         net (fo=2, routed)           0.037     2.072    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1034]
    SLICE_X30Y58         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.871    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.890 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        0.808     1.698    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y58         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]/C
                         clock pessimism              0.304     2.002    
    SLICE_X30Y58         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.049    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      0.710ns (routing 0.097ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.807ns (routing 0.108ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.268    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.285 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        0.710     1.995    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y52         FDSE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.034 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]/Q
                         net (fo=2, routed)           0.038     2.072    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1074]
    SLICE_X30Y52         FDSE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.871    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.890 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2541, routed)        0.807     1.697    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y52         FDSE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]/C
                         clock pessimism              0.304     2.001    
    SLICE_X30Y52         FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.048    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.734       5.184      RAMB36_X0Y11  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         6.734       5.235      BUFGCE_X0Y44  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.734       5.484      MMCM_X0Y1     system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.734       5.588      SLICE_X37Y87  system_i/vid_out_ss/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.734       5.588      SLICE_X28Y51  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.734       5.588      SLICE_X28Y54  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.734       5.588      SLICE_X24Y62  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.734       5.588      SLICE_X24Y63  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.734       5.588      SLICE_X24Y63  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X36Y88  system_i/vid_out_ss/rst_video_clk_wiz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X37Y87  system_i/vid_out_ss/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X28Y51  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X28Y54  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X24Y62  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X24Y63  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X24Y63  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X37Y87  system_i/vid_out_ss/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X28Y51  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X28Y54  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X24Y62  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X37Y87  system_i/vid_out_ss/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X37Y87  system_i/vid_out_ss/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X28Y51  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X28Y51  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X28Y54  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X24Y62  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X24Y63  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X24Y63  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X28Y54  system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.367       2.794      SLICE_X24Y62  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.191ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.313ns (10.133%)  route 2.776ns (89.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 36.703 - 33.152 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.406ns (routing 0.185ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.170ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.406     3.360    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X12Y171        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y171        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.458 r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=17, routed)          1.712     5.170    system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_active_video
    SLICE_X30Y90         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.269 r  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=38, routed)          0.591     5.860    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X35Y94         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     5.976 r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=22, routed)          0.473     6.449    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X3Y19         RAMB36E2                                     r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.069    36.703    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y19         RAMB36E2                                     r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.513    36.190    
                         clock uncertainty           -0.188    36.001    
    RAMB36_X3Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361    35.640    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         35.640    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                 29.191    

Slack (MET) :             29.271ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.411ns (11.706%)  route 3.100ns (88.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.785 - 33.152 ) 
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.366ns (routing 0.185ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.170ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.366     3.320    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X2Y155         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.418 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]/Q
                         net (fo=39, routed)          0.716     4.134    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[42]
    SLICE_X7Y169         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     4.329 f  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2/O
                         net (fo=8, routed)           0.214     4.543    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2_n_0
    SLICE_X7Y169         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     4.661 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[10][27]_i_1/O
                         net (fo=25, routed)          2.170     6.831    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[10][27]
    SLICE_X21Y167        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.151    36.785    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y167        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2]/C
                         clock pessimism             -0.451    36.333    
                         clock uncertainty           -0.188    36.145    
    SLICE_X21Y167        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    36.102    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2]
  -------------------------------------------------------------------
                         required time                         36.102    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 29.271    

Slack (MET) :             29.271ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.411ns (11.706%)  route 3.100ns (88.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.785 - 33.152 ) 
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.366ns (routing 0.185ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.170ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.366     3.320    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X2Y155         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.418 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]/Q
                         net (fo=39, routed)          0.716     4.134    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[42]
    SLICE_X7Y169         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     4.329 f  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2/O
                         net (fo=8, routed)           0.214     4.543    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2_n_0
    SLICE_X7Y169         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     4.661 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[10][27]_i_1/O
                         net (fo=25, routed)          2.170     6.831    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[10][27]
    SLICE_X21Y167        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.151    36.785    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y167        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8]/C
                         clock pessimism             -0.451    36.333    
                         clock uncertainty           -0.188    36.145    
    SLICE_X21Y167        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    36.102    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8]
  -------------------------------------------------------------------
                         required time                         36.102    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 29.271    

Slack (MET) :             29.354ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.459ns (13.308%)  route 2.990ns (86.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 36.820 - 33.152 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.185ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.170ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.379     3.333    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X4Y161         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.430 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]/Q
                         net (fo=16, routed)          0.895     4.325    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[38]
    SLICE_X5Y169         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.167     4.492 f  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int[19][6]_i_2/O
                         net (fo=6, routed)           0.220     4.712    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int[19][6]_i_2_n_0
    SLICE_X6Y170         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.195     4.907 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int[23][28]_i_1/O
                         net (fo=26, routed)          1.875     6.782    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[23][28]
    SLICE_X16Y176        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.186    36.820    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X16Y176        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]/C
                         clock pessimism             -0.452    36.368    
                         clock uncertainty           -0.188    36.180    
    SLICE_X16Y176        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    36.136    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]
  -------------------------------------------------------------------
                         required time                         36.136    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 29.354    

Slack (MET) :             29.412ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.470ns (13.421%)  route 3.032ns (86.579%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 36.850 - 33.152 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.185ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.170ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.208     3.162    system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X30Y91         FDRE                                         r  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.258 f  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.243     3.501    system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/Q[1]
    SLICE_X29Y93         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     3.680 r  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=169, routed)         2.099     5.779    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X10Y171        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.974 r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1/O
                         net (fo=12, routed)          0.690     6.664    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0
    SLICE_X10Y173        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.216    36.850    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X10Y173        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism             -0.513    36.337    
                         clock uncertainty           -0.188    36.148    
    SLICE_X10Y173        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    36.076    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         36.076    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                 29.412    

Slack (MET) :             29.412ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.470ns (13.421%)  route 3.032ns (86.579%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 36.850 - 33.152 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.185ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.170ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.208     3.162    system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X30Y91         FDRE                                         r  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.258 f  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.243     3.501    system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/Q[1]
    SLICE_X29Y93         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     3.680 r  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=169, routed)         2.099     5.779    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X10Y171        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.974 r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1/O
                         net (fo=12, routed)          0.690     6.664    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0
    SLICE_X10Y173        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.216    36.850    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X10Y173        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism             -0.513    36.337    
                         clock uncertainty           -0.188    36.148    
    SLICE_X10Y173        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072    36.076    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         36.076    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                 29.412    

Slack (MET) :             29.412ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.470ns (13.421%)  route 3.032ns (86.579%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 36.850 - 33.152 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.185ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.170ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.208     3.162    system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X30Y91         FDRE                                         r  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.258 f  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.243     3.501    system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/Q[1]
    SLICE_X29Y93         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     3.680 r  system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=169, routed)         2.099     5.779    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X10Y171        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.974 r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1/O
                         net (fo=12, routed)          0.690     6.664    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0
    SLICE_X10Y173        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.216    36.850    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X10Y173        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism             -0.513    36.337    
                         clock uncertainty           -0.188    36.148    
    SLICE_X10Y173        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    36.076    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         36.076    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                 29.412    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.207ns (6.094%)  route 3.190ns (93.906%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.706ns = ( 36.858 - 33.152 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.185ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.170ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.379     3.333    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X3Y167         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.429 f  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.397     3.826    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X12Y171        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     3.909 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.734     5.643    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.671 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1029, routed)        1.059     6.730    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y176         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.224    36.858    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y176         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][26]/C
                         clock pessimism             -0.452    36.406    
                         clock uncertainty           -0.188    36.217    
    SLICE_X5Y176         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    36.145    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][26]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.207ns (6.094%)  route 3.190ns (93.906%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.706ns = ( 36.858 - 33.152 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.185ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.170ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.379     3.333    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X3Y167         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.429 f  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.397     3.826    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X12Y171        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     3.909 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.734     5.643    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.671 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1029, routed)        1.059     6.730    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y176         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.224    36.858    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y176         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][26]/C
                         clock pessimism             -0.452    36.406    
                         clock uncertainty           -0.188    36.217    
    SLICE_X5Y176         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    36.145    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][26]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out2_system_clk_wiz_0_0 rise@33.152ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.207ns (6.095%)  route 3.189ns (93.905%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 36.857 - 33.152 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.185ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.170ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.379     3.333    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X3Y167         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.429 f  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=60, routed)          0.397     3.826    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X12Y171        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     3.909 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1, routed)           1.734     5.643    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0_bufg_place
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.671 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_bufg_place/O
                         net (fo=1029, routed)        1.058     6.729    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X5Y173         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    35.610    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.634 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.223    36.857    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X5Y173         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][21]/C
                         clock pessimism             -0.452    36.405    
                         clock uncertainty           -0.188    36.216    
    SLICE_X5Y173         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    36.144    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][21]
  -------------------------------------------------------------------
                         required time                         36.144    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 29.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.070ns (36.842%)  route 0.120ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Net Delay (Source):      1.217ns (routing 0.170ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.185ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.458    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.217     3.699    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X10Y175        FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.769 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][22]/Q
                         net (fo=1, routed)           0.120     3.889    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][18]
    SLICE_X8Y174         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.410     3.364    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X8Y174         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[6]/C
                         clock pessimism              0.452     3.816    
    SLICE_X8Y174         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     3.869    system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.072ns (37.500%)  route 0.120ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.185ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.458    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.222     3.704    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X9Y177         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     3.776 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]/Q
                         net (fo=2, routed)           0.120     3.896    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1083]
    SLICE_X11Y176        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.413     3.367    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X11Y176        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27]/C
                         clock pessimism              0.452     3.819    
    SLICE_X11Y176        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     3.874    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27]
  -------------------------------------------------------------------
                         required time                         -3.874    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.069ns (36.126%)  route 0.122ns (63.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Net Delay (Source):      1.220ns (routing 0.170ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.185ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.458    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.220     3.702    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y170         FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.771 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21]/Q
                         net (fo=2, routed)           0.122     3.893    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1077]
    SLICE_X11Y170        FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.410     3.364    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X11Y170        FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][21]/C
                         clock pessimism              0.452     3.816    
    SLICE_X11Y170        FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.871    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][21]
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      0.721ns (routing 0.097ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.108ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.271    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.288 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.721     2.009    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X7Y169         FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.048 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][19]/Q
                         net (fo=2, routed)           0.037     2.085    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1043]
    SLICE_X7Y169         FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.875    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.894 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.818     1.712    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X7Y169         FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]/C
                         clock pessimism              0.303     2.015    
    SLICE_X7Y169         FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.062    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.063ns (48.837%)  route 0.066ns (51.163%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      0.715ns (routing 0.097ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.108ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.271    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.288 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.715     2.003    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X0Y168         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.042 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17]/Q
                         net (fo=1, routed)           0.052     2.094    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19[17]
    SLICE_X2Y168         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.108 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2/O
                         net (fo=1, routed)           0.007     2.115    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2_n_0
    SLICE_X2Y168         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.125 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_i_1/O
                         net (fo=1, routed)           0.007     2.132    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_i_1_n_0
    SLICE_X2Y168         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.875    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.894 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.820     1.714    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X2Y168         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/C
                         clock pessimism              0.348     2.062    
    SLICE_X2Y168         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.108    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.723ns (routing 0.097ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.271    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.288 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.723     2.011    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X11Y174        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.050 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27]/Q
                         net (fo=2, routed)           0.038     2.088    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1019]
    SLICE_X11Y174        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.875    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.894 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.822     1.716    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X11Y174        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][27]/C
                         clock pessimism              0.301     2.017    
    SLICE_X11Y174        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.064    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][27]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      0.713ns (routing 0.097ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.108ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.271    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.288 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.713     2.001    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X13Y175        FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y175        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.040 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]/Q
                         net (fo=2, routed)           0.038     2.078    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1065]
    SLICE_X13Y175        FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.875    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.894 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.809     1.703    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X13Y175        FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9]/C
                         clock pessimism              0.304     2.007    
    SLICE_X13Y175        FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.054    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      0.704ns (routing 0.097ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.108ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.271    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.288 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.704     1.992    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X17Y177        FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.031 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9]/Q
                         net (fo=2, routed)           0.039     2.070    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1001]
    SLICE_X17Y177        FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.875    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.894 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.801     1.695    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X17Y177        FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9]/C
                         clock pessimism              0.303     1.998    
    SLICE_X17Y177        FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.045    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.073ns (36.683%)  route 0.126ns (63.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Net Delay (Source):      1.216ns (routing 0.170ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.185ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.458    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.216     3.698    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X7Y171         FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     3.771 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/Q
                         net (fo=2, routed)           0.126     3.897    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1073]
    SLICE_X9Y172         FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.926    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.954 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.413     3.367    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X9Y172         FDSE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]/C
                         clock pessimism              0.452     3.819    
    SLICE_X9Y172         FDSE (Hold_EFF_SLICEM_C_D)
                                                      0.053     3.872    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]
  -------------------------------------------------------------------
                         required time                         -3.872    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      0.720ns (routing 0.097ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.108ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.271    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.288 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.720     2.008    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X0Y178         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y178         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.047 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]/Q
                         net (fo=2, routed)           0.039     2.086    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/intr_err[22]
    SLICE_X0Y178         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.875    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_system_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.894 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.817     1.711    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X0Y178         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]/C
                         clock pessimism              0.303     2.014    
    SLICE_X0Y178         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.060    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_0_0
Waveform(ns):       { 0.000 16.576 }
Period(ns):         33.152
Sources:            { system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         33.152      31.602     RAMB36_X3Y19   system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         33.152      31.602     RAMB36_X3Y18   system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         33.152      31.653     BUFGCE_X0Y26   system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         33.152      31.902     MMCM_X0Y1      system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X24Y176  system_i/ch_0/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X14Y168  system_i/ch_0/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X14Y168  system_i/ch_0/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X5Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X4Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X5Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X24Y176  system_i/ch_0/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X5Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X4Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X5Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X14Y168  system_i/ch_0/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X14Y168  system_i/ch_0/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X5Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X4Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X5Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X24Y176  system_i/ch_0/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X14Y168  system_i/ch_0/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X14Y168  system_i/ch_0/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X24Y176  system_i/ch_0/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X24Y176  system_i/ch_0/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X14Y168  system_i/ch_0/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X14Y168  system_i/ch_0/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X5Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X5Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X4Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X4Y165   system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_clk_wiz_0_0
  To Clock:  clk_out3_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       28.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.668ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.213ns (5.233%)  route 3.857ns (94.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 36.692 - 33.152 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.185ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.170ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.311     3.262    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X18Y148        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.360 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         1.292     4.652    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X30Y162        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     4.767 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_1/O
                         net (fo=25, routed)          2.565     7.332    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[2][27]
    SLICE_X41Y171        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.062    36.692    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y171        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][6]/C
                         clock pessimism             -0.461    36.231    
                         clock uncertainty           -0.188    36.043    
    SLICE_X41Y171        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    36.000    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][6]
  -------------------------------------------------------------------
                         required time                         36.000    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                 28.668    

Slack (MET) :             28.675ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.198ns (4.889%)  route 3.852ns (95.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 36.678 - 33.152 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.185ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.170ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.311     3.262    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X18Y148        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.360 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         1.353     4.713    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X29Y162        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     4.813 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[12][27]_i_1/O
                         net (fo=25, routed)          2.499     7.312    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[12][27]
    SLICE_X38Y158        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.048    36.678    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X38Y158        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][20]/C
                         clock pessimism             -0.461    36.217    
                         clock uncertainty           -0.188    36.029    
    SLICE_X38Y158        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    35.987    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][20]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                 28.675    

Slack (MET) :             28.777ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.298ns (7.345%)  route 3.759ns (92.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 36.779 - 33.152 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.185ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.170ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.311     3.262    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X18Y148        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.360 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         1.306     4.666    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X31Y161        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     4.866 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_1/O
                         net (fo=25, routed)          2.453     7.319    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[8][27]
    SLICE_X28Y165        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.149    36.779    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X28Y165        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16]/C
                         clock pessimism             -0.451    36.328    
                         clock uncertainty           -0.188    36.139    
    SLICE_X28Y165        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    36.096    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16]
  -------------------------------------------------------------------
                         required time                         36.096    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 28.777    

Slack (MET) :             28.777ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.298ns (7.345%)  route 3.759ns (92.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 36.779 - 33.152 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.185ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.170ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.311     3.262    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X18Y148        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.360 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         1.306     4.666    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X31Y161        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     4.866 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_1/O
                         net (fo=25, routed)          2.453     7.319    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[8][27]
    SLICE_X28Y165        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.149    36.779    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X28Y165        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][17]/C
                         clock pessimism             -0.451    36.328    
                         clock uncertainty           -0.188    36.139    
    SLICE_X28Y165        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043    36.096    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][17]
  -------------------------------------------------------------------
                         required time                         36.096    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 28.777    

Slack (MET) :             28.808ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.198ns (4.994%)  route 3.767ns (95.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 36.728 - 33.152 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.185ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.170ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.311     3.262    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X18Y148        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.360 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         1.353     4.713    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X29Y162        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     4.813 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[12][27]_i_1/O
                         net (fo=25, routed)          2.414     7.227    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[12][27]
    SLICE_X29Y162        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.098    36.728    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y162        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]/C
                         clock pessimism             -0.461    36.267    
                         clock uncertainty           -0.188    36.078    
    SLICE_X29Y162        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    36.035    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]
  -------------------------------------------------------------------
                         required time                         36.035    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                 28.808    

Slack (MET) :             28.859ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.224ns (5.733%)  route 3.683ns (94.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.721 - 33.152 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.185ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.170ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.311     3.262    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X18Y148        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.360 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         1.351     4.711    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X29Y162        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     4.837 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[11][27]_i_1/O
                         net (fo=25, routed)          2.332     7.169    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[11][27]
    SLICE_X35Y159        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.091    36.721    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y159        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18]/C
                         clock pessimism             -0.461    36.260    
                         clock uncertainty           -0.188    36.071    
    SLICE_X35Y159        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    36.028    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 28.859    

Slack (MET) :             28.859ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.224ns (5.733%)  route 3.683ns (94.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.721 - 33.152 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.185ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.170ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.311     3.262    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X18Y148        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.360 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         1.351     4.711    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X29Y162        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     4.837 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[11][27]_i_1/O
                         net (fo=25, routed)          2.332     7.169    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[11][27]
    SLICE_X35Y159        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.091    36.721    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y159        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][19]/C
                         clock pessimism             -0.461    36.260    
                         clock uncertainty           -0.188    36.071    
    SLICE_X35Y159        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    36.028    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][19]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 28.859    

Slack (MET) :             28.860ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.298ns (7.495%)  route 3.678ns (92.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.781 - 33.152 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.185ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.170ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.311     3.262    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X18Y148        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.360 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         1.306     4.666    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X31Y161        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     4.866 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_1/O
                         net (fo=25, routed)          2.372     7.238    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[8][27]
    SLICE_X28Y169        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.151    36.781    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X28Y169        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]/C
                         clock pessimism             -0.451    36.330    
                         clock uncertainty           -0.188    36.141    
    SLICE_X28Y169        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    36.098    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]
  -------------------------------------------------------------------
                         required time                         36.098    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                 28.860    

Slack (MET) :             28.864ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.213ns (5.500%)  route 3.660ns (94.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 36.691 - 33.152 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.185ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.170ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.311     3.262    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X18Y148        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.360 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         1.292     4.652    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X30Y162        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     4.767 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_1/O
                         net (fo=25, routed)          2.368     7.135    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[2][27]
    SLICE_X39Y178        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.061    36.691    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y178        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]/C
                         clock pessimism             -0.461    36.230    
                         clock uncertainty           -0.188    36.042    
    SLICE_X39Y178        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    35.999    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11]
  -------------------------------------------------------------------
                         required time                         35.999    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                 28.864    

Slack (MET) :             28.871ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (clk_out3_system_clk_wiz_0_0 rise@33.152ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.378ns (9.783%)  route 3.486ns (90.217%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 36.684 - 33.152 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.185ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.170ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.307     3.258    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X22Y147        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y147        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.357 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]/Q
                         net (fo=39, routed)          0.978     4.335    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[42]
    SLICE_X30Y162        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.415 f  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2/O
                         net (fo=8, routed)           0.321     4.736    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_2_n_0
    SLICE_X30Y161        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.199     4.935 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[15][27]_i_1/O
                         net (fo=25, routed)          2.187     7.122    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[15][27]
    SLICE_X41Y164        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                     33.152    33.152 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000    33.152 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582    34.734    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    35.378 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    35.606    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.630 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.054    36.684    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y164        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0]/C
                         clock pessimism             -0.461    36.223    
                         clock uncertainty           -0.188    36.035    
    SLICE_X41Y164        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    35.993    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0]
  -------------------------------------------------------------------
                         required time                         35.993    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                 28.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.097ns (50.521%)  route 0.095ns (49.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Net Delay (Source):      1.096ns (routing 0.170ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.185ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.582     1.582    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.226 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228     2.454    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.478 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.096     3.574    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y165        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y165        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     3.644 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16]/Q
                         net (fo=1, routed)           0.061     3.705    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3[16]
    SLICE_X31Y165        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.027     3.732 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1/O
                         net (fo=1, routed)           0.034     3.766    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1_n_0
    SLICE_X31Y165        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.771     1.771    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.665 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.923    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        1.282     3.233    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X31Y165        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]/C
                         clock pessimism              0.464     3.697    
    SLICE_X31Y165        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.053     3.750    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.656ns (routing 0.097ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.269    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.656     1.942    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y174        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y174        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.981 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26]/Q
                         net (fo=2, routed)           0.034     2.015    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1082]
    SLICE_X32Y174        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.872    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.891 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.748     1.639    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y174        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/C
                         clock pessimism              0.309     1.948    
    SLICE_X32Y174        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.995    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      0.664ns (routing 0.097ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.269    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.664     1.950    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X23Y119        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.989 r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[14]/Q
                         net (fo=1, routed)           0.034     2.023    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1[14]
    SLICE_X23Y119        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.872    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.891 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.756     1.647    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X23Y119        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[14]/C
                         clock pessimism              0.309     1.956    
    SLICE_X23Y119        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.003    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.063ns (49.606%)  route 0.064ns (50.394%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Net Delay (Source):      0.622ns (routing 0.097ns, distribution 0.525ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.108ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.269    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.622     1.908    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y174        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.947 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6]/Q
                         net (fo=1, routed)           0.050     1.997    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[256]
    SLICE_X41Y174        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.011 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0/O
                         net (fo=1, routed)           0.007     2.018    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0_n_0
    SLICE_X41Y174        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.028 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1__0/O
                         net (fo=1, routed)           0.007     2.035    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0
    SLICE_X41Y174        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.872    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.891 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.719     1.610    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X41Y174        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]/C
                         clock pessimism              0.356     1.966    
    SLICE_X41Y174        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.012    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      0.651ns (routing 0.097ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.744ns (routing 0.108ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.269    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.651     1.937    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y165        FDSE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y165        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.976 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]/Q
                         net (fo=2, routed)           0.037     2.013    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/p_8_out[0]
    SLICE_X35Y165        FDSE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.872    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.891 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.744     1.635    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y165        FDSE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0]/C
                         clock pessimism              0.308     1.943    
    SLICE_X35Y165        FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.990    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      0.661ns (routing 0.097ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.269    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.661     1.947    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X24Y111        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.985 r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[0]/Q
                         net (fo=1, routed)           0.039     2.024    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2[0]
    SLICE_X24Y111        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.872    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.891 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.754     1.645    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X24Y111        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]/C
                         clock pessimism              0.308     1.953    
    SLICE_X24Y111        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.000    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.052ns (42.975%)  route 0.069ns (57.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      0.656ns (routing 0.097ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.108ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.269    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.656     1.942    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X31Y175        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y175        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.980 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]/Q
                         net (fo=1, routed)           0.052     2.032    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2[26]
    SLICE_X30Y175        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.046 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1/O
                         net (fo=1, routed)           0.017     2.063    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1_n_0
    SLICE_X30Y175        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.872    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.891 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.745     1.636    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y175        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]/C
                         clock pessimism              0.357     1.993    
    SLICE_X30Y175        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.039    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      0.643ns (routing 0.097ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.108ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.269    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.643     1.929    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y167        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y167        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.968 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][5]/Q
                         net (fo=2, routed)           0.039     2.007    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1029]
    SLICE_X36Y167        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.872    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.891 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.733     1.624    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y167        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][5]/C
                         clock pessimism              0.311     1.935    
    SLICE_X36Y167        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.982    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][5]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.064ns (49.231%)  route 0.066ns (50.769%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Net Delay (Source):      0.618ns (routing 0.097ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.108ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.269    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.618     1.904    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y163        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.944 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][7]/Q
                         net (fo=1, routed)           0.052     1.996    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[232]
    SLICE_X41Y163        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     2.010 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0/O
                         net (fo=1, routed)           0.007     2.017    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0_n_0
    SLICE_X41Y163        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.027 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1__0/O
                         net (fo=1, routed)           0.007     2.034    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0
    SLICE_X41Y163        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.872    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.891 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.715     1.606    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X41Y163        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/C
                         clock pessimism              0.356     1.962    
    SLICE_X41Y163        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.008    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Net Delay (Source):      0.680ns (routing 0.097ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.108ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.893     0.893    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.123 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.269    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.286 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.680     1.966    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X24Y122        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.004 r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2_reg[11]/Q
                         net (fo=1, routed)           0.041     2.045    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_2[11]
    SLICE_X24Y122        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y62        BUFG_PS                      0.000     0.000 r  system_i/processer_ss/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.001     1.001    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.706 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.872    system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_system_clk_wiz_0_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.891 r  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=2676, routed)        0.776     1.667    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X24Y122        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]/C
                         clock pessimism              0.305     1.972    
    SLICE_X24Y122        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.019    system_i/ch_1/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_clk_wiz_0_0
Waveform(ns):       { 0.000 16.576 }
Period(ns):         33.152
Sources:            { system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         33.152      31.602     RAMB36_X2Y22   system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         33.152      31.602     RAMB36_X3Y28   system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         33.152      31.653     BUFGCE_X0Y32   system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.250         33.152      31.902     MMCM_X0Y1      system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X34Y178  system_i/ch_1/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X29Y159  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X29Y163  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         33.152      32.006     SLICE_X29Y159  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X34Y178  system_i/ch_1/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X34Y178  system_i/ch_1/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X29Y159  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X29Y159  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X29Y163  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X29Y159  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X34Y178  system_i/ch_1/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X29Y159  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X29Y163  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X29Y163  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X29Y159  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X34Y178  system_i/ch_1/rst_video_clk_wiz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         16.576      16.003     SLICE_X31Y167  system_i/ch_1/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.934ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.827ns  (logic 0.096ns (11.608%)  route 0.731ns (88.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X32Y64         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.731     0.827    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X15Y73         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X15Y73         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.800ns  (logic 0.096ns (12.000%)  route 0.704ns (88.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
    SLICE_X29Y63         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/Q
                         net (fo=1, routed)           0.704     0.800    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[26]
    SLICE_X18Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X18Y63         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.792ns  (logic 0.096ns (12.121%)  route 0.696ns (87.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y63                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
    SLICE_X26Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/Q
                         net (fo=1, routed)           0.696     0.792    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[28]
    SLICE_X17Y63         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X17Y63         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.730ns  (logic 0.096ns (13.151%)  route 0.634ns (86.849%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X35Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.634     0.730    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X28Y68         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X28Y68         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.727ns  (logic 0.096ns (13.205%)  route 0.631ns (86.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
    SLICE_X24Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/Q
                         net (fo=1, routed)           0.631     0.727    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[29]
    SLICE_X14Y66         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X14Y66         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.721ns  (logic 0.096ns (13.315%)  route 0.625ns (86.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X36Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.625     0.721    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X26Y67         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X26Y67         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.709ns  (logic 0.096ns (13.540%)  route 0.613ns (86.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X24Y52         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           0.613     0.709    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X18Y62         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X18Y62         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.686ns  (logic 0.096ns (13.994%)  route 0.590ns (86.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X35Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           0.590     0.686    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X23Y64         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X23Y64         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.679ns  (logic 0.096ns (14.138%)  route 0.583ns (85.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X24Y52         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           0.583     0.679    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X18Y58         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X18Y58         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.669ns  (logic 0.096ns (14.350%)  route 0.573ns (85.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X28Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           0.573     0.669    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X22Y62         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X22Y62         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.761    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  6.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       32.460ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.460ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.719ns  (logic 0.096ns (13.352%)  route 0.623ns (86.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173                                      0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
    SLICE_X3Y173         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/Q
                         net (fo=1, routed)           0.623     0.719    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[28]
    SLICE_X3Y161         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X3Y161         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    33.179    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                 32.460    

Slack (MET) :             32.494ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.685ns  (logic 0.096ns (14.015%)  route 0.589ns (85.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y179                                     0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X18Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.589     0.685    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X15Y162        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X15Y162        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    33.179    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                 32.494    

Slack (MET) :             32.494ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.685ns  (logic 0.097ns (14.161%)  route 0.588ns (85.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y92         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.588     0.685    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X34Y92         FDRE                                         r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X34Y92         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                 32.494    

Slack (MET) :             32.497ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.682ns  (logic 0.099ns (14.516%)  route 0.583ns (85.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99                                      0.000     0.000 r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X32Y99         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.583     0.682    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X31Y99         FDRE                                         r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X31Y99         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                 32.497    

Slack (MET) :             32.509ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.670ns  (logic 0.096ns (14.328%)  route 0.574ns (85.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170                                      0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X2Y170         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           0.574     0.670    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X3Y157         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X3Y157         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    33.179    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                 32.509    

Slack (MET) :             32.531ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.648ns  (logic 0.096ns (14.815%)  route 0.552ns (85.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y176                                     0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X18Y176        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           0.552     0.648    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X15Y161        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X15Y161        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    33.179    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                 32.531    

Slack (MET) :             32.556ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.623ns  (logic 0.096ns (15.409%)  route 0.527ns (84.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176                                      0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X7Y176         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           0.527     0.623    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X6Y164         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X6Y164         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    33.179    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                 32.556    

Slack (MET) :             32.559ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.620ns  (logic 0.096ns (15.484%)  route 0.524ns (84.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170                                      0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X2Y170         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           0.524     0.620    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X4Y160         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X4Y160         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 32.559    

Slack (MET) :             32.580ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.599ns  (logic 0.096ns (16.027%)  route 0.503ns (83.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y176                                     0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X18Y176        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.503     0.599    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X16Y167        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X16Y167        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                 32.580    

Slack (MET) :             32.583ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.596ns  (logic 0.096ns (16.107%)  route 0.500ns (83.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y92         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.500     0.596    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X34Y89         FDRE                                         r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X34Y89         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                 32.583    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       32.181ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.181ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.998ns  (logic 0.094ns (9.419%)  route 0.904ns (90.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y165                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X39Y165        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.904     0.998    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X39Y154        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X39Y154        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 32.181    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.802ns  (logic 0.096ns (11.970%)  route 0.706ns (88.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y165                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X39Y165        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.706     0.802    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X37Y155        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X37Y155        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                 32.377    

Slack (MET) :             32.380ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.799ns  (logic 0.096ns (12.015%)  route 0.703ns (87.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y173                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X39Y173        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           0.703     0.799    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X37Y155        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X37Y155        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                 32.380    

Slack (MET) :             32.438ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.741ns  (logic 0.096ns (12.955%)  route 0.645ns (87.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           0.645     0.741    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X36Y156        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X36Y156        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 32.438    

Slack (MET) :             32.457ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.722ns  (logic 0.095ns (13.158%)  route 0.627ns (86.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y176                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X37Y176        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           0.627     0.722    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X25Y158        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X25Y158        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 32.457    

Slack (MET) :             32.469ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.710ns  (logic 0.096ns (13.521%)  route 0.614ns (86.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y161                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X37Y161        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.614     0.710    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X32Y150        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X32Y150        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 32.469    

Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.665ns  (logic 0.094ns (14.135%)  route 0.571ns (85.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y152                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
    SLICE_X24Y152        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/Q
                         net (fo=2, routed)           0.571     0.665    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[33]
    SLICE_X20Y149        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X20Y149        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                 32.514    

Slack (MET) :             32.537ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.642ns  (logic 0.096ns (14.953%)  route 0.546ns (85.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y168                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
    SLICE_X29Y168        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/Q
                         net (fo=1, routed)           0.546     0.642    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[1]
    SLICE_X24Y151        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X24Y151        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 32.537    

Slack (MET) :             32.547ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.632ns  (logic 0.096ns (15.190%)  route 0.536ns (84.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y176                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X37Y176        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.536     0.632    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X24Y176        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X24Y176        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 32.547    

Slack (MET) :             32.558ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.152ns  (MaxDelay Path 33.152ns)
  Data Path Delay:        0.621ns  (logic 0.096ns (15.459%)  route 0.525ns (84.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y160                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X36Y160        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           0.525     0.621    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X35Y152        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.152    33.152    
    SLICE_X35Y152        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    33.179    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.179    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 32.558    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.318ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.042ns  (logic 0.096ns (9.213%)  route 0.946ns (90.787%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
    SLICE_X18Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/Q
                         net (fo=1, routed)           0.946     1.042    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[6]
    SLICE_X33Y51         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X33Y51         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.599ns  (logic 0.096ns (16.027%)  route 0.503ns (83.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X3Y61          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.503     0.599    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X4Y61          FDRE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X4Y61          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.563ns  (logic 0.096ns (17.052%)  route 0.467ns (82.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59                                       0.000     0.000 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X2Y59          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.467     0.563    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X2Y57          FDRE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X2Y57          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.545ns  (logic 0.096ns (17.615%)  route 0.449ns (82.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55                                       0.000     0.000 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y55          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.449     0.545    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X0Y55          FDRE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X0Y55          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.522ns  (logic 0.096ns (18.391%)  route 0.426ns (81.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
    SLICE_X26Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/Q
                         net (fo=1, routed)           0.426     0.522    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[43]
    SLICE_X26Y89         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X26Y89         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.514ns  (logic 0.097ns (18.872%)  route 0.417ns (81.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y61          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.417     0.514    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X0Y58          FDRE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X0Y58          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.510ns  (logic 0.096ns (18.824%)  route 0.414ns (81.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57                                       0.000     0.000 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y57          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.414     0.510    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X5Y57          FDRE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X5Y57          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.433ns  (logic 0.097ns (22.402%)  route 0.336ns (77.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y61          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     0.433    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X2Y61          FDRE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X2Y61          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.429ns  (logic 0.099ns (23.077%)  route 0.330ns (76.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X3Y61          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.330     0.429    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X3Y63          FDRE                                         r  system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X3Y63          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.427ns  (logic 0.096ns (22.482%)  route 0.331ns (77.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93                                      0.000     0.000 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
    SLICE_X21Y93         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/Q
                         net (fo=1, routed)           0.331     0.427    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[42]
    SLICE_X23Y88         FDRE                                         r  system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X23Y88         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  2.933    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.652ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.708ns  (logic 0.096ns (13.559%)  route 0.612ns (86.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.612     0.708    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X28Y96         FDRE                                         r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X28Y96         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     3.360    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.671ns  (logic 0.096ns (14.307%)  route 0.575ns (85.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89                                      0.000     0.000 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y89         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.575     0.671    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X32Y89         FDRE                                         r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X32Y89         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.665ns  (logic 0.093ns (13.985%)  route 0.572ns (86.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158                                      0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X4Y158         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.572     0.665    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[36]
    SLICE_X3Y166         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X3Y166         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.588ns  (logic 0.096ns (16.327%)  route 0.492ns (83.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166                                      0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
    SLICE_X6Y166         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/Q
                         net (fo=1, routed)           0.492     0.588    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[1]
    SLICE_X6Y167         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X6Y167         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.573ns  (logic 0.099ns (17.277%)  route 0.474ns (82.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91                                      0.000     0.000 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y91         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.474     0.573    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X32Y90         FDRE                                         r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X32Y90         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.538ns  (logic 0.095ns (17.658%)  route 0.443ns (82.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94                                      0.000     0.000 r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y94         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.443     0.538    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X31Y94         FDRE                                         r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X31Y94         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     3.360    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.512ns  (logic 0.099ns (19.336%)  route 0.413ns (80.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99                                      0.000     0.000 r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y99         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.413     0.512    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X35Y99         FDRE                                         r  system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X35Y99         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.491ns  (logic 0.097ns (19.756%)  route 0.394ns (80.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89                                      0.000     0.000 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y89         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.394     0.491    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X31Y90         FDRE                                         r  system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X31Y90         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     3.360    system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.487ns  (logic 0.096ns (19.713%)  route 0.391ns (80.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y164                                     0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
    SLICE_X14Y164        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/Q
                         net (fo=1, routed)           0.391     0.487    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[3]
    SLICE_X13Y166        FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X13Y166        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.477ns  (logic 0.098ns (20.545%)  route 0.379ns (79.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159                                      0.000     0.000 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X5Y159         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           0.379     0.477    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[16]
    SLICE_X5Y160         FDRE                                         r  system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X5Y160         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     3.360    system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  2.883    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out3_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.642ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.718ns  (logic 0.097ns (13.510%)  route 0.621ns (86.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149                                     0.000     0.000 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.621     0.718    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X26Y149        FDRE                                         r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X26Y149        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.683ns  (logic 0.096ns (14.056%)  route 0.587ns (85.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y149                                     0.000     0.000 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X33Y149        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.587     0.683    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X33Y148        FDRE                                         r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X33Y148        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.649ns  (logic 0.096ns (14.792%)  route 0.553ns (85.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y146                                     0.000     0.000 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.553     0.649    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X33Y147        FDRE                                         r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X33Y147        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.633ns  (logic 0.097ns (15.324%)  route 0.536ns (84.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143                                     0.000     0.000 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y143        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.536     0.633    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X35Y145        FDRE                                         r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X35Y145        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.625ns  (logic 0.096ns (15.360%)  route 0.529ns (84.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149                                     0.000     0.000 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.529     0.625    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X27Y149        FDRE                                         r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X27Y149        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.607ns  (logic 0.096ns (15.815%)  route 0.511ns (84.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y149                                     0.000     0.000 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y149        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.511     0.607    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X31Y150        FDRE                                         r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X31Y150        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     3.360    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.606ns  (logic 0.096ns (15.842%)  route 0.510ns (84.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y147                                     0.000     0.000 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X18Y147        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.510     0.606    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[37]
    SLICE_X25Y153        FDRE                                         r  system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X25Y153        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.598ns  (logic 0.099ns (16.555%)  route 0.499ns (83.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149                                     0.000     0.000 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.499     0.598    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X31Y149        FDRE                                         r  system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X31Y149        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     3.360    system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.588ns  (logic 0.095ns (16.156%)  route 0.493ns (83.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112                                     0.000     0.000 r  system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X19Y112        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.493     0.588    system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X20Y114        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X20Y114        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     3.360    system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@16.576ns period=33.152ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.566ns  (logic 0.097ns (17.138%)  route 0.469ns (82.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112                                     0.000     0.000 r  system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X19Y112        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.469     0.566    system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X21Y112        FDRE                                         r  system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X21Y112        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     3.360    system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  2.794    





