<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro uart.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro uart.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4a443dfa91063f28d0a5cc5b97d93eb0" id="r_a4a443dfa91063f28d0a5cc5b97d93eb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4a443dfa91063f28d0a5cc5b97d93eb0">UART_UARTCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ff87)</td></tr>
<tr class="separator:a4a443dfa91063f28d0a5cc5b97d93eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398af043884d3a525a3d4dff75dbc74e" id="r_a398af043884d3a525a3d4dff75dbc74e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a398af043884d3a525a3d4dff75dbc74e">UART_UARTCR_CTSEN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a398af043884d3a525a3d4dff75dbc74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf24557d4e0b87c26621f501d2fa7259" id="r_abf24557d4e0b87c26621f501d2fa7259"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abf24557d4e0b87c26621f501d2fa7259">UART_UARTCR_CTSEN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:abf24557d4e0b87c26621f501d2fa7259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f171d5eaf8be2713d984dbb61c43c5" id="r_a80f171d5eaf8be2713d984dbb61c43c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a80f171d5eaf8be2713d984dbb61c43c5">UART_UARTCR_CTSEN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a80f171d5eaf8be2713d984dbb61c43c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cfa64de9fb688925618478debba0ca" id="r_ae0cfa64de9fb688925618478debba0ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae0cfa64de9fb688925618478debba0ca">UART_UARTCR_CTSEN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ae0cfa64de9fb688925618478debba0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa670d75afb9567a97c2d5920b7893c4c" id="r_aa670d75afb9567a97c2d5920b7893c4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa670d75afb9567a97c2d5920b7893c4c">UART_UARTCR_CTSEN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa670d75afb9567a97c2d5920b7893c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab002df377f19669f40940fac6fc2376d" id="r_ab002df377f19669f40940fac6fc2376d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab002df377f19669f40940fac6fc2376d">UART_UARTCR_DTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab002df377f19669f40940fac6fc2376d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3532adb013f4159cea6e8f17e3b0c692" id="r_a3532adb013f4159cea6e8f17e3b0c692"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3532adb013f4159cea6e8f17e3b0c692">UART_UARTCR_DTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a3532adb013f4159cea6e8f17e3b0c692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd4553df09d55ee9c1bd57468bdb10a" id="r_a4bd4553df09d55ee9c1bd57468bdb10a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4bd4553df09d55ee9c1bd57468bdb10a">UART_UARTCR_DTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a4bd4553df09d55ee9c1bd57468bdb10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768b8a7355f323074a443e0bc6598710" id="r_a768b8a7355f323074a443e0bc6598710"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a768b8a7355f323074a443e0bc6598710">UART_UARTCR_DTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a768b8a7355f323074a443e0bc6598710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b030afac2825350ddde8e5ec2774356" id="r_a3b030afac2825350ddde8e5ec2774356"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3b030afac2825350ddde8e5ec2774356">UART_UARTCR_DTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3b030afac2825350ddde8e5ec2774356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb905600fb8a5b7a9695cf0be489e6d" id="r_abfb905600fb8a5b7a9695cf0be489e6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abfb905600fb8a5b7a9695cf0be489e6d">UART_UARTCR_LBE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abfb905600fb8a5b7a9695cf0be489e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f504bb6d39da723b7f78c9ed42f29f" id="r_a28f504bb6d39da723b7f78c9ed42f29f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a28f504bb6d39da723b7f78c9ed42f29f">UART_UARTCR_LBE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a28f504bb6d39da723b7f78c9ed42f29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb061ce4734e98ca80d0a664f2a4d152" id="r_acb061ce4734e98ca80d0a664f2a4d152"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acb061ce4734e98ca80d0a664f2a4d152">UART_UARTCR_LBE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:acb061ce4734e98ca80d0a664f2a4d152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed3eb2a346122f4849aa66150906aa8" id="r_aeed3eb2a346122f4849aa66150906aa8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aeed3eb2a346122f4849aa66150906aa8">UART_UARTCR_LBE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aeed3eb2a346122f4849aa66150906aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3df811f61daefa085cb80789104aace" id="r_ad3df811f61daefa085cb80789104aace"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad3df811f61daefa085cb80789104aace">UART_UARTCR_LBE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad3df811f61daefa085cb80789104aace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19b765bda25d828d6420a18fbf82f75" id="r_ab19b765bda25d828d6420a18fbf82f75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab19b765bda25d828d6420a18fbf82f75">UART_UARTCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ab19b765bda25d828d6420a18fbf82f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55766c55905369457bc173f93140e356" id="r_a55766c55905369457bc173f93140e356"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a55766c55905369457bc173f93140e356">UART_UARTCR_OUT1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a55766c55905369457bc173f93140e356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51270b266765ed5efc94177b71f34132" id="r_a51270b266765ed5efc94177b71f34132"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a51270b266765ed5efc94177b71f34132">UART_UARTCR_OUT1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a51270b266765ed5efc94177b71f34132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0ad3e2eae78feabbbd42053482aa7c" id="r_a9a0ad3e2eae78feabbbd42053482aa7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9a0ad3e2eae78feabbbd42053482aa7c">UART_UARTCR_OUT1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a9a0ad3e2eae78feabbbd42053482aa7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a6894d9b3d8f6828adf2df5e8f34d8" id="r_a93a6894d9b3d8f6828adf2df5e8f34d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a93a6894d9b3d8f6828adf2df5e8f34d8">UART_UARTCR_OUT1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a93a6894d9b3d8f6828adf2df5e8f34d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf568d66f01b002693a1a453ebc7d1d4" id="r_acf568d66f01b002693a1a453ebc7d1d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acf568d66f01b002693a1a453ebc7d1d4">UART_UARTCR_OUT1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acf568d66f01b002693a1a453ebc7d1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda1014951e7b3b105e2873aad9ccbe3" id="r_adda1014951e7b3b105e2873aad9ccbe3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adda1014951e7b3b105e2873aad9ccbe3">UART_UARTCR_OUT2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adda1014951e7b3b105e2873aad9ccbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419d93e9f53f5b042d0de30af2fdba6a" id="r_a419d93e9f53f5b042d0de30af2fdba6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a419d93e9f53f5b042d0de30af2fdba6a">UART_UARTCR_OUT2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a419d93e9f53f5b042d0de30af2fdba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4eb9b89b056e1150942f5103ac4281b" id="r_ab4eb9b89b056e1150942f5103ac4281b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab4eb9b89b056e1150942f5103ac4281b">UART_UARTCR_OUT2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ab4eb9b89b056e1150942f5103ac4281b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec701d7a2acfac85b6761db9b0602db" id="r_a4ec701d7a2acfac85b6761db9b0602db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4ec701d7a2acfac85b6761db9b0602db">UART_UARTCR_OUT2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a4ec701d7a2acfac85b6761db9b0602db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdaa910dad7cbb78462706948a1fe369" id="r_abdaa910dad7cbb78462706948a1fe369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abdaa910dad7cbb78462706948a1fe369">UART_UARTCR_OUT2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abdaa910dad7cbb78462706948a1fe369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a265e3f3f8ca6f9d558fe3c7965811d65" id="r_a265e3f3f8ca6f9d558fe3c7965811d65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a265e3f3f8ca6f9d558fe3c7965811d65">UART_UARTCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000300)</td></tr>
<tr class="separator:a265e3f3f8ca6f9d558fe3c7965811d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbab8acc8cc480b95937580f6c2674df" id="r_adbab8acc8cc480b95937580f6c2674df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adbab8acc8cc480b95937580f6c2674df">UART_UARTCR_RTS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adbab8acc8cc480b95937580f6c2674df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78c83882e941d902ff5dee6977431ac" id="r_af78c83882e941d902ff5dee6977431ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af78c83882e941d902ff5dee6977431ac">UART_UARTCR_RTS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:af78c83882e941d902ff5dee6977431ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e92a4eccbd13f150817eca39e6f411c" id="r_a6e92a4eccbd13f150817eca39e6f411c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6e92a4eccbd13f150817eca39e6f411c">UART_UARTCR_RTS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a6e92a4eccbd13f150817eca39e6f411c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95ce7bef078e9faaccbaf893d282fa5" id="r_ab95ce7bef078e9faaccbaf893d282fa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab95ce7bef078e9faaccbaf893d282fa5">UART_UARTCR_RTS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab95ce7bef078e9faaccbaf893d282fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bbf4c43b0969bb7940b66a845120324" id="r_a5bbf4c43b0969bb7940b66a845120324"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5bbf4c43b0969bb7940b66a845120324">UART_UARTCR_RTS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5bbf4c43b0969bb7940b66a845120324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a574fc6de72282c9667581ce27e5fdf46" id="r_a574fc6de72282c9667581ce27e5fdf46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a574fc6de72282c9667581ce27e5fdf46">UART_UARTCR_RTSEN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a574fc6de72282c9667581ce27e5fdf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110339ea0521454a8635996703841efa" id="r_a110339ea0521454a8635996703841efa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a110339ea0521454a8635996703841efa">UART_UARTCR_RTSEN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a110339ea0521454a8635996703841efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe09090e90d296bd89e0c301805b7721" id="r_afe09090e90d296bd89e0c301805b7721"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afe09090e90d296bd89e0c301805b7721">UART_UARTCR_RTSEN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:afe09090e90d296bd89e0c301805b7721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b89dd98d7042e0f6dbb606dafc4bc9" id="r_ae4b89dd98d7042e0f6dbb606dafc4bc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae4b89dd98d7042e0f6dbb606dafc4bc9">UART_UARTCR_RTSEN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:ae4b89dd98d7042e0f6dbb606dafc4bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137dd299afe6542b572aa8a5f9a68526" id="r_a137dd299afe6542b572aa8a5f9a68526"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a137dd299afe6542b572aa8a5f9a68526">UART_UARTCR_RTSEN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a137dd299afe6542b572aa8a5f9a68526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc52c246b8fbb688553e1077e6283473" id="r_acc52c246b8fbb688553e1077e6283473"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acc52c246b8fbb688553e1077e6283473">UART_UARTCR_RXE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acc52c246b8fbb688553e1077e6283473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faab03a96f4ee7c42b4458e8cf4e0f6" id="r_a8faab03a96f4ee7c42b4458e8cf4e0f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8faab03a96f4ee7c42b4458e8cf4e0f6">UART_UARTCR_RXE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a8faab03a96f4ee7c42b4458e8cf4e0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b889f26f1859e9b52bd8d63d41e534" id="r_a40b889f26f1859e9b52bd8d63d41e534"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a40b889f26f1859e9b52bd8d63d41e534">UART_UARTCR_RXE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a40b889f26f1859e9b52bd8d63d41e534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff445e4437e77ef955405a1512180e5f" id="r_aff445e4437e77ef955405a1512180e5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff445e4437e77ef955405a1512180e5f">UART_UARTCR_RXE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aff445e4437e77ef955405a1512180e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ebd49be7ec4e7994d542dc75cbd7b11" id="r_a8ebd49be7ec4e7994d542dc75cbd7b11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8ebd49be7ec4e7994d542dc75cbd7b11">UART_UARTCR_RXE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8ebd49be7ec4e7994d542dc75cbd7b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e02e42c32eccc7a9fb476d92a9aac3" id="r_a32e02e42c32eccc7a9fb476d92a9aac3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a32e02e42c32eccc7a9fb476d92a9aac3">UART_UARTCR_SIREN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a32e02e42c32eccc7a9fb476d92a9aac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7591bbe5ec1ff92c406207358874b6a3" id="r_a7591bbe5ec1ff92c406207358874b6a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7591bbe5ec1ff92c406207358874b6a3">UART_UARTCR_SIREN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a7591bbe5ec1ff92c406207358874b6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c9210330bae0a73b2f56d8d38aa893" id="r_aa5c9210330bae0a73b2f56d8d38aa893"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa5c9210330bae0a73b2f56d8d38aa893">UART_UARTCR_SIREN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa5c9210330bae0a73b2f56d8d38aa893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4d694717bd9228597208b0b3d41f07" id="r_a4f4d694717bd9228597208b0b3d41f07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4f4d694717bd9228597208b0b3d41f07">UART_UARTCR_SIREN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a4f4d694717bd9228597208b0b3d41f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35b1112c0b6bb92cabc3250fcaca6db" id="r_ad35b1112c0b6bb92cabc3250fcaca6db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad35b1112c0b6bb92cabc3250fcaca6db">UART_UARTCR_SIREN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad35b1112c0b6bb92cabc3250fcaca6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3196f5cc10ee7a34c37d1c09f75bb302" id="r_a3196f5cc10ee7a34c37d1c09f75bb302"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3196f5cc10ee7a34c37d1c09f75bb302">UART_UARTCR_SIRLP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3196f5cc10ee7a34c37d1c09f75bb302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a6abffd220daa6b803c29d8b5af0d0" id="r_aa6a6abffd220daa6b803c29d8b5af0d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa6a6abffd220daa6b803c29d8b5af0d0">UART_UARTCR_SIRLP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aa6a6abffd220daa6b803c29d8b5af0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d8763eef47c6fee4f5175e1fe324aa" id="r_a42d8763eef47c6fee4f5175e1fe324aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a42d8763eef47c6fee4f5175e1fe324aa">UART_UARTCR_SIRLP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a42d8763eef47c6fee4f5175e1fe324aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ffda427389820e44144f0de9b52eda" id="r_a51ffda427389820e44144f0de9b52eda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a51ffda427389820e44144f0de9b52eda">UART_UARTCR_SIRLP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a51ffda427389820e44144f0de9b52eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab8fbe89b2b48794f83836b8bbfdedc" id="r_a8ab8fbe89b2b48794f83836b8bbfdedc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8ab8fbe89b2b48794f83836b8bbfdedc">UART_UARTCR_SIRLP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8ab8fbe89b2b48794f83836b8bbfdedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221cf1fdf30e2c752d218452f0343e64" id="r_a221cf1fdf30e2c752d218452f0343e64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a221cf1fdf30e2c752d218452f0343e64">UART_UARTCR_TXE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a221cf1fdf30e2c752d218452f0343e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0341d397b5f24d36869046905f2799" id="r_a1d0341d397b5f24d36869046905f2799"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1d0341d397b5f24d36869046905f2799">UART_UARTCR_TXE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a1d0341d397b5f24d36869046905f2799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1903a501ec82f90e0ac6483f2f0e6d" id="r_afc1903a501ec82f90e0ac6483f2f0e6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afc1903a501ec82f90e0ac6483f2f0e6d">UART_UARTCR_TXE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:afc1903a501ec82f90e0ac6483f2f0e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ef012993346d4d583374f7dabb2648" id="r_ac2ef012993346d4d583374f7dabb2648"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac2ef012993346d4d583374f7dabb2648">UART_UARTCR_TXE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac2ef012993346d4d583374f7dabb2648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336b4bdda6124a358e638572b83e914f" id="r_a336b4bdda6124a358e638572b83e914f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a336b4bdda6124a358e638572b83e914f">UART_UARTCR_TXE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a336b4bdda6124a358e638572b83e914f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28714cf95d930f070cd94c01d53e7df6" id="r_a28714cf95d930f070cd94c01d53e7df6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a28714cf95d930f070cd94c01d53e7df6">UART_UARTCR_UARTEN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a28714cf95d930f070cd94c01d53e7df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326c25e9216a0599e66572635e3a2bc7" id="r_a326c25e9216a0599e66572635e3a2bc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a326c25e9216a0599e66572635e3a2bc7">UART_UARTCR_UARTEN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a326c25e9216a0599e66572635e3a2bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5864ee6eea8b73b8f866a62cdf266d" id="r_aee5864ee6eea8b73b8f866a62cdf266d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aee5864ee6eea8b73b8f866a62cdf266d">UART_UARTCR_UARTEN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aee5864ee6eea8b73b8f866a62cdf266d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45becaac9104ec272e3bc89af90eea87" id="r_a45becaac9104ec272e3bc89af90eea87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a45becaac9104ec272e3bc89af90eea87">UART_UARTCR_UARTEN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a45becaac9104ec272e3bc89af90eea87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dadfd137d50e0ec7224746608119a8c" id="r_a5dadfd137d50e0ec7224746608119a8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5dadfd137d50e0ec7224746608119a8c">UART_UARTCR_UARTEN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5dadfd137d50e0ec7224746608119a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4414604287bd38f93a21c05277bc424b" id="r_a4414604287bd38f93a21c05277bc424b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4414604287bd38f93a21c05277bc424b">UART_UARTDMACR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td></tr>
<tr class="separator:a4414604287bd38f93a21c05277bc424b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca791b6e2392205f74a02442c475e4f" id="r_adca791b6e2392205f74a02442c475e4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adca791b6e2392205f74a02442c475e4f">UART_UARTDMACR_DMAONERR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adca791b6e2392205f74a02442c475e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb0aa4c93e45c7e282e7acb1b7ee3a1" id="r_a6bb0aa4c93e45c7e282e7acb1b7ee3a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6bb0aa4c93e45c7e282e7acb1b7ee3a1">UART_UARTDMACR_DMAONERR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a6bb0aa4c93e45c7e282e7acb1b7ee3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac15ba86ebac28aa3e92fff0d2e596863" id="r_ac15ba86ebac28aa3e92fff0d2e596863"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac15ba86ebac28aa3e92fff0d2e596863">UART_UARTDMACR_DMAONERR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac15ba86ebac28aa3e92fff0d2e596863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5434a66db2033a9a544a1a3f12f1c1" id="r_ade5434a66db2033a9a544a1a3f12f1c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ade5434a66db2033a9a544a1a3f12f1c1">UART_UARTDMACR_DMAONERR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ade5434a66db2033a9a544a1a3f12f1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a751dfd6edfed08010d49a1c889dc50a3" id="r_a751dfd6edfed08010d49a1c889dc50a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a751dfd6edfed08010d49a1c889dc50a3">UART_UARTDMACR_DMAONERR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a751dfd6edfed08010d49a1c889dc50a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9620fc3bfd954b71ea835218d74868" id="r_aad9620fc3bfd954b71ea835218d74868"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aad9620fc3bfd954b71ea835218d74868">UART_UARTDMACR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td></tr>
<tr class="separator:aad9620fc3bfd954b71ea835218d74868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b521d0d1d0abe73bcfa0e506dc2da42" id="r_a6b521d0d1d0abe73bcfa0e506dc2da42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6b521d0d1d0abe73bcfa0e506dc2da42">UART_UARTDMACR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6b521d0d1d0abe73bcfa0e506dc2da42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1feb53ef063f597aadb2aba0318f94f2" id="r_a1feb53ef063f597aadb2aba0318f94f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1feb53ef063f597aadb2aba0318f94f2">UART_UARTDMACR_RXDMAE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1feb53ef063f597aadb2aba0318f94f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db3c5fcbff416cef24407413cf357a5" id="r_a5db3c5fcbff416cef24407413cf357a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5db3c5fcbff416cef24407413cf357a5">UART_UARTDMACR_RXDMAE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5db3c5fcbff416cef24407413cf357a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac797fb9c865bbcbf60a29780b11079e5" id="r_ac797fb9c865bbcbf60a29780b11079e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac797fb9c865bbcbf60a29780b11079e5">UART_UARTDMACR_RXDMAE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac797fb9c865bbcbf60a29780b11079e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3aeedda99da42336e95b766359e37db" id="r_af3aeedda99da42336e95b766359e37db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af3aeedda99da42336e95b766359e37db">UART_UARTDMACR_RXDMAE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af3aeedda99da42336e95b766359e37db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cee0a5de0a5af0425d80f70e7fcbcd2" id="r_a0cee0a5de0a5af0425d80f70e7fcbcd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0cee0a5de0a5af0425d80f70e7fcbcd2">UART_UARTDMACR_RXDMAE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0cee0a5de0a5af0425d80f70e7fcbcd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999b90efef6844ff6d27239f8af7a470" id="r_a999b90efef6844ff6d27239f8af7a470"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a999b90efef6844ff6d27239f8af7a470">UART_UARTDMACR_TXDMAE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a999b90efef6844ff6d27239f8af7a470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591f7715a14402e0d1d4c982ea2a9e44" id="r_a591f7715a14402e0d1d4c982ea2a9e44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a591f7715a14402e0d1d4c982ea2a9e44">UART_UARTDMACR_TXDMAE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a591f7715a14402e0d1d4c982ea2a9e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d858ed392c7791617af8209af0f3215" id="r_a2d858ed392c7791617af8209af0f3215"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2d858ed392c7791617af8209af0f3215">UART_UARTDMACR_TXDMAE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2d858ed392c7791617af8209af0f3215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a72acbd653e8eb3160a3ff4b81cbf1" id="r_a03a72acbd653e8eb3160a3ff4b81cbf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a03a72acbd653e8eb3160a3ff4b81cbf1">UART_UARTDMACR_TXDMAE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a03a72acbd653e8eb3160a3ff4b81cbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35792771b41848333415d09ab6221283" id="r_a35792771b41848333415d09ab6221283"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a35792771b41848333415d09ab6221283">UART_UARTDMACR_TXDMAE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a35792771b41848333415d09ab6221283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3a0d584a1cabd99894e9017bc20999" id="r_add3a0d584a1cabd99894e9017bc20999"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#add3a0d584a1cabd99894e9017bc20999">UART_UARTDR_BE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:add3a0d584a1cabd99894e9017bc20999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33131fc257d6a911a45eeeef69e51592" id="r_a33131fc257d6a911a45eeeef69e51592"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a33131fc257d6a911a45eeeef69e51592">UART_UARTDR_BE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a33131fc257d6a911a45eeeef69e51592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafca5f8cb4bad0235c47b4ac26961def" id="r_aafca5f8cb4bad0235c47b4ac26961def"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aafca5f8cb4bad0235c47b4ac26961def">UART_UARTDR_BE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aafca5f8cb4bad0235c47b4ac26961def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3558604f08fa3bf9475489d23b49cbaf" id="r_a3558604f08fa3bf9475489d23b49cbaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3558604f08fa3bf9475489d23b49cbaf">UART_UARTDR_BE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a3558604f08fa3bf9475489d23b49cbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447886f5581c36f6575d1068981a6bc3" id="r_a447886f5581c36f6575d1068981a6bc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a447886f5581c36f6575d1068981a6bc3">UART_UARTDR_BE_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a447886f5581c36f6575d1068981a6bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f923a98f389f04808facb06ba6cfa5" id="r_a09f923a98f389f04808facb06ba6cfa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a09f923a98f389f04808facb06ba6cfa5">UART_UARTDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a09f923a98f389f04808facb06ba6cfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5781c943595a16c4d5bdd509cabd5b" id="r_a9e5781c943595a16c4d5bdd509cabd5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9e5781c943595a16c4d5bdd509cabd5b">UART_UARTDR_DATA_ACCESS</a>&#160;&#160;&#160;&quot;RWF&quot;</td></tr>
<tr class="separator:a9e5781c943595a16c4d5bdd509cabd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad309c8c19d61a1e7ed44a3f5c43c2040" id="r_ad309c8c19d61a1e7ed44a3f5c43c2040"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad309c8c19d61a1e7ed44a3f5c43c2040">UART_UARTDR_DATA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ad309c8c19d61a1e7ed44a3f5c43c2040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8420112728ef45a5546f9213d985f5" id="r_aff8420112728ef45a5546f9213d985f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff8420112728ef45a5546f9213d985f5">UART_UARTDR_DATA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aff8420112728ef45a5546f9213d985f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939944ae8596b885fe6392b3987b0070" id="r_a939944ae8596b885fe6392b3987b0070"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a939944ae8596b885fe6392b3987b0070">UART_UARTDR_DATA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a939944ae8596b885fe6392b3987b0070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca0063440c63d6cecdce6933f639478" id="r_acca0063440c63d6cecdce6933f639478"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acca0063440c63d6cecdce6933f639478">UART_UARTDR_DATA_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:acca0063440c63d6cecdce6933f639478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1207d6d658d6eacd3f51917f1f8f04aa" id="r_a1207d6d658d6eacd3f51917f1f8f04aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1207d6d658d6eacd3f51917f1f8f04aa">UART_UARTDR_FE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1207d6d658d6eacd3f51917f1f8f04aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06e0a4bb175d3c50a691ac8050b6abd" id="r_ac06e0a4bb175d3c50a691ac8050b6abd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac06e0a4bb175d3c50a691ac8050b6abd">UART_UARTDR_FE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ac06e0a4bb175d3c50a691ac8050b6abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a634082dee967d6f60bc6b36d7a3dd8ad" id="r_a634082dee967d6f60bc6b36d7a3dd8ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a634082dee967d6f60bc6b36d7a3dd8ad">UART_UARTDR_FE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a634082dee967d6f60bc6b36d7a3dd8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b89571398eb4c796657e260eb9fa28f" id="r_a2b89571398eb4c796657e260eb9fa28f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2b89571398eb4c796657e260eb9fa28f">UART_UARTDR_FE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a2b89571398eb4c796657e260eb9fa28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59aee20c1039ca25c35a7f7397eb8e9d" id="r_a59aee20c1039ca25c35a7f7397eb8e9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a59aee20c1039ca25c35a7f7397eb8e9d">UART_UARTDR_FE_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a59aee20c1039ca25c35a7f7397eb8e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397f64f46a7993a014de2cd4a85ed218" id="r_a397f64f46a7993a014de2cd4a85ed218"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a397f64f46a7993a014de2cd4a85ed218">UART_UARTDR_OE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a397f64f46a7993a014de2cd4a85ed218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375b7deac4c32eab90a78fe1e1845861" id="r_a375b7deac4c32eab90a78fe1e1845861"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a375b7deac4c32eab90a78fe1e1845861">UART_UARTDR_OE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a375b7deac4c32eab90a78fe1e1845861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42986caceff3806cc115696a3ecb3608" id="r_a42986caceff3806cc115696a3ecb3608"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a42986caceff3806cc115696a3ecb3608">UART_UARTDR_OE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a42986caceff3806cc115696a3ecb3608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc07c0a5b01e4ae9a97ce755a3bfe4ed" id="r_abc07c0a5b01e4ae9a97ce755a3bfe4ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abc07c0a5b01e4ae9a97ce755a3bfe4ed">UART_UARTDR_OE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:abc07c0a5b01e4ae9a97ce755a3bfe4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f77d148821abda9811df7edeec5c37c" id="r_a7f77d148821abda9811df7edeec5c37c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7f77d148821abda9811df7edeec5c37c">UART_UARTDR_OE_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a7f77d148821abda9811df7edeec5c37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596bf15b64c69caa990bb49c116c0681" id="r_a596bf15b64c69caa990bb49c116c0681"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a596bf15b64c69caa990bb49c116c0681">UART_UARTDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:a596bf15b64c69caa990bb49c116c0681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:a596bf15b64c69caa990bb49c116c0681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3ad9f05810acf692369c684707f136" id="r_a2d3ad9f05810acf692369c684707f136"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2d3ad9f05810acf692369c684707f136">UART_UARTDR_PE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2d3ad9f05810acf692369c684707f136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b3c998fa339d196018aa156c31cc09" id="r_af3b3c998fa339d196018aa156c31cc09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af3b3c998fa339d196018aa156c31cc09">UART_UARTDR_PE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:af3b3c998fa339d196018aa156c31cc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94c2f36a6b863df805112b20bf7b833" id="r_ae94c2f36a6b863df805112b20bf7b833"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae94c2f36a6b863df805112b20bf7b833">UART_UARTDR_PE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ae94c2f36a6b863df805112b20bf7b833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c895b6486df7e008cab647ece3bc9c6" id="r_a0c895b6486df7e008cab647ece3bc9c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0c895b6486df7e008cab647ece3bc9c6">UART_UARTDR_PE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a0c895b6486df7e008cab647ece3bc9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c115750e363c63177efc662a8b685b" id="r_a59c115750e363c63177efc662a8b685b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a59c115750e363c63177efc662a8b685b">UART_UARTDR_PE_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a59c115750e363c63177efc662a8b685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b80fc02cf70c4ded6ffea373d58c68c" id="r_a3b80fc02cf70c4ded6ffea373d58c68c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3b80fc02cf70c4ded6ffea373d58c68c">UART_UARTDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3b80fc02cf70c4ded6ffea373d58c68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9a85f8965fb8e61c93617c80a4b36e" id="r_acb9a85f8965fb8e61c93617c80a4b36e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acb9a85f8965fb8e61c93617c80a4b36e">UART_UARTFBRD_BAUD_DIVFRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acb9a85f8965fb8e61c93617c80a4b36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763e2fefdb3311403fed5b9c20fe085c" id="r_a763e2fefdb3311403fed5b9c20fe085c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a763e2fefdb3311403fed5b9c20fe085c">UART_UARTFBRD_BAUD_DIVFRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a763e2fefdb3311403fed5b9c20fe085c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ad1f42455e5e0f8fb06d313e2068fe" id="r_ad8ad1f42455e5e0f8fb06d313e2068fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad8ad1f42455e5e0f8fb06d313e2068fe">UART_UARTFBRD_BAUD_DIVFRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad8ad1f42455e5e0f8fb06d313e2068fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e937e16b00bf3b8560065d7aacb6683" id="r_a8e937e16b00bf3b8560065d7aacb6683"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8e937e16b00bf3b8560065d7aacb6683">UART_UARTFBRD_BAUD_DIVFRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a8e937e16b00bf3b8560065d7aacb6683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df08e22d9fc49d0a6ac7941d9ca74cc" id="r_a2df08e22d9fc49d0a6ac7941d9ca74cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2df08e22d9fc49d0a6ac7941d9ca74cc">UART_UARTFBRD_BAUD_DIVFRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a2df08e22d9fc49d0a6ac7941d9ca74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af901ae0c4f1e1012b9253c3483dcde0d" id="r_af901ae0c4f1e1012b9253c3483dcde0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af901ae0c4f1e1012b9253c3483dcde0d">UART_UARTFBRD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:af901ae0c4f1e1012b9253c3483dcde0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2000b4653edb9528a78a2ec899b85b23" id="r_a2000b4653edb9528a78a2ec899b85b23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2000b4653edb9528a78a2ec899b85b23">UART_UARTFBRD_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td></tr>
<tr class="separator:a2000b4653edb9528a78a2ec899b85b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722e2b9b62f4fba67b60ab19d33fb043" id="r_a722e2b9b62f4fba67b60ab19d33fb043"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a722e2b9b62f4fba67b60ab19d33fb043">UART_UARTFBRD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a722e2b9b62f4fba67b60ab19d33fb043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add581188c0d0f758d707f7afd7b9376d" id="r_add581188c0d0f758d707f7afd7b9376d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#add581188c0d0f758d707f7afd7b9376d">UART_UARTFR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td></tr>
<tr class="separator:add581188c0d0f758d707f7afd7b9376d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af270f78ca203a84f95326751a70be06c" id="r_af270f78ca203a84f95326751a70be06c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af270f78ca203a84f95326751a70be06c">UART_UARTFR_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af270f78ca203a84f95326751a70be06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74eb8cea27fe0fbb9f56bd3a48cbd80" id="r_aa74eb8cea27fe0fbb9f56bd3a48cbd80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa74eb8cea27fe0fbb9f56bd3a48cbd80">UART_UARTFR_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aa74eb8cea27fe0fbb9f56bd3a48cbd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f57a61d52244e701f35606c025ddb2" id="r_a49f57a61d52244e701f35606c025ddb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a49f57a61d52244e701f35606c025ddb2">UART_UARTFR_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a49f57a61d52244e701f35606c025ddb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4764c2b412126f669144d01cf56a3e" id="r_afe4764c2b412126f669144d01cf56a3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afe4764c2b412126f669144d01cf56a3e">UART_UARTFR_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:afe4764c2b412126f669144d01cf56a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5172d7d2adf9aaa7ef6c54d0286e7db5" id="r_a5172d7d2adf9aaa7ef6c54d0286e7db5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5172d7d2adf9aaa7ef6c54d0286e7db5">UART_UARTFR_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5172d7d2adf9aaa7ef6c54d0286e7db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d63e2431fc583e2b4c8f2036c515959" id="r_a1d63e2431fc583e2b4c8f2036c515959"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1d63e2431fc583e2b4c8f2036c515959">UART_UARTFR_CTS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1d63e2431fc583e2b4c8f2036c515959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54511f4bc5acdfbbb6afa3a8d0803e59" id="r_a54511f4bc5acdfbbb6afa3a8d0803e59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a54511f4bc5acdfbbb6afa3a8d0803e59">UART_UARTFR_CTS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a54511f4bc5acdfbbb6afa3a8d0803e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bba77364ff57bcdc2042d797c88035" id="r_af6bba77364ff57bcdc2042d797c88035"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af6bba77364ff57bcdc2042d797c88035">UART_UARTFR_CTS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af6bba77364ff57bcdc2042d797c88035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b8ca9c09b9f392e568456678b593c5" id="r_a99b8ca9c09b9f392e568456678b593c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a99b8ca9c09b9f392e568456678b593c5">UART_UARTFR_CTS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a99b8ca9c09b9f392e568456678b593c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82bce7d05d7582c52d046c9cb78216bb" id="r_a82bce7d05d7582c52d046c9cb78216bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a82bce7d05d7582c52d046c9cb78216bb">UART_UARTFR_CTS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a82bce7d05d7582c52d046c9cb78216bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975724a679314d2172fc9d58b65764bb" id="r_a975724a679314d2172fc9d58b65764bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a975724a679314d2172fc9d58b65764bb">UART_UARTFR_DCD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a975724a679314d2172fc9d58b65764bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef42568d1013313aed84b9d9a98266e" id="r_a3ef42568d1013313aed84b9d9a98266e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3ef42568d1013313aed84b9d9a98266e">UART_UARTFR_DCD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a3ef42568d1013313aed84b9d9a98266e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a33b8ed99b5a89786b90dfe2856011d" id="r_a5a33b8ed99b5a89786b90dfe2856011d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5a33b8ed99b5a89786b90dfe2856011d">UART_UARTFR_DCD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5a33b8ed99b5a89786b90dfe2856011d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c0a8fdef2acf04c5ffce025ef5374e" id="r_a43c0a8fdef2acf04c5ffce025ef5374e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a43c0a8fdef2acf04c5ffce025ef5374e">UART_UARTFR_DCD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a43c0a8fdef2acf04c5ffce025ef5374e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f656c233071736c50caffd99e15b76d" id="r_a7f656c233071736c50caffd99e15b76d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7f656c233071736c50caffd99e15b76d">UART_UARTFR_DCD_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a7f656c233071736c50caffd99e15b76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96537e0189919ae6b32c23b2b418d0f5" id="r_a96537e0189919ae6b32c23b2b418d0f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a96537e0189919ae6b32c23b2b418d0f5">UART_UARTFR_DSR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a96537e0189919ae6b32c23b2b418d0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404bed578266927c266210c5025ac0f4" id="r_a404bed578266927c266210c5025ac0f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a404bed578266927c266210c5025ac0f4">UART_UARTFR_DSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a404bed578266927c266210c5025ac0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861e4761d58dae8a0403c3a1668f6ce8" id="r_a861e4761d58dae8a0403c3a1668f6ce8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a861e4761d58dae8a0403c3a1668f6ce8">UART_UARTFR_DSR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a861e4761d58dae8a0403c3a1668f6ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45fef4e7b004d62be6466dc3c994b672" id="r_a45fef4e7b004d62be6466dc3c994b672"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a45fef4e7b004d62be6466dc3c994b672">UART_UARTFR_DSR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a45fef4e7b004d62be6466dc3c994b672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9531336314f7997f4db49b3779fed67" id="r_ad9531336314f7997f4db49b3779fed67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad9531336314f7997f4db49b3779fed67">UART_UARTFR_DSR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ad9531336314f7997f4db49b3779fed67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3e5d41881f7721e89d412647ec58f4" id="r_abe3e5d41881f7721e89d412647ec58f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abe3e5d41881f7721e89d412647ec58f4">UART_UARTFR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:abe3e5d41881f7721e89d412647ec58f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf0ad2622b0aafc4dc47f03cd9f2102" id="r_a8bf0ad2622b0aafc4dc47f03cd9f2102"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8bf0ad2622b0aafc4dc47f03cd9f2102">UART_UARTFR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td></tr>
<tr class="separator:a8bf0ad2622b0aafc4dc47f03cd9f2102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6352c93bdf46fe57f6234c01ea02a2f7" id="r_a6352c93bdf46fe57f6234c01ea02a2f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6352c93bdf46fe57f6234c01ea02a2f7">UART_UARTFR_RI_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6352c93bdf46fe57f6234c01ea02a2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580f035454b18b0927f8d53d496c6164" id="r_a580f035454b18b0927f8d53d496c6164"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a580f035454b18b0927f8d53d496c6164">UART_UARTFR_RI_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a580f035454b18b0927f8d53d496c6164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611b71b8912f360263ee726ea4a11df6" id="r_a611b71b8912f360263ee726ea4a11df6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a611b71b8912f360263ee726ea4a11df6">UART_UARTFR_RI_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a611b71b8912f360263ee726ea4a11df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae195e08b9898b293dc68c3676e8b0177" id="r_ae195e08b9898b293dc68c3676e8b0177"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae195e08b9898b293dc68c3676e8b0177">UART_UARTFR_RI_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae195e08b9898b293dc68c3676e8b0177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217cd9ecf30cc9fac38c6ae5656abcda" id="r_a217cd9ecf30cc9fac38c6ae5656abcda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a217cd9ecf30cc9fac38c6ae5656abcda">UART_UARTFR_RI_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a217cd9ecf30cc9fac38c6ae5656abcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58051cae374fcda2baf193aaa5fe23b5" id="r_a58051cae374fcda2baf193aaa5fe23b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a58051cae374fcda2baf193aaa5fe23b5">UART_UARTFR_RXFE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a58051cae374fcda2baf193aaa5fe23b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c9ae2f2a6bac7a48833ef5ee933a45" id="r_aa8c9ae2f2a6bac7a48833ef5ee933a45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa8c9ae2f2a6bac7a48833ef5ee933a45">UART_UARTFR_RXFE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aa8c9ae2f2a6bac7a48833ef5ee933a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac933b0a5a2e3051f0354258251373e2b" id="r_ac933b0a5a2e3051f0354258251373e2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac933b0a5a2e3051f0354258251373e2b">UART_UARTFR_RXFE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac933b0a5a2e3051f0354258251373e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20e9cc33c8159d9f4e2f7b31e641e78" id="r_ad20e9cc33c8159d9f4e2f7b31e641e78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad20e9cc33c8159d9f4e2f7b31e641e78">UART_UARTFR_RXFE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad20e9cc33c8159d9f4e2f7b31e641e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafadba4d9b18e790d97ebf764b4f7df6" id="r_aafadba4d9b18e790d97ebf764b4f7df6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aafadba4d9b18e790d97ebf764b4f7df6">UART_UARTFR_RXFE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aafadba4d9b18e790d97ebf764b4f7df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb5d34978fb2a4d4f831e271b9f12e5" id="r_a4eb5d34978fb2a4d4f831e271b9f12e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4eb5d34978fb2a4d4f831e271b9f12e5">UART_UARTFR_RXFF_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4eb5d34978fb2a4d4f831e271b9f12e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6990094db5febeaf86f14500b73020" id="r_a8c6990094db5febeaf86f14500b73020"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8c6990094db5febeaf86f14500b73020">UART_UARTFR_RXFF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a8c6990094db5febeaf86f14500b73020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805d4da73b0825066de4a3dbfeabe7f8" id="r_a805d4da73b0825066de4a3dbfeabe7f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a805d4da73b0825066de4a3dbfeabe7f8">UART_UARTFR_RXFF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a805d4da73b0825066de4a3dbfeabe7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c25cb780f573a4dfb9368eedbed0d61" id="r_a2c25cb780f573a4dfb9368eedbed0d61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2c25cb780f573a4dfb9368eedbed0d61">UART_UARTFR_RXFF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2c25cb780f573a4dfb9368eedbed0d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab086d1530a06cd3a4a16dad98d6d8818" id="r_ab086d1530a06cd3a4a16dad98d6d8818"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab086d1530a06cd3a4a16dad98d6d8818">UART_UARTFR_RXFF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab086d1530a06cd3a4a16dad98d6d8818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7e33281fb5a9f2bc1331395be43b89" id="r_a4e7e33281fb5a9f2bc1331395be43b89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4e7e33281fb5a9f2bc1331395be43b89">UART_UARTFR_TXFE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4e7e33281fb5a9f2bc1331395be43b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a7f44177887e865ead1153cfa4b5f6" id="r_a66a7f44177887e865ead1153cfa4b5f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a66a7f44177887e865ead1153cfa4b5f6">UART_UARTFR_TXFE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a66a7f44177887e865ead1153cfa4b5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a184af282cef866cde9c248744f99f830" id="r_a184af282cef866cde9c248744f99f830"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a184af282cef866cde9c248744f99f830">UART_UARTFR_TXFE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a184af282cef866cde9c248744f99f830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c9fe949f5a944af1bb053e8c8ea57e" id="r_a78c9fe949f5a944af1bb053e8c8ea57e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a78c9fe949f5a944af1bb053e8c8ea57e">UART_UARTFR_TXFE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a78c9fe949f5a944af1bb053e8c8ea57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b0cce04bdb69cfa4857490f2924da2" id="r_ae2b0cce04bdb69cfa4857490f2924da2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae2b0cce04bdb69cfa4857490f2924da2">UART_UARTFR_TXFE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae2b0cce04bdb69cfa4857490f2924da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4859711d0ea95958668646ba1c2b06a0" id="r_a4859711d0ea95958668646ba1c2b06a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4859711d0ea95958668646ba1c2b06a0">UART_UARTFR_TXFF_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4859711d0ea95958668646ba1c2b06a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b663298646ea39253e163bb538fda40" id="r_a5b663298646ea39253e163bb538fda40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5b663298646ea39253e163bb538fda40">UART_UARTFR_TXFF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a5b663298646ea39253e163bb538fda40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e18bec924d789279b88e0175316f37e" id="r_a0e18bec924d789279b88e0175316f37e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0e18bec924d789279b88e0175316f37e">UART_UARTFR_TXFF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a0e18bec924d789279b88e0175316f37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa38c7404f9455efee4e7283144ae0d6" id="r_afa38c7404f9455efee4e7283144ae0d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afa38c7404f9455efee4e7283144ae0d6">UART_UARTFR_TXFF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:afa38c7404f9455efee4e7283144ae0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a946871ee5dd8740d4530708a5172b" id="r_a58a946871ee5dd8740d4530708a5172b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a58a946871ee5dd8740d4530708a5172b">UART_UARTFR_TXFF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a58a946871ee5dd8740d4530708a5172b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70bd67ba9d73caeb6798755a6f621f19" id="r_a70bd67ba9d73caeb6798755a6f621f19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a70bd67ba9d73caeb6798755a6f621f19">UART_UARTIBRD_BAUD_DIVINT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a70bd67ba9d73caeb6798755a6f621f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352c81fc2dd22af4121f6e53a218647f" id="r_a352c81fc2dd22af4121f6e53a218647f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a352c81fc2dd22af4121f6e53a218647f">UART_UARTIBRD_BAUD_DIVINT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a352c81fc2dd22af4121f6e53a218647f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2945137d1a1bb81f7d7bcd606b3104f" id="r_ac2945137d1a1bb81f7d7bcd606b3104f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac2945137d1a1bb81f7d7bcd606b3104f">UART_UARTIBRD_BAUD_DIVINT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac2945137d1a1bb81f7d7bcd606b3104f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada302f39886306c8a0f5dd2ee43a2b26" id="r_ada302f39886306c8a0f5dd2ee43a2b26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ada302f39886306c8a0f5dd2ee43a2b26">UART_UARTIBRD_BAUD_DIVINT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ada302f39886306c8a0f5dd2ee43a2b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbb3efa0a7aa647f26615a16df87c66" id="r_a8fbb3efa0a7aa647f26615a16df87c66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8fbb3efa0a7aa647f26615a16df87c66">UART_UARTIBRD_BAUD_DIVINT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a8fbb3efa0a7aa647f26615a16df87c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51fac447b187b2359e1a4ea9b5c84220" id="r_a51fac447b187b2359e1a4ea9b5c84220"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a51fac447b187b2359e1a4ea9b5c84220">UART_UARTIBRD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a51fac447b187b2359e1a4ea9b5c84220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4cfd08e1a2f529f29c8adbd96e99a4" id="r_a3c4cfd08e1a2f529f29c8adbd96e99a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3c4cfd08e1a2f529f29c8adbd96e99a4">UART_UARTIBRD_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:a3c4cfd08e1a2f529f29c8adbd96e99a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5d7da7558b62d51f70018e77ac8e9c" id="r_a9c5d7da7558b62d51f70018e77ac8e9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9c5d7da7558b62d51f70018e77ac8e9c">UART_UARTIBRD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9c5d7da7558b62d51f70018e77ac8e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2056f8bf188edf77d64e4a37f9eb989a" id="r_a2056f8bf188edf77d64e4a37f9eb989a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2056f8bf188edf77d64e4a37f9eb989a">UART_UARTICR_BEIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a2056f8bf188edf77d64e4a37f9eb989a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336843bfbb2988f63f3dae4dd08ecc2e" id="r_a336843bfbb2988f63f3dae4dd08ecc2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a336843bfbb2988f63f3dae4dd08ecc2e">UART_UARTICR_BEIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a336843bfbb2988f63f3dae4dd08ecc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee27f81b5a6489e87642e105f33ddb78" id="r_aee27f81b5a6489e87642e105f33ddb78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aee27f81b5a6489e87642e105f33ddb78">UART_UARTICR_BEIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aee27f81b5a6489e87642e105f33ddb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd47ac65701593ce508bb5e61db6ea7" id="r_afbd47ac65701593ce508bb5e61db6ea7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afbd47ac65701593ce508bb5e61db6ea7">UART_UARTICR_BEIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:afbd47ac65701593ce508bb5e61db6ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916ce052e807dee4a1928fbfec7e10f0" id="r_a916ce052e807dee4a1928fbfec7e10f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a916ce052e807dee4a1928fbfec7e10f0">UART_UARTICR_BEIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a916ce052e807dee4a1928fbfec7e10f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ff7e0b09ad6f209ef6007ff955f476" id="r_aa8ff7e0b09ad6f209ef6007ff955f476"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa8ff7e0b09ad6f209ef6007ff955f476">UART_UARTICR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td></tr>
<tr class="separator:aa8ff7e0b09ad6f209ef6007ff955f476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80a96d6a896e2c17a5297f997522633" id="r_aa80a96d6a896e2c17a5297f997522633"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa80a96d6a896e2c17a5297f997522633">UART_UARTICR_CTSMIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:aa80a96d6a896e2c17a5297f997522633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d7fea9fb372baefd744ffc44badf60" id="r_ae9d7fea9fb372baefd744ffc44badf60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae9d7fea9fb372baefd744ffc44badf60">UART_UARTICR_CTSMIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ae9d7fea9fb372baefd744ffc44badf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc3ecc3a2ccb13895c9abb83c4a22ae" id="r_a2bc3ecc3a2ccb13895c9abb83c4a22ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2bc3ecc3a2ccb13895c9abb83c4a22ae">UART_UARTICR_CTSMIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2bc3ecc3a2ccb13895c9abb83c4a22ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e61fa6e2499f7ab23433469881af675" id="r_a2e61fa6e2499f7ab23433469881af675"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2e61fa6e2499f7ab23433469881af675">UART_UARTICR_CTSMIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2e61fa6e2499f7ab23433469881af675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab0d998be6ca7bd8abc09f80b088b9a" id="r_a0ab0d998be6ca7bd8abc09f80b088b9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0ab0d998be6ca7bd8abc09f80b088b9a">UART_UARTICR_CTSMIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a0ab0d998be6ca7bd8abc09f80b088b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258ef09ee47d80d115a59ab0cb9c20df" id="r_a258ef09ee47d80d115a59ab0cb9c20df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a258ef09ee47d80d115a59ab0cb9c20df">UART_UARTICR_DCDMIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a258ef09ee47d80d115a59ab0cb9c20df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e34247690e93cf431ce2e4508e42402" id="r_a1e34247690e93cf431ce2e4508e42402"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1e34247690e93cf431ce2e4508e42402">UART_UARTICR_DCDMIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a1e34247690e93cf431ce2e4508e42402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecce3d6c1e31b0661199f291b99f65d" id="r_a0ecce3d6c1e31b0661199f291b99f65d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0ecce3d6c1e31b0661199f291b99f65d">UART_UARTICR_DCDMIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a0ecce3d6c1e31b0661199f291b99f65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79106cec642054a26b3b8c817941c29a" id="r_a79106cec642054a26b3b8c817941c29a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a79106cec642054a26b3b8c817941c29a">UART_UARTICR_DCDMIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a79106cec642054a26b3b8c817941c29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c51559760c256e988b3d917d84626c" id="r_ad5c51559760c256e988b3d917d84626c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad5c51559760c256e988b3d917d84626c">UART_UARTICR_DCDMIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ad5c51559760c256e988b3d917d84626c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f700028b01cb629487482e064c850b" id="r_ab5f700028b01cb629487482e064c850b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab5f700028b01cb629487482e064c850b">UART_UARTICR_DSRMIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ab5f700028b01cb629487482e064c850b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9030cc41e85bf3e57652425f321fbf5b" id="r_a9030cc41e85bf3e57652425f321fbf5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9030cc41e85bf3e57652425f321fbf5b">UART_UARTICR_DSRMIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a9030cc41e85bf3e57652425f321fbf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2596971ecbc3c7ccb1129fcd6996db" id="r_a2a2596971ecbc3c7ccb1129fcd6996db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2a2596971ecbc3c7ccb1129fcd6996db">UART_UARTICR_DSRMIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2a2596971ecbc3c7ccb1129fcd6996db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e74a935b83eb45ae31cff037fcb9825" id="r_a0e74a935b83eb45ae31cff037fcb9825"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0e74a935b83eb45ae31cff037fcb9825">UART_UARTICR_DSRMIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a0e74a935b83eb45ae31cff037fcb9825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66477fa60ceed18513c2d20c1e95b687" id="r_a66477fa60ceed18513c2d20c1e95b687"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a66477fa60ceed18513c2d20c1e95b687">UART_UARTICR_DSRMIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a66477fa60ceed18513c2d20c1e95b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99c2f9129ba4cc509b5e5e93fb1c2ef" id="r_ad99c2f9129ba4cc509b5e5e93fb1c2ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad99c2f9129ba4cc509b5e5e93fb1c2ef">UART_UARTICR_FEIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ad99c2f9129ba4cc509b5e5e93fb1c2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb1f796eb63365f2f58abe16b16a823" id="r_afeb1f796eb63365f2f58abe16b16a823"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afeb1f796eb63365f2f58abe16b16a823">UART_UARTICR_FEIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:afeb1f796eb63365f2f58abe16b16a823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4ed088f1bd0d60a7f2cd1e12ce5c80" id="r_a0d4ed088f1bd0d60a7f2cd1e12ce5c80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0d4ed088f1bd0d60a7f2cd1e12ce5c80">UART_UARTICR_FEIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a0d4ed088f1bd0d60a7f2cd1e12ce5c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0938f81f682a204493a402a76a751b" id="r_a8f0938f81f682a204493a402a76a751b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8f0938f81f682a204493a402a76a751b">UART_UARTICR_FEIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a8f0938f81f682a204493a402a76a751b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296803e02c7c55dd6ae24506beb40f21" id="r_a296803e02c7c55dd6ae24506beb40f21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a296803e02c7c55dd6ae24506beb40f21">UART_UARTICR_FEIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a296803e02c7c55dd6ae24506beb40f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9460e68a32cf0126d5e066d4c21948ab" id="r_a9460e68a32cf0126d5e066d4c21948ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9460e68a32cf0126d5e066d4c21948ab">UART_UARTICR_OEIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a9460e68a32cf0126d5e066d4c21948ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6a42db49ad89e35cb79eb8a92599a1" id="r_a4a6a42db49ad89e35cb79eb8a92599a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4a6a42db49ad89e35cb79eb8a92599a1">UART_UARTICR_OEIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a4a6a42db49ad89e35cb79eb8a92599a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a38207d2920bf83752cede0e352e3e7" id="r_a0a38207d2920bf83752cede0e352e3e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0a38207d2920bf83752cede0e352e3e7">UART_UARTICR_OEIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0a38207d2920bf83752cede0e352e3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c0fd8de93ab05ff90705e4caeb4f0b" id="r_aa7c0fd8de93ab05ff90705e4caeb4f0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa7c0fd8de93ab05ff90705e4caeb4f0b">UART_UARTICR_OEIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aa7c0fd8de93ab05ff90705e4caeb4f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e804975dae4e052580f696162a41e0" id="r_af2e804975dae4e052580f696162a41e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af2e804975dae4e052580f696162a41e0">UART_UARTICR_OEIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:af2e804975dae4e052580f696162a41e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056a04a1866e1c081cf3d7337f7007a7" id="r_a056a04a1866e1c081cf3d7337f7007a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a056a04a1866e1c081cf3d7337f7007a7">UART_UARTICR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td></tr>
<tr class="separator:a056a04a1866e1c081cf3d7337f7007a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9976e5fcdc0d4dab44f63df0d553a989" id="r_a9976e5fcdc0d4dab44f63df0d553a989"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9976e5fcdc0d4dab44f63df0d553a989">UART_UARTICR_PEIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a9976e5fcdc0d4dab44f63df0d553a989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a333178aa20c55488561e49df149697" id="r_a9a333178aa20c55488561e49df149697"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9a333178aa20c55488561e49df149697">UART_UARTICR_PEIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a9a333178aa20c55488561e49df149697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a075591842107c40b95074a62ffd62e5f" id="r_a075591842107c40b95074a62ffd62e5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a075591842107c40b95074a62ffd62e5f">UART_UARTICR_PEIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a075591842107c40b95074a62ffd62e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db9613f2823ec48c7ff7dd2bdf8db76" id="r_a6db9613f2823ec48c7ff7dd2bdf8db76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6db9613f2823ec48c7ff7dd2bdf8db76">UART_UARTICR_PEIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a6db9613f2823ec48c7ff7dd2bdf8db76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413f42962a197cf0eb5de4e952284e0e" id="r_a413f42962a197cf0eb5de4e952284e0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a413f42962a197cf0eb5de4e952284e0e">UART_UARTICR_PEIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a413f42962a197cf0eb5de4e952284e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f00202cfed48beae0a309a0d02db17" id="r_ae9f00202cfed48beae0a309a0d02db17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae9f00202cfed48beae0a309a0d02db17">UART_UARTICR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ae9f00202cfed48beae0a309a0d02db17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefad056d0f9c66ac52e42c76382d2f03" id="r_aefad056d0f9c66ac52e42c76382d2f03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aefad056d0f9c66ac52e42c76382d2f03">UART_UARTICR_RIMIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:aefad056d0f9c66ac52e42c76382d2f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee13882a5e264bc62ca85bd14995b36" id="r_a6ee13882a5e264bc62ca85bd14995b36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6ee13882a5e264bc62ca85bd14995b36">UART_UARTICR_RIMIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a6ee13882a5e264bc62ca85bd14995b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa007559e47dec4507144334a35c021" id="r_aefa007559e47dec4507144334a35c021"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aefa007559e47dec4507144334a35c021">UART_UARTICR_RIMIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aefa007559e47dec4507144334a35c021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4041da09ab4317a1ccb191d1ead7c348" id="r_a4041da09ab4317a1ccb191d1ead7c348"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4041da09ab4317a1ccb191d1ead7c348">UART_UARTICR_RIMIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4041da09ab4317a1ccb191d1ead7c348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0339bb62ebc9087dee65618a173ec5ac" id="r_a0339bb62ebc9087dee65618a173ec5ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0339bb62ebc9087dee65618a173ec5ac">UART_UARTICR_RIMIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a0339bb62ebc9087dee65618a173ec5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bea93c67c681dbc77a12d03dd0ad5c3" id="r_a4bea93c67c681dbc77a12d03dd0ad5c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4bea93c67c681dbc77a12d03dd0ad5c3">UART_UARTICR_RTIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a4bea93c67c681dbc77a12d03dd0ad5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dfe7b40d370af688acfb4acb986ea15" id="r_a6dfe7b40d370af688acfb4acb986ea15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6dfe7b40d370af688acfb4acb986ea15">UART_UARTICR_RTIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a6dfe7b40d370af688acfb4acb986ea15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d53ccd2157b0b29bebff2a589c99476" id="r_a1d53ccd2157b0b29bebff2a589c99476"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1d53ccd2157b0b29bebff2a589c99476">UART_UARTICR_RTIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1d53ccd2157b0b29bebff2a589c99476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2075030bd7adf481642327630203a24" id="r_af2075030bd7adf481642327630203a24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af2075030bd7adf481642327630203a24">UART_UARTICR_RTIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af2075030bd7adf481642327630203a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff135f69a67d63d0e3f20c36bb0b7d4" id="r_a2ff135f69a67d63d0e3f20c36bb0b7d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2ff135f69a67d63d0e3f20c36bb0b7d4">UART_UARTICR_RTIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a2ff135f69a67d63d0e3f20c36bb0b7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8293901986d201a11a84c6aebee620" id="r_a6d8293901986d201a11a84c6aebee620"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6d8293901986d201a11a84c6aebee620">UART_UARTICR_RXIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a6d8293901986d201a11a84c6aebee620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf77fc158b02cbd6e08937f3f17ffc7b" id="r_acf77fc158b02cbd6e08937f3f17ffc7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acf77fc158b02cbd6e08937f3f17ffc7b">UART_UARTICR_RXIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:acf77fc158b02cbd6e08937f3f17ffc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9861562adada7b9e750f3c30b49431fe" id="r_a9861562adada7b9e750f3c30b49431fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9861562adada7b9e750f3c30b49431fe">UART_UARTICR_RXIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9861562adada7b9e750f3c30b49431fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331ecf0a353681e3071a3f1e97d4ef86" id="r_a331ecf0a353681e3071a3f1e97d4ef86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a331ecf0a353681e3071a3f1e97d4ef86">UART_UARTICR_RXIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a331ecf0a353681e3071a3f1e97d4ef86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cf3dcad8f48c1aae5102b029862eba" id="r_ae8cf3dcad8f48c1aae5102b029862eba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae8cf3dcad8f48c1aae5102b029862eba">UART_UARTICR_RXIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ae8cf3dcad8f48c1aae5102b029862eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348695bc5bcb7d935ce923271c485a4f" id="r_a348695bc5bcb7d935ce923271c485a4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a348695bc5bcb7d935ce923271c485a4f">UART_UARTICR_TXIC_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a348695bc5bcb7d935ce923271c485a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b88db986017c87618b7f22cf9cf32a" id="r_ad4b88db986017c87618b7f22cf9cf32a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad4b88db986017c87618b7f22cf9cf32a">UART_UARTICR_TXIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ad4b88db986017c87618b7f22cf9cf32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96056fe104bb1a5579261f42db07c939" id="r_a96056fe104bb1a5579261f42db07c939"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a96056fe104bb1a5579261f42db07c939">UART_UARTICR_TXIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a96056fe104bb1a5579261f42db07c939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add283675bb836cafbe42bdfeba6f3b24" id="r_add283675bb836cafbe42bdfeba6f3b24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#add283675bb836cafbe42bdfeba6f3b24">UART_UARTICR_TXIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:add283675bb836cafbe42bdfeba6f3b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea040eebd1cdce725f3a1f57a2429d4" id="r_a2ea040eebd1cdce725f3a1f57a2429d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2ea040eebd1cdce725f3a1f57a2429d4">UART_UARTICR_TXIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a2ea040eebd1cdce725f3a1f57a2429d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fdeecfca04bd1c95089fbd10e94f12d" id="r_a1fdeecfca04bd1c95089fbd10e94f12d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1fdeecfca04bd1c95089fbd10e94f12d">UART_UARTIFLS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a1fdeecfca04bd1c95089fbd10e94f12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375d8f2817cd6e92d19e6892e69e24aa" id="r_a375d8f2817cd6e92d19e6892e69e24aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a375d8f2817cd6e92d19e6892e69e24aa">UART_UARTIFLS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:a375d8f2817cd6e92d19e6892e69e24aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11a57a109181b78a46d765395770f13" id="r_ac11a57a109181b78a46d765395770f13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac11a57a109181b78a46d765395770f13">UART_UARTIFLS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000012)</td></tr>
<tr class="separator:ac11a57a109181b78a46d765395770f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8933c6bae19a0e768af278db459a8922" id="r_a8933c6bae19a0e768af278db459a8922"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8933c6bae19a0e768af278db459a8922">UART_UARTIFLS_RXIFLSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8933c6bae19a0e768af278db459a8922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fcbb570c6da69d6a4874e135d52e029" id="r_a8fcbb570c6da69d6a4874e135d52e029"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8fcbb570c6da69d6a4874e135d52e029">UART_UARTIFLS_RXIFLSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a8fcbb570c6da69d6a4874e135d52e029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a798e46cdf7c5a75562335da045e53f8f" id="r_a798e46cdf7c5a75562335da045e53f8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a798e46cdf7c5a75562335da045e53f8f">UART_UARTIFLS_RXIFLSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a798e46cdf7c5a75562335da045e53f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd5788438ee5af214ccbea77a7a000d" id="r_a7cd5788438ee5af214ccbea77a7a000d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7cd5788438ee5af214ccbea77a7a000d">UART_UARTIFLS_RXIFLSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7cd5788438ee5af214ccbea77a7a000d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41270669442e85fd1012e19aed917154" id="r_a41270669442e85fd1012e19aed917154"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a41270669442e85fd1012e19aed917154">UART_UARTIFLS_RXIFLSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a41270669442e85fd1012e19aed917154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab253714aa55941094a27eccd490621cb" id="r_ab253714aa55941094a27eccd490621cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab253714aa55941094a27eccd490621cb">UART_UARTIFLS_TXIFLSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab253714aa55941094a27eccd490621cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4253103a16bfd7524c6d70a628aebd84" id="r_a4253103a16bfd7524c6d70a628aebd84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4253103a16bfd7524c6d70a628aebd84">UART_UARTIFLS_TXIFLSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td></tr>
<tr class="separator:a4253103a16bfd7524c6d70a628aebd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db6d3389499e05f2c603529bb877d6a" id="r_a8db6d3389499e05f2c603529bb877d6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8db6d3389499e05f2c603529bb877d6a">UART_UARTIFLS_TXIFLSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8db6d3389499e05f2c603529bb877d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2abdc61f146a64de23ab75c180ebc015" id="r_a2abdc61f146a64de23ab75c180ebc015"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2abdc61f146a64de23ab75c180ebc015">UART_UARTIFLS_TXIFLSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a2abdc61f146a64de23ab75c180ebc015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b44139ee7d59be5a2545102b258fb8" id="r_ae1b44139ee7d59be5a2545102b258fb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae1b44139ee7d59be5a2545102b258fb8">UART_UARTIFLS_TXIFLSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ae1b44139ee7d59be5a2545102b258fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d5fbef43cae50b9dccfb854207e702" id="r_ad2d5fbef43cae50b9dccfb854207e702"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad2d5fbef43cae50b9dccfb854207e702">UART_UARTILPR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ad2d5fbef43cae50b9dccfb854207e702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2affd031470b25126072d65da848f3" id="r_a4c2affd031470b25126072d65da848f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4c2affd031470b25126072d65da848f3">UART_UARTILPR_ILPDVSR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4c2affd031470b25126072d65da848f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fbc21d54cb073ee063115f44c3d523" id="r_aa4fbc21d54cb073ee063115f44c3d523"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa4fbc21d54cb073ee063115f44c3d523">UART_UARTILPR_ILPDVSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aa4fbc21d54cb073ee063115f44c3d523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca9e796cc26fbefa0406e2583a4a4fe" id="r_aeca9e796cc26fbefa0406e2583a4a4fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aeca9e796cc26fbefa0406e2583a4a4fe">UART_UARTILPR_ILPDVSR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeca9e796cc26fbefa0406e2583a4a4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361a38c49a68d48d0cd213994ea960b5" id="r_a361a38c49a68d48d0cd213994ea960b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a361a38c49a68d48d0cd213994ea960b5">UART_UARTILPR_ILPDVSR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a361a38c49a68d48d0cd213994ea960b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a552b0e07a90c0723e6853fffe5a61f" id="r_a4a552b0e07a90c0723e6853fffe5a61f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4a552b0e07a90c0723e6853fffe5a61f">UART_UARTILPR_ILPDVSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a4a552b0e07a90c0723e6853fffe5a61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada84ccfeefc4da464946b7682ec6e81c" id="r_ada84ccfeefc4da464946b7682ec6e81c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ada84ccfeefc4da464946b7682ec6e81c">UART_UARTILPR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ada84ccfeefc4da464946b7682ec6e81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525acf666bc1ba0072c3f2642a317bd3" id="r_a525acf666bc1ba0072c3f2642a317bd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a525acf666bc1ba0072c3f2642a317bd3">UART_UARTILPR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a525acf666bc1ba0072c3f2642a317bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4acb57a0e717c5363f25bfffa127223" id="r_af4acb57a0e717c5363f25bfffa127223"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af4acb57a0e717c5363f25bfffa127223">UART_UARTIMSC_BEIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af4acb57a0e717c5363f25bfffa127223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5a3828b6e8085c2d60bad6b96e347f" id="r_aef5a3828b6e8085c2d60bad6b96e347f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aef5a3828b6e8085c2d60bad6b96e347f">UART_UARTIMSC_BEIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:aef5a3828b6e8085c2d60bad6b96e347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5cf3325cc7e98e33ad7577ebd2b703" id="r_afe5cf3325cc7e98e33ad7577ebd2b703"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afe5cf3325cc7e98e33ad7577ebd2b703">UART_UARTIMSC_BEIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:afe5cf3325cc7e98e33ad7577ebd2b703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2abc8bbbee9736e5a85ec01011da58" id="r_a4e2abc8bbbee9736e5a85ec01011da58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4e2abc8bbbee9736e5a85ec01011da58">UART_UARTIMSC_BEIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a4e2abc8bbbee9736e5a85ec01011da58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c43014eeca14447badf864e37209ea0" id="r_a6c43014eeca14447badf864e37209ea0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6c43014eeca14447badf864e37209ea0">UART_UARTIMSC_BEIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6c43014eeca14447badf864e37209ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dee53774cd4c9803de9b48f8f3d2509" id="r_a0dee53774cd4c9803de9b48f8f3d2509"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0dee53774cd4c9803de9b48f8f3d2509">UART_UARTIMSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td></tr>
<tr class="separator:a0dee53774cd4c9803de9b48f8f3d2509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55895d6a52637e2d1c2e2519874d58b6" id="r_a55895d6a52637e2d1c2e2519874d58b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a55895d6a52637e2d1c2e2519874d58b6">UART_UARTIMSC_CTSMIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a55895d6a52637e2d1c2e2519874d58b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724b9af0952a5cc8c8d69b4f392e6b12" id="r_a724b9af0952a5cc8c8d69b4f392e6b12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a724b9af0952a5cc8c8d69b4f392e6b12">UART_UARTIMSC_CTSMIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a724b9af0952a5cc8c8d69b4f392e6b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d774564b68b36c70839f8e7deab684" id="r_ad9d774564b68b36c70839f8e7deab684"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad9d774564b68b36c70839f8e7deab684">UART_UARTIMSC_CTSMIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ad9d774564b68b36c70839f8e7deab684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773ceaad6bda295aab6d009cdadce9b9" id="r_a773ceaad6bda295aab6d009cdadce9b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a773ceaad6bda295aab6d009cdadce9b9">UART_UARTIMSC_CTSMIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a773ceaad6bda295aab6d009cdadce9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e09cb0f63ccc652a37f1ff714f5053" id="r_a38e09cb0f63ccc652a37f1ff714f5053"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a38e09cb0f63ccc652a37f1ff714f5053">UART_UARTIMSC_CTSMIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a38e09cb0f63ccc652a37f1ff714f5053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee97bf1fd6ccb9a9e68cb6032d348fb" id="r_aeee97bf1fd6ccb9a9e68cb6032d348fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aeee97bf1fd6ccb9a9e68cb6032d348fb">UART_UARTIMSC_DCDMIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeee97bf1fd6ccb9a9e68cb6032d348fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f833f1c2bf0cd557e912dc3a994bbf" id="r_a06f833f1c2bf0cd557e912dc3a994bbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a06f833f1c2bf0cd557e912dc3a994bbf">UART_UARTIMSC_DCDMIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a06f833f1c2bf0cd557e912dc3a994bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e9b04763c7e5d742a505cc380b03b0" id="r_ae9e9b04763c7e5d742a505cc380b03b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae9e9b04763c7e5d742a505cc380b03b0">UART_UARTIMSC_DCDMIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae9e9b04763c7e5d742a505cc380b03b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459e0013a3aff5b0b40bb509ab35b976" id="r_a459e0013a3aff5b0b40bb509ab35b976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a459e0013a3aff5b0b40bb509ab35b976">UART_UARTIMSC_DCDMIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a459e0013a3aff5b0b40bb509ab35b976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca7de8309e7942d15f5fd24d1c8a1cd" id="r_acca7de8309e7942d15f5fd24d1c8a1cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acca7de8309e7942d15f5fd24d1c8a1cd">UART_UARTIMSC_DCDMIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acca7de8309e7942d15f5fd24d1c8a1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f1c38cf4fd74aad066791d02d2be85" id="r_ac8f1c38cf4fd74aad066791d02d2be85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac8f1c38cf4fd74aad066791d02d2be85">UART_UARTIMSC_DSRMIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac8f1c38cf4fd74aad066791d02d2be85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5b1905dce9ae3e96139b0e80b80d2b" id="r_adc5b1905dce9ae3e96139b0e80b80d2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adc5b1905dce9ae3e96139b0e80b80d2b">UART_UARTIMSC_DSRMIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:adc5b1905dce9ae3e96139b0e80b80d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d52856294f43c5b584231c929422e0" id="r_ac1d52856294f43c5b584231c929422e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac1d52856294f43c5b584231c929422e0">UART_UARTIMSC_DSRMIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac1d52856294f43c5b584231c929422e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad076155f76bff45d173528b6301b7a83" id="r_ad076155f76bff45d173528b6301b7a83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad076155f76bff45d173528b6301b7a83">UART_UARTIMSC_DSRMIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad076155f76bff45d173528b6301b7a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942333950d422f4827f0e2d531439555" id="r_a942333950d422f4827f0e2d531439555"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a942333950d422f4827f0e2d531439555">UART_UARTIMSC_DSRMIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a942333950d422f4827f0e2d531439555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa093871623e82278fb2bfe045e1d5264" id="r_aa093871623e82278fb2bfe045e1d5264"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa093871623e82278fb2bfe045e1d5264">UART_UARTIMSC_FEIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa093871623e82278fb2bfe045e1d5264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe44a1d01df07a16a784de282444d63" id="r_a0fe44a1d01df07a16a784de282444d63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0fe44a1d01df07a16a784de282444d63">UART_UARTIMSC_FEIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a0fe44a1d01df07a16a784de282444d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5e5acf6f86eda961111c74adfdc9a8" id="r_ace5e5acf6f86eda961111c74adfdc9a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ace5e5acf6f86eda961111c74adfdc9a8">UART_UARTIMSC_FEIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ace5e5acf6f86eda961111c74adfdc9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14fe7a34cc9ca4b68bc945cd222ee1d1" id="r_a14fe7a34cc9ca4b68bc945cd222ee1d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a14fe7a34cc9ca4b68bc945cd222ee1d1">UART_UARTIMSC_FEIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a14fe7a34cc9ca4b68bc945cd222ee1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6037ff9e10d5fb81692786e4f843d7" id="r_acf6037ff9e10d5fb81692786e4f843d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acf6037ff9e10d5fb81692786e4f843d7">UART_UARTIMSC_FEIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acf6037ff9e10d5fb81692786e4f843d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b41765c289f9d42fe656f9bdec809f2" id="r_a7b41765c289f9d42fe656f9bdec809f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7b41765c289f9d42fe656f9bdec809f2">UART_UARTIMSC_OEIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7b41765c289f9d42fe656f9bdec809f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2441b18fb571cba3a338e27dd72e6c" id="r_a1b2441b18fb571cba3a338e27dd72e6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1b2441b18fb571cba3a338e27dd72e6c">UART_UARTIMSC_OEIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a1b2441b18fb571cba3a338e27dd72e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066d9183e36818b5730fc9818ea266e8" id="r_a066d9183e36818b5730fc9818ea266e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a066d9183e36818b5730fc9818ea266e8">UART_UARTIMSC_OEIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a066d9183e36818b5730fc9818ea266e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4046014d92123be935e0cd6a06e2745" id="r_ae4046014d92123be935e0cd6a06e2745"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae4046014d92123be935e0cd6a06e2745">UART_UARTIMSC_OEIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ae4046014d92123be935e0cd6a06e2745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f5e313a78edc648d9a169bf6441810" id="r_a13f5e313a78edc648d9a169bf6441810"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a13f5e313a78edc648d9a169bf6441810">UART_UARTIMSC_OEIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a13f5e313a78edc648d9a169bf6441810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c2bf0555b632b725ca89f13cf5f01f" id="r_a12c2bf0555b632b725ca89f13cf5f01f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a12c2bf0555b632b725ca89f13cf5f01f">UART_UARTIMSC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a12c2bf0555b632b725ca89f13cf5f01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24843430463b0982de0074cda410092f" id="r_a24843430463b0982de0074cda410092f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a24843430463b0982de0074cda410092f">UART_UARTIMSC_PEIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a24843430463b0982de0074cda410092f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b225146ff313fcf7da6412773b9c45" id="r_a55b225146ff313fcf7da6412773b9c45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a55b225146ff313fcf7da6412773b9c45">UART_UARTIMSC_PEIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a55b225146ff313fcf7da6412773b9c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed8de83d643d0b495051874761ce41c" id="r_a7ed8de83d643d0b495051874761ce41c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7ed8de83d643d0b495051874761ce41c">UART_UARTIMSC_PEIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a7ed8de83d643d0b495051874761ce41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac722c3a3248c14e51abf6b4542b0979e" id="r_ac722c3a3248c14e51abf6b4542b0979e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac722c3a3248c14e51abf6b4542b0979e">UART_UARTIMSC_PEIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac722c3a3248c14e51abf6b4542b0979e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32b27fabc6a0b01d7c365cc5f68bf3d" id="r_af32b27fabc6a0b01d7c365cc5f68bf3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af32b27fabc6a0b01d7c365cc5f68bf3d">UART_UARTIMSC_PEIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af32b27fabc6a0b01d7c365cc5f68bf3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81be0cab8b416cafc0589dd6ae7d9fe0" id="r_a81be0cab8b416cafc0589dd6ae7d9fe0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a81be0cab8b416cafc0589dd6ae7d9fe0">UART_UARTIMSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a81be0cab8b416cafc0589dd6ae7d9fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb04502a48b6aa7666b95188a199bfa1" id="r_aeb04502a48b6aa7666b95188a199bfa1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aeb04502a48b6aa7666b95188a199bfa1">UART_UARTIMSC_RIMIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeb04502a48b6aa7666b95188a199bfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2faa47f3ce4aba17b002be169f993d08" id="r_a2faa47f3ce4aba17b002be169f993d08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2faa47f3ce4aba17b002be169f993d08">UART_UARTIMSC_RIMIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a2faa47f3ce4aba17b002be169f993d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6339bd583cf973f9faacbdd553deb7" id="r_a2b6339bd583cf973f9faacbdd553deb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2b6339bd583cf973f9faacbdd553deb7">UART_UARTIMSC_RIMIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2b6339bd583cf973f9faacbdd553deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588b5c580d49c2d234168ce234be1228" id="r_a588b5c580d49c2d234168ce234be1228"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a588b5c580d49c2d234168ce234be1228">UART_UARTIMSC_RIMIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a588b5c580d49c2d234168ce234be1228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad613ab21fd724cbfdc98f4f2b845a679" id="r_ad613ab21fd724cbfdc98f4f2b845a679"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad613ab21fd724cbfdc98f4f2b845a679">UART_UARTIMSC_RIMIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad613ab21fd724cbfdc98f4f2b845a679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39294b37dfb5dd5c477be81637196bd5" id="r_a39294b37dfb5dd5c477be81637196bd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a39294b37dfb5dd5c477be81637196bd5">UART_UARTIMSC_RTIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a39294b37dfb5dd5c477be81637196bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a2d828fabbdd22bf64a466b93a6634" id="r_a10a2d828fabbdd22bf64a466b93a6634"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a10a2d828fabbdd22bf64a466b93a6634">UART_UARTIMSC_RTIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a10a2d828fabbdd22bf64a466b93a6634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43217a1e08afa85201ebc9f5950bd37f" id="r_a43217a1e08afa85201ebc9f5950bd37f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a43217a1e08afa85201ebc9f5950bd37f">UART_UARTIMSC_RTIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a43217a1e08afa85201ebc9f5950bd37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1221b55460c1ed67cb7b322333a0ec" id="r_a1c1221b55460c1ed67cb7b322333a0ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1c1221b55460c1ed67cb7b322333a0ec">UART_UARTIMSC_RTIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1c1221b55460c1ed67cb7b322333a0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b0a00eef1253b490735f2f70777694" id="r_a47b0a00eef1253b490735f2f70777694"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a47b0a00eef1253b490735f2f70777694">UART_UARTIMSC_RTIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a47b0a00eef1253b490735f2f70777694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b90f8ba56b3c53998d8e0e2db3972e3" id="r_a4b90f8ba56b3c53998d8e0e2db3972e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4b90f8ba56b3c53998d8e0e2db3972e3">UART_UARTIMSC_RXIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4b90f8ba56b3c53998d8e0e2db3972e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea74261ddd7d55a9e2c21158b79a1c0" id="r_a9ea74261ddd7d55a9e2c21158b79a1c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9ea74261ddd7d55a9e2c21158b79a1c0">UART_UARTIMSC_RXIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a9ea74261ddd7d55a9e2c21158b79a1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f3b67495136cb4148e00a797209d98" id="r_a14f3b67495136cb4148e00a797209d98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a14f3b67495136cb4148e00a797209d98">UART_UARTIMSC_RXIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a14f3b67495136cb4148e00a797209d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1584a11f2536dcc38e23d65d04d5ac83" id="r_a1584a11f2536dcc38e23d65d04d5ac83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1584a11f2536dcc38e23d65d04d5ac83">UART_UARTIMSC_RXIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a1584a11f2536dcc38e23d65d04d5ac83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f018c60349c5a28af07ff6b8d72eed" id="r_ae0f018c60349c5a28af07ff6b8d72eed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae0f018c60349c5a28af07ff6b8d72eed">UART_UARTIMSC_RXIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae0f018c60349c5a28af07ff6b8d72eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf9c4a8bc7a9c8ee59d876524c11c0f" id="r_a0cf9c4a8bc7a9c8ee59d876524c11c0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0cf9c4a8bc7a9c8ee59d876524c11c0f">UART_UARTIMSC_TXIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0cf9c4a8bc7a9c8ee59d876524c11c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2cffab1103f9b442f5c995710a61fc" id="r_a8c2cffab1103f9b442f5c995710a61fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8c2cffab1103f9b442f5c995710a61fc">UART_UARTIMSC_TXIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a8c2cffab1103f9b442f5c995710a61fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3994559a64acfda5c305c2b1c36a72" id="r_a7e3994559a64acfda5c305c2b1c36a72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7e3994559a64acfda5c305c2b1c36a72">UART_UARTIMSC_TXIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7e3994559a64acfda5c305c2b1c36a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7165e35edb45f2d71e2153337d0c11d7" id="r_a7165e35edb45f2d71e2153337d0c11d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7165e35edb45f2d71e2153337d0c11d7">UART_UARTIMSC_TXIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7165e35edb45f2d71e2153337d0c11d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee4e18764109562cc4e3dd263195ea1" id="r_adee4e18764109562cc4e3dd263195ea1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adee4e18764109562cc4e3dd263195ea1">UART_UARTIMSC_TXIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adee4e18764109562cc4e3dd263195ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fdfaad4121e93b858069b3ea0dc3654" id="r_a6fdfaad4121e93b858069b3ea0dc3654"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6fdfaad4121e93b858069b3ea0dc3654">UART_UARTLCR_H_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a6fdfaad4121e93b858069b3ea0dc3654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc39f00fbafa8bc643bec4fd60e635f" id="r_a1dc39f00fbafa8bc643bec4fd60e635f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1dc39f00fbafa8bc643bec4fd60e635f">UART_UARTLCR_H_BRK_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1dc39f00fbafa8bc643bec4fd60e635f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a42da41a70bcdf6406c4cb0491936b6" id="r_a7a42da41a70bcdf6406c4cb0491936b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7a42da41a70bcdf6406c4cb0491936b6">UART_UARTLCR_H_BRK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7a42da41a70bcdf6406c4cb0491936b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4193638daaf63ab32ec0e088b1a8555c" id="r_a4193638daaf63ab32ec0e088b1a8555c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4193638daaf63ab32ec0e088b1a8555c">UART_UARTLCR_H_BRK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4193638daaf63ab32ec0e088b1a8555c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006b44aeb0432eb108237ea4a6780870" id="r_a006b44aeb0432eb108237ea4a6780870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a006b44aeb0432eb108237ea4a6780870">UART_UARTLCR_H_BRK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a006b44aeb0432eb108237ea4a6780870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920eeab7c16c05c640f567a7aca25a34" id="r_a920eeab7c16c05c640f567a7aca25a34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a920eeab7c16c05c640f567a7aca25a34">UART_UARTLCR_H_BRK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a920eeab7c16c05c640f567a7aca25a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460e8d7b412de528761d1870321a16ac" id="r_a460e8d7b412de528761d1870321a16ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a460e8d7b412de528761d1870321a16ac">UART_UARTLCR_H_EPS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a460e8d7b412de528761d1870321a16ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d970c9b5d437aca76363a20f7290cb" id="r_aa1d970c9b5d437aca76363a20f7290cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa1d970c9b5d437aca76363a20f7290cb">UART_UARTLCR_H_EPS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aa1d970c9b5d437aca76363a20f7290cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0305623c342c0579b967c285dcb80c" id="r_a8a0305623c342c0579b967c285dcb80c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8a0305623c342c0579b967c285dcb80c">UART_UARTLCR_H_EPS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8a0305623c342c0579b967c285dcb80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddf980f13036183ad758c450671d1cd" id="r_a0ddf980f13036183ad758c450671d1cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0ddf980f13036183ad758c450671d1cd">UART_UARTLCR_H_EPS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a0ddf980f13036183ad758c450671d1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52aff4d703610e6b01ea1594d3873bdf" id="r_a52aff4d703610e6b01ea1594d3873bdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a52aff4d703610e6b01ea1594d3873bdf">UART_UARTLCR_H_EPS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a52aff4d703610e6b01ea1594d3873bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c47a06abba54787a9c68f1a2daefd8" id="r_aa2c47a06abba54787a9c68f1a2daefd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa2c47a06abba54787a9c68f1a2daefd8">UART_UARTLCR_H_FEN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa2c47a06abba54787a9c68f1a2daefd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a72d9d0ae6f6d24a1866e3801c55b0e" id="r_a6a72d9d0ae6f6d24a1866e3801c55b0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6a72d9d0ae6f6d24a1866e3801c55b0e">UART_UARTLCR_H_FEN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a6a72d9d0ae6f6d24a1866e3801c55b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d4abb6b3a4f4c583d27450a32678d8" id="r_a49d4abb6b3a4f4c583d27450a32678d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a49d4abb6b3a4f4c583d27450a32678d8">UART_UARTLCR_H_FEN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a49d4abb6b3a4f4c583d27450a32678d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6057fb827d747e23c1ddeda9cebc58c" id="r_aa6057fb827d747e23c1ddeda9cebc58c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa6057fb827d747e23c1ddeda9cebc58c">UART_UARTLCR_H_FEN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa6057fb827d747e23c1ddeda9cebc58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98cfba0060900182ee2bfe20109e05a5" id="r_a98cfba0060900182ee2bfe20109e05a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a98cfba0060900182ee2bfe20109e05a5">UART_UARTLCR_H_FEN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a98cfba0060900182ee2bfe20109e05a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90812b9b9afd22b563100c57c9005398" id="r_a90812b9b9afd22b563100c57c9005398"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a90812b9b9afd22b563100c57c9005398">UART_UARTLCR_H_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td></tr>
<tr class="separator:a90812b9b9afd22b563100c57c9005398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae0d9335a09991a2e135cb6136dffc2" id="r_a6ae0d9335a09991a2e135cb6136dffc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6ae0d9335a09991a2e135cb6136dffc2">UART_UARTLCR_H_PEN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6ae0d9335a09991a2e135cb6136dffc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1424403510f250866ece96c0de6c44bb" id="r_a1424403510f250866ece96c0de6c44bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1424403510f250866ece96c0de6c44bb">UART_UARTLCR_H_PEN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a1424403510f250866ece96c0de6c44bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866442383296c5db139b7a8917b88983" id="r_a866442383296c5db139b7a8917b88983"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a866442383296c5db139b7a8917b88983">UART_UARTLCR_H_PEN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a866442383296c5db139b7a8917b88983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6969516124a683111fb5c5af20e1aa4e" id="r_a6969516124a683111fb5c5af20e1aa4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6969516124a683111fb5c5af20e1aa4e">UART_UARTLCR_H_PEN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6969516124a683111fb5c5af20e1aa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1285e62cac0304cd9345a86f4f6f4aa7" id="r_a1285e62cac0304cd9345a86f4f6f4aa7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1285e62cac0304cd9345a86f4f6f4aa7">UART_UARTLCR_H_PEN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1285e62cac0304cd9345a86f4f6f4aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899acbd07ec6bce10a0ef47cc14a1e8f" id="r_a899acbd07ec6bce10a0ef47cc14a1e8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a899acbd07ec6bce10a0ef47cc14a1e8f">UART_UARTLCR_H_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a899acbd07ec6bce10a0ef47cc14a1e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ff93a617f0325191161ecaae608d27" id="r_a31ff93a617f0325191161ecaae608d27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a31ff93a617f0325191161ecaae608d27">UART_UARTLCR_H_SPS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a31ff93a617f0325191161ecaae608d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bae9af494b72cf1d059a6f204e23ac" id="r_a74bae9af494b72cf1d059a6f204e23ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a74bae9af494b72cf1d059a6f204e23ac">UART_UARTLCR_H_SPS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a74bae9af494b72cf1d059a6f204e23ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc0dff9018c8e33b833b9354471f922" id="r_a2bc0dff9018c8e33b833b9354471f922"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2bc0dff9018c8e33b833b9354471f922">UART_UARTLCR_H_SPS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a2bc0dff9018c8e33b833b9354471f922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a204321073a24788106c025ba3c3609" id="r_a9a204321073a24788106c025ba3c3609"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9a204321073a24788106c025ba3c3609">UART_UARTLCR_H_SPS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a9a204321073a24788106c025ba3c3609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a40da3f5c95d0cf5bf0b5a9c95a17e" id="r_ae8a40da3f5c95d0cf5bf0b5a9c95a17e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae8a40da3f5c95d0cf5bf0b5a9c95a17e">UART_UARTLCR_H_SPS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae8a40da3f5c95d0cf5bf0b5a9c95a17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8ccaa03ebe9ae36234f7c4cd7930af" id="r_aaf8ccaa03ebe9ae36234f7c4cd7930af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aaf8ccaa03ebe9ae36234f7c4cd7930af">UART_UARTLCR_H_STP2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf8ccaa03ebe9ae36234f7c4cd7930af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d3bf4c0a682e165dd9f9fc0d9bcc65" id="r_a11d3bf4c0a682e165dd9f9fc0d9bcc65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a11d3bf4c0a682e165dd9f9fc0d9bcc65">UART_UARTLCR_H_STP2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a11d3bf4c0a682e165dd9f9fc0d9bcc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca514f7726f3686722f6eceda6ececad" id="r_aca514f7726f3686722f6eceda6ececad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aca514f7726f3686722f6eceda6ececad">UART_UARTLCR_H_STP2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aca514f7726f3686722f6eceda6ececad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5178c3db272739a4042027265fa12f64" id="r_a5178c3db272739a4042027265fa12f64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5178c3db272739a4042027265fa12f64">UART_UARTLCR_H_STP2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5178c3db272739a4042027265fa12f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16546073fc22be5e412b65f4098a67f" id="r_ac16546073fc22be5e412b65f4098a67f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac16546073fc22be5e412b65f4098a67f">UART_UARTLCR_H_STP2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac16546073fc22be5e412b65f4098a67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4d8d950b7b856a88614a40224c9e56" id="r_a6e4d8d950b7b856a88614a40224c9e56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6e4d8d950b7b856a88614a40224c9e56">UART_UARTLCR_H_WLEN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6e4d8d950b7b856a88614a40224c9e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f57d99ec805ac26f2cecca0d044805b" id="r_a0f57d99ec805ac26f2cecca0d044805b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0f57d99ec805ac26f2cecca0d044805b">UART_UARTLCR_H_WLEN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td></tr>
<tr class="separator:a0f57d99ec805ac26f2cecca0d044805b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbd7f038f19b4e00e715a2ab396fdcd" id="r_afbbd7f038f19b4e00e715a2ab396fdcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afbbd7f038f19b4e00e715a2ab396fdcd">UART_UARTLCR_H_WLEN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:afbbd7f038f19b4e00e715a2ab396fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6005c2ba9a66cd91f8146a22cf9e39df" id="r_a6005c2ba9a66cd91f8146a22cf9e39df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6005c2ba9a66cd91f8146a22cf9e39df">UART_UARTLCR_H_WLEN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6005c2ba9a66cd91f8146a22cf9e39df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f98c926dcaf2d7d8b4f75052e34bfe1" id="r_a6f98c926dcaf2d7d8b4f75052e34bfe1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6f98c926dcaf2d7d8b4f75052e34bfe1">UART_UARTLCR_H_WLEN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6f98c926dcaf2d7d8b4f75052e34bfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c689c2c69bc92198cd58de94eda2273" id="r_a2c689c2c69bc92198cd58de94eda2273"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2c689c2c69bc92198cd58de94eda2273">UART_UARTMIS_BEMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2c689c2c69bc92198cd58de94eda2273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f5fe5ff7646ee6ee5c1cdf69c4f7d2" id="r_a77f5fe5ff7646ee6ee5c1cdf69c4f7d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a77f5fe5ff7646ee6ee5c1cdf69c4f7d2">UART_UARTMIS_BEMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a77f5fe5ff7646ee6ee5c1cdf69c4f7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247bce7251550fe79b305ead7455baa9" id="r_a247bce7251550fe79b305ead7455baa9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a247bce7251550fe79b305ead7455baa9">UART_UARTMIS_BEMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a247bce7251550fe79b305ead7455baa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac118c6c9f990cff3b61e8be0c49984ee" id="r_ac118c6c9f990cff3b61e8be0c49984ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac118c6c9f990cff3b61e8be0c49984ee">UART_UARTMIS_BEMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ac118c6c9f990cff3b61e8be0c49984ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7740011677d3ed49d5680e3ed76add" id="r_ace7740011677d3ed49d5680e3ed76add"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ace7740011677d3ed49d5680e3ed76add">UART_UARTMIS_BEMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ace7740011677d3ed49d5680e3ed76add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9bdd3860b6581a6e024210f1a0fd73" id="r_aed9bdd3860b6581a6e024210f1a0fd73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aed9bdd3860b6581a6e024210f1a0fd73">UART_UARTMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td></tr>
<tr class="separator:aed9bdd3860b6581a6e024210f1a0fd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d53944237022b7c7c9c58030338d24" id="r_a37d53944237022b7c7c9c58030338d24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a37d53944237022b7c7c9c58030338d24">UART_UARTMIS_CTSMMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a37d53944237022b7c7c9c58030338d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b891adc3249c4216eb10a61076da23" id="r_a66b891adc3249c4216eb10a61076da23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a66b891adc3249c4216eb10a61076da23">UART_UARTMIS_CTSMMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a66b891adc3249c4216eb10a61076da23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd9bb632abb4c4057c180eb8704c026" id="r_a1bd9bb632abb4c4057c180eb8704c026"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1bd9bb632abb4c4057c180eb8704c026">UART_UARTMIS_CTSMMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1bd9bb632abb4c4057c180eb8704c026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d63fcb93882c7458c6d74a8a6c6b986" id="r_a6d63fcb93882c7458c6d74a8a6c6b986"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6d63fcb93882c7458c6d74a8a6c6b986">UART_UARTMIS_CTSMMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6d63fcb93882c7458c6d74a8a6c6b986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a755a2c6788a160d3c537995ed1942" id="r_a18a755a2c6788a160d3c537995ed1942"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a18a755a2c6788a160d3c537995ed1942">UART_UARTMIS_CTSMMIS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a18a755a2c6788a160d3c537995ed1942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d6bbd9e23f69390d090a3f4da99c37" id="r_a42d6bbd9e23f69390d090a3f4da99c37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a42d6bbd9e23f69390d090a3f4da99c37">UART_UARTMIS_DCDMMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a42d6bbd9e23f69390d090a3f4da99c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54889d5ec7dfa1946a3c322794b2eabb" id="r_a54889d5ec7dfa1946a3c322794b2eabb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a54889d5ec7dfa1946a3c322794b2eabb">UART_UARTMIS_DCDMMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a54889d5ec7dfa1946a3c322794b2eabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9654831145fb6d6ad445a9480581c310" id="r_a9654831145fb6d6ad445a9480581c310"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9654831145fb6d6ad445a9480581c310">UART_UARTMIS_DCDMMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9654831145fb6d6ad445a9480581c310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366d086b73780b2af27278e470406870" id="r_a366d086b73780b2af27278e470406870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a366d086b73780b2af27278e470406870">UART_UARTMIS_DCDMMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a366d086b73780b2af27278e470406870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969738949858357c3f281756d8b34f8b" id="r_a969738949858357c3f281756d8b34f8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a969738949858357c3f281756d8b34f8b">UART_UARTMIS_DCDMMIS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a969738949858357c3f281756d8b34f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94daaf0198b80dd348da0e0db66ced74" id="r_a94daaf0198b80dd348da0e0db66ced74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a94daaf0198b80dd348da0e0db66ced74">UART_UARTMIS_DSRMMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a94daaf0198b80dd348da0e0db66ced74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afebf3e1f7758e2be06e87102f52aa320" id="r_afebf3e1f7758e2be06e87102f52aa320"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afebf3e1f7758e2be06e87102f52aa320">UART_UARTMIS_DSRMMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:afebf3e1f7758e2be06e87102f52aa320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfe82cd1310e3b7f9d3b210c09de989" id="r_a2bfe82cd1310e3b7f9d3b210c09de989"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2bfe82cd1310e3b7f9d3b210c09de989">UART_UARTMIS_DSRMMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2bfe82cd1310e3b7f9d3b210c09de989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa31588a533a543ab2f862b97752adb3b" id="r_aa31588a533a543ab2f862b97752adb3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa31588a533a543ab2f862b97752adb3b">UART_UARTMIS_DSRMMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa31588a533a543ab2f862b97752adb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168852f24e657bf53eab87e6c927c0ad" id="r_a168852f24e657bf53eab87e6c927c0ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a168852f24e657bf53eab87e6c927c0ad">UART_UARTMIS_DSRMMIS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a168852f24e657bf53eab87e6c927c0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6f265536b1825b0164193c13bab866" id="r_abe6f265536b1825b0164193c13bab866"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abe6f265536b1825b0164193c13bab866">UART_UARTMIS_FEMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abe6f265536b1825b0164193c13bab866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9838da59b06828c80cbf9f8d3634b2" id="r_a7c9838da59b06828c80cbf9f8d3634b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7c9838da59b06828c80cbf9f8d3634b2">UART_UARTMIS_FEMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a7c9838da59b06828c80cbf9f8d3634b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c51ffefd211fcc475566865d6ea5e7" id="r_a31c51ffefd211fcc475566865d6ea5e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a31c51ffefd211fcc475566865d6ea5e7">UART_UARTMIS_FEMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a31c51ffefd211fcc475566865d6ea5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a52568e666bd94c50a7a3633e9489cb" id="r_a1a52568e666bd94c50a7a3633e9489cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1a52568e666bd94c50a7a3633e9489cb">UART_UARTMIS_FEMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a1a52568e666bd94c50a7a3633e9489cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba7d3af196ee13e4aa3475a51cb0309" id="r_a3ba7d3af196ee13e4aa3475a51cb0309"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3ba7d3af196ee13e4aa3475a51cb0309">UART_UARTMIS_FEMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3ba7d3af196ee13e4aa3475a51cb0309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1f25a889ec603b1487fd4c4f3ad42f" id="r_a9c1f25a889ec603b1487fd4c4f3ad42f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9c1f25a889ec603b1487fd4c4f3ad42f">UART_UARTMIS_OEMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9c1f25a889ec603b1487fd4c4f3ad42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6584b155996696fe5cabf4c5bd50b742" id="r_a6584b155996696fe5cabf4c5bd50b742"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6584b155996696fe5cabf4c5bd50b742">UART_UARTMIS_OEMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a6584b155996696fe5cabf4c5bd50b742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa212a0a7d7442280563b3d784b84eb11" id="r_aa212a0a7d7442280563b3d784b84eb11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa212a0a7d7442280563b3d784b84eb11">UART_UARTMIS_OEMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aa212a0a7d7442280563b3d784b84eb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbbefdf38bf506635ca4fd67fda8422" id="r_afdbbefdf38bf506635ca4fd67fda8422"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#afdbbefdf38bf506635ca4fd67fda8422">UART_UARTMIS_OEMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:afdbbefdf38bf506635ca4fd67fda8422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b52fd6a49bd569501741bfd96be1e02" id="r_a4b52fd6a49bd569501741bfd96be1e02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4b52fd6a49bd569501741bfd96be1e02">UART_UARTMIS_OEMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4b52fd6a49bd569501741bfd96be1e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96df78ecfb86379615a1872299b9092b" id="r_a96df78ecfb86379615a1872299b9092b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a96df78ecfb86379615a1872299b9092b">UART_UARTMIS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a96df78ecfb86379615a1872299b9092b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949c7786e1ceecb40ed013cf2960a5a6" id="r_a949c7786e1ceecb40ed013cf2960a5a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a949c7786e1ceecb40ed013cf2960a5a6">UART_UARTMIS_PEMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a949c7786e1ceecb40ed013cf2960a5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ebfd3567ccec9ced8b09be5024ec99" id="r_ad8ebfd3567ccec9ced8b09be5024ec99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad8ebfd3567ccec9ced8b09be5024ec99">UART_UARTMIS_PEMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ad8ebfd3567ccec9ced8b09be5024ec99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ee67e3fe43d9573dbaefbed062b8d6" id="r_a67ee67e3fe43d9573dbaefbed062b8d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a67ee67e3fe43d9573dbaefbed062b8d6">UART_UARTMIS_PEMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a67ee67e3fe43d9573dbaefbed062b8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a194c4a58d657e704bdd00be89eb7318c" id="r_a194c4a58d657e704bdd00be89eb7318c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a194c4a58d657e704bdd00be89eb7318c">UART_UARTMIS_PEMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a194c4a58d657e704bdd00be89eb7318c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7455511d6a5e3f673930ffcd1ad7918f" id="r_a7455511d6a5e3f673930ffcd1ad7918f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7455511d6a5e3f673930ffcd1ad7918f">UART_UARTMIS_PEMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7455511d6a5e3f673930ffcd1ad7918f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3333ce69c942436bbf3420811e5cc1bd" id="r_a3333ce69c942436bbf3420811e5cc1bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3333ce69c942436bbf3420811e5cc1bd">UART_UARTMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3333ce69c942436bbf3420811e5cc1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37b111ee58e77fc09fa03d41e82918c" id="r_ad37b111ee58e77fc09fa03d41e82918c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad37b111ee58e77fc09fa03d41e82918c">UART_UARTMIS_RIMMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad37b111ee58e77fc09fa03d41e82918c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f8e9ba1d35f9f63d6fc8d08a649984" id="r_ae5f8e9ba1d35f9f63d6fc8d08a649984"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae5f8e9ba1d35f9f63d6fc8d08a649984">UART_UARTMIS_RIMMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae5f8e9ba1d35f9f63d6fc8d08a649984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06026a866fd1950da98f2e65960effe3" id="r_a06026a866fd1950da98f2e65960effe3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a06026a866fd1950da98f2e65960effe3">UART_UARTMIS_RIMMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a06026a866fd1950da98f2e65960effe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38377d852e9b926a674eb7ee67b1c2f6" id="r_a38377d852e9b926a674eb7ee67b1c2f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a38377d852e9b926a674eb7ee67b1c2f6">UART_UARTMIS_RIMMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a38377d852e9b926a674eb7ee67b1c2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18d4408821aa63eeefc64ea36864285" id="r_ae18d4408821aa63eeefc64ea36864285"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae18d4408821aa63eeefc64ea36864285">UART_UARTMIS_RIMMIS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ae18d4408821aa63eeefc64ea36864285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac090801882acfd86d46f211a077e0554" id="r_ac090801882acfd86d46f211a077e0554"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac090801882acfd86d46f211a077e0554">UART_UARTMIS_RTMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac090801882acfd86d46f211a077e0554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c43b3f85f41d394770669ae5ed816a" id="r_a92c43b3f85f41d394770669ae5ed816a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a92c43b3f85f41d394770669ae5ed816a">UART_UARTMIS_RTMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a92c43b3f85f41d394770669ae5ed816a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78aac7b79a087d6de492954f07f8745" id="r_ac78aac7b79a087d6de492954f07f8745"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac78aac7b79a087d6de492954f07f8745">UART_UARTMIS_RTMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ac78aac7b79a087d6de492954f07f8745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5cb9054091912e20bb593579edad63" id="r_acf5cb9054091912e20bb593579edad63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acf5cb9054091912e20bb593579edad63">UART_UARTMIS_RTMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:acf5cb9054091912e20bb593579edad63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc1a7fa91797990f46fe7b3809ee986" id="r_abbc1a7fa91797990f46fe7b3809ee986"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abbc1a7fa91797990f46fe7b3809ee986">UART_UARTMIS_RTMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abbc1a7fa91797990f46fe7b3809ee986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921137bcd199182d5e6020664dd1b205" id="r_a921137bcd199182d5e6020664dd1b205"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a921137bcd199182d5e6020664dd1b205">UART_UARTMIS_RXMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a921137bcd199182d5e6020664dd1b205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed91814947b0e9476299e288cefaef83" id="r_aed91814947b0e9476299e288cefaef83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aed91814947b0e9476299e288cefaef83">UART_UARTMIS_RXMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aed91814947b0e9476299e288cefaef83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a733a76176bc942421e3f0d3f44be65ff" id="r_a733a76176bc942421e3f0d3f44be65ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a733a76176bc942421e3f0d3f44be65ff">UART_UARTMIS_RXMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a733a76176bc942421e3f0d3f44be65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1aa3599b99cac36a2c23072e20c6a3e" id="r_ab1aa3599b99cac36a2c23072e20c6a3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab1aa3599b99cac36a2c23072e20c6a3e">UART_UARTMIS_RXMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab1aa3599b99cac36a2c23072e20c6a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79603567cc24d55c3be50318de8efe15" id="r_a79603567cc24d55c3be50318de8efe15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a79603567cc24d55c3be50318de8efe15">UART_UARTMIS_RXMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a79603567cc24d55c3be50318de8efe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21b472aa2185f0710555c26f0ff34ab" id="r_aa21b472aa2185f0710555c26f0ff34ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa21b472aa2185f0710555c26f0ff34ab">UART_UARTMIS_TXMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa21b472aa2185f0710555c26f0ff34ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a5502164f87b7abcab6d3b5276d2a2" id="r_a94a5502164f87b7abcab6d3b5276d2a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a94a5502164f87b7abcab6d3b5276d2a2">UART_UARTMIS_TXMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a94a5502164f87b7abcab6d3b5276d2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae11881a1cf237a231d9236e6cb556f8e" id="r_ae11881a1cf237a231d9236e6cb556f8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae11881a1cf237a231d9236e6cb556f8e">UART_UARTMIS_TXMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ae11881a1cf237a231d9236e6cb556f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02199d1e56370f2462de16c4c0bbb38e" id="r_a02199d1e56370f2462de16c4c0bbb38e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a02199d1e56370f2462de16c4c0bbb38e">UART_UARTMIS_TXMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a02199d1e56370f2462de16c4c0bbb38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2158241114b95928fd53ac4106dafd69" id="r_a2158241114b95928fd53ac4106dafd69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2158241114b95928fd53ac4106dafd69">UART_UARTMIS_TXMIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2158241114b95928fd53ac4106dafd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df20b8e53dbadf3b2cd49bdb78160c6" id="r_a2df20b8e53dbadf3b2cd49bdb78160c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2df20b8e53dbadf3b2cd49bdb78160c6">UART_UARTPCELLID0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a2df20b8e53dbadf3b2cd49bdb78160c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235f949fbac10f772e699daa96798685" id="r_a235f949fbac10f772e699daa96798685"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a235f949fbac10f772e699daa96798685">UART_UARTPCELLID0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a235f949fbac10f772e699daa96798685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47bab2f773cc6a2cc490f51afcdfee0" id="r_ae47bab2f773cc6a2cc490f51afcdfee0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae47bab2f773cc6a2cc490f51afcdfee0">UART_UARTPCELLID0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000d)</td></tr>
<tr class="separator:ae47bab2f773cc6a2cc490f51afcdfee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3722f8be9aca1564d880e8385a841b4" id="r_aa3722f8be9aca1564d880e8385a841b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa3722f8be9aca1564d880e8385a841b4">UART_UARTPCELLID0_UARTPCELLID0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa3722f8be9aca1564d880e8385a841b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41250936111f91b97cb2222181a598c3" id="r_a41250936111f91b97cb2222181a598c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a41250936111f91b97cb2222181a598c3">UART_UARTPCELLID0_UARTPCELLID0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a41250936111f91b97cb2222181a598c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b00dc4bcc5a71112f3ddb6fe2f85a3a" id="r_a8b00dc4bcc5a71112f3ddb6fe2f85a3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8b00dc4bcc5a71112f3ddb6fe2f85a3a">UART_UARTPCELLID0_UARTPCELLID0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8b00dc4bcc5a71112f3ddb6fe2f85a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98b18d01ec94d2f110128ca6a0dc1d4" id="r_aa98b18d01ec94d2f110128ca6a0dc1d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa98b18d01ec94d2f110128ca6a0dc1d4">UART_UARTPCELLID0_UARTPCELLID0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa98b18d01ec94d2f110128ca6a0dc1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ebffa6a1168c9837b5e9ebbfdab099" id="r_a80ebffa6a1168c9837b5e9ebbfdab099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a80ebffa6a1168c9837b5e9ebbfdab099">UART_UARTPCELLID0_UARTPCELLID0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0d)</td></tr>
<tr class="separator:a80ebffa6a1168c9837b5e9ebbfdab099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f15aab6a2d03b70523803850b4e7998" id="r_a5f15aab6a2d03b70523803850b4e7998"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5f15aab6a2d03b70523803850b4e7998">UART_UARTPCELLID1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a5f15aab6a2d03b70523803850b4e7998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016acdf4819ab482e49ed75f5e18e1c6" id="r_a016acdf4819ab482e49ed75f5e18e1c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a016acdf4819ab482e49ed75f5e18e1c6">UART_UARTPCELLID1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff4)</td></tr>
<tr class="separator:a016acdf4819ab482e49ed75f5e18e1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b82049f3f3d93a5a4e48d99dd900242" id="r_a0b82049f3f3d93a5a4e48d99dd900242"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0b82049f3f3d93a5a4e48d99dd900242">UART_UARTPCELLID1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:a0b82049f3f3d93a5a4e48d99dd900242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a960f3babe2469cfdc6dd635c9b409" id="r_af1a960f3babe2469cfdc6dd635c9b409"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af1a960f3babe2469cfdc6dd635c9b409">UART_UARTPCELLID1_UARTPCELLID1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af1a960f3babe2469cfdc6dd635c9b409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d9929ee75c0403cd0f49ab8dab72d4" id="r_ab7d9929ee75c0403cd0f49ab8dab72d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab7d9929ee75c0403cd0f49ab8dab72d4">UART_UARTPCELLID1_UARTPCELLID1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ab7d9929ee75c0403cd0f49ab8dab72d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7004ff9fe015744e169f28ef4c5a18a5" id="r_a7004ff9fe015744e169f28ef4c5a18a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7004ff9fe015744e169f28ef4c5a18a5">UART_UARTPCELLID1_UARTPCELLID1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7004ff9fe015744e169f28ef4c5a18a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672c8c4cd05f55352eb3c6c7dc27259e" id="r_a672c8c4cd05f55352eb3c6c7dc27259e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a672c8c4cd05f55352eb3c6c7dc27259e">UART_UARTPCELLID1_UARTPCELLID1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a672c8c4cd05f55352eb3c6c7dc27259e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f055a5e0282ff135528d6744cc5b20" id="r_aa6f055a5e0282ff135528d6744cc5b20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa6f055a5e0282ff135528d6744cc5b20">UART_UARTPCELLID1_UARTPCELLID1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xf0)</td></tr>
<tr class="separator:aa6f055a5e0282ff135528d6744cc5b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac68f16b933cc762cf655b7c2d712f15" id="r_aac68f16b933cc762cf655b7c2d712f15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aac68f16b933cc762cf655b7c2d712f15">UART_UARTPCELLID2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aac68f16b933cc762cf655b7c2d712f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6672b92bbb7f5409eaadb9cf3f885908" id="r_a6672b92bbb7f5409eaadb9cf3f885908"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6672b92bbb7f5409eaadb9cf3f885908">UART_UARTPCELLID2_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff8)</td></tr>
<tr class="separator:a6672b92bbb7f5409eaadb9cf3f885908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dca3675480c30977bcd925ef1fe3921" id="r_a3dca3675480c30977bcd925ef1fe3921"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3dca3675480c30977bcd925ef1fe3921">UART_UARTPCELLID2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000005)</td></tr>
<tr class="separator:a3dca3675480c30977bcd925ef1fe3921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6f73f9b3615cb0203ac13e33787ec0" id="r_aff6f73f9b3615cb0203ac13e33787ec0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff6f73f9b3615cb0203ac13e33787ec0">UART_UARTPCELLID2_UARTPCELLID2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aff6f73f9b3615cb0203ac13e33787ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05adf2cfbbbdefad63d872da17033ef9" id="r_a05adf2cfbbbdefad63d872da17033ef9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a05adf2cfbbbdefad63d872da17033ef9">UART_UARTPCELLID2_UARTPCELLID2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a05adf2cfbbbdefad63d872da17033ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465b9471306b5b57c29488fe472f9f31" id="r_a465b9471306b5b57c29488fe472f9f31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a465b9471306b5b57c29488fe472f9f31">UART_UARTPCELLID2_UARTPCELLID2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a465b9471306b5b57c29488fe472f9f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceeefa4f6c7b1450bbe95fdf81e5297d" id="r_aceeefa4f6c7b1450bbe95fdf81e5297d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aceeefa4f6c7b1450bbe95fdf81e5297d">UART_UARTPCELLID2_UARTPCELLID2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aceeefa4f6c7b1450bbe95fdf81e5297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9241ff1b91108a19ff40919ef15bd" id="r_a44a9241ff1b91108a19ff40919ef15bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a44a9241ff1b91108a19ff40919ef15bd">UART_UARTPCELLID2_UARTPCELLID2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:a44a9241ff1b91108a19ff40919ef15bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e62ee79745e3a627070f41dc79a4ef2" id="r_a1e62ee79745e3a627070f41dc79a4ef2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1e62ee79745e3a627070f41dc79a4ef2">UART_UARTPCELLID3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a1e62ee79745e3a627070f41dc79a4ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78df7ca5377f1ffa2653f24e7319aa54" id="r_a78df7ca5377f1ffa2653f24e7319aa54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a78df7ca5377f1ffa2653f24e7319aa54">UART_UARTPCELLID3_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ffc)</td></tr>
<tr class="separator:a78df7ca5377f1ffa2653f24e7319aa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b8bf001c12008f20a7079c73159478" id="r_a55b8bf001c12008f20a7079c73159478"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a55b8bf001c12008f20a7079c73159478">UART_UARTPCELLID3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b1)</td></tr>
<tr class="separator:a55b8bf001c12008f20a7079c73159478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31efde9d90b5fe5219618abd730533a2" id="r_a31efde9d90b5fe5219618abd730533a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a31efde9d90b5fe5219618abd730533a2">UART_UARTPCELLID3_UARTPCELLID3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a31efde9d90b5fe5219618abd730533a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3552c806f4747e100a5183d38cf323f0" id="r_a3552c806f4747e100a5183d38cf323f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3552c806f4747e100a5183d38cf323f0">UART_UARTPCELLID3_UARTPCELLID3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a3552c806f4747e100a5183d38cf323f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4427bf108712079b18d283df3c880651" id="r_a4427bf108712079b18d283df3c880651"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4427bf108712079b18d283df3c880651">UART_UARTPCELLID3_UARTPCELLID3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4427bf108712079b18d283df3c880651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92fcdde0bcd35109c76b0d0845edb099" id="r_a92fcdde0bcd35109c76b0d0845edb099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a92fcdde0bcd35109c76b0d0845edb099">UART_UARTPCELLID3_UARTPCELLID3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a92fcdde0bcd35109c76b0d0845edb099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62df3834a87b9d4fd0fed02e5ef6376" id="r_ad62df3834a87b9d4fd0fed02e5ef6376"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad62df3834a87b9d4fd0fed02e5ef6376">UART_UARTPCELLID3_UARTPCELLID3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb1)</td></tr>
<tr class="separator:ad62df3834a87b9d4fd0fed02e5ef6376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2236cce4561e1487c452cdd0fb42ac" id="r_abb2236cce4561e1487c452cdd0fb42ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abb2236cce4561e1487c452cdd0fb42ac">UART_UARTPERIPHID0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:abb2236cce4561e1487c452cdd0fb42ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2bde524877c243dfcb72dfae2039dd" id="r_a0e2bde524877c243dfcb72dfae2039dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0e2bde524877c243dfcb72dfae2039dd">UART_UARTPERIPHID0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe0)</td></tr>
<tr class="separator:a0e2bde524877c243dfcb72dfae2039dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7f29dd7cbcb305ec9d4a6895c277d6" id="r_a0b7f29dd7cbcb305ec9d4a6895c277d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0b7f29dd7cbcb305ec9d4a6895c277d6">UART_UARTPERIPHID0_PARTNUMBER0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0b7f29dd7cbcb305ec9d4a6895c277d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe761bd6bbc6939eda730cf766effd9" id="r_acbe761bd6bbc6939eda730cf766effd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#acbe761bd6bbc6939eda730cf766effd9">UART_UARTPERIPHID0_PARTNUMBER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:acbe761bd6bbc6939eda730cf766effd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbdb7110cffcb0975a6167aa3e7be324" id="r_adbdb7110cffcb0975a6167aa3e7be324"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adbdb7110cffcb0975a6167aa3e7be324">UART_UARTPERIPHID0_PARTNUMBER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:adbdb7110cffcb0975a6167aa3e7be324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7503acae67c312a62c6001a158a1f34" id="r_ac7503acae67c312a62c6001a158a1f34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac7503acae67c312a62c6001a158a1f34">UART_UARTPERIPHID0_PARTNUMBER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac7503acae67c312a62c6001a158a1f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268db81323e8bdfb9981e1cc682a01fc" id="r_a268db81323e8bdfb9981e1cc682a01fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a268db81323e8bdfb9981e1cc682a01fc">UART_UARTPERIPHID0_PARTNUMBER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x11)</td></tr>
<tr class="separator:a268db81323e8bdfb9981e1cc682a01fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7151f33aa6ee985265085375cba612a0" id="r_a7151f33aa6ee985265085375cba612a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7151f33aa6ee985265085375cba612a0">UART_UARTPERIPHID0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000011)</td></tr>
<tr class="separator:a7151f33aa6ee985265085375cba612a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad151f384e8e3e19dec7e685aeedd1a86" id="r_ad151f384e8e3e19dec7e685aeedd1a86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad151f384e8e3e19dec7e685aeedd1a86">UART_UARTPERIPHID1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ad151f384e8e3e19dec7e685aeedd1a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a82da9240760c061027d73496c1cc6c" id="r_a0a82da9240760c061027d73496c1cc6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0a82da9240760c061027d73496c1cc6c">UART_UARTPERIPHID1_DESIGNER0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0a82da9240760c061027d73496c1cc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353a92b7cd7e9fd5763a0a7810505e1d" id="r_a353a92b7cd7e9fd5763a0a7810505e1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a353a92b7cd7e9fd5763a0a7810505e1d">UART_UARTPERIPHID1_DESIGNER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:a353a92b7cd7e9fd5763a0a7810505e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa136d3e884b43dc21c4baf5e188c70f9" id="r_aa136d3e884b43dc21c4baf5e188c70f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa136d3e884b43dc21c4baf5e188c70f9">UART_UARTPERIPHID1_DESIGNER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa136d3e884b43dc21c4baf5e188c70f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5282a147a040022f4ce1db50b2e1d03" id="r_af5282a147a040022f4ce1db50b2e1d03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af5282a147a040022f4ce1db50b2e1d03">UART_UARTPERIPHID1_DESIGNER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af5282a147a040022f4ce1db50b2e1d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce9b4c3b25aebd4192e8fa5c63a479b" id="r_a4ce9b4c3b25aebd4192e8fa5c63a479b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4ce9b4c3b25aebd4192e8fa5c63a479b">UART_UARTPERIPHID1_DESIGNER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4ce9b4c3b25aebd4192e8fa5c63a479b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f3e54ade52c26c8b9dffd64023703d" id="r_a90f3e54ade52c26c8b9dffd64023703d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a90f3e54ade52c26c8b9dffd64023703d">UART_UARTPERIPHID1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe4)</td></tr>
<tr class="separator:a90f3e54ade52c26c8b9dffd64023703d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cbadbdc6413935ce0fa7a31d2d5413b" id="r_a6cbadbdc6413935ce0fa7a31d2d5413b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6cbadbdc6413935ce0fa7a31d2d5413b">UART_UARTPERIPHID1_PARTNUMBER1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6cbadbdc6413935ce0fa7a31d2d5413b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bb4d72c09f68cf24da1d8c7bb088df" id="r_a98bb4d72c09f68cf24da1d8c7bb088df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a98bb4d72c09f68cf24da1d8c7bb088df">UART_UARTPERIPHID1_PARTNUMBER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a98bb4d72c09f68cf24da1d8c7bb088df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637e5b9c7e63d9cbc9e36a29598a17d4" id="r_a637e5b9c7e63d9cbc9e36a29598a17d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a637e5b9c7e63d9cbc9e36a29598a17d4">UART_UARTPERIPHID1_PARTNUMBER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a637e5b9c7e63d9cbc9e36a29598a17d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de12f10104af14fedd5c218755e328b" id="r_a5de12f10104af14fedd5c218755e328b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5de12f10104af14fedd5c218755e328b">UART_UARTPERIPHID1_PARTNUMBER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5de12f10104af14fedd5c218755e328b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff851644d3bac889c6e8458da7c89638" id="r_aff851644d3bac889c6e8458da7c89638"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff851644d3bac889c6e8458da7c89638">UART_UARTPERIPHID1_PARTNUMBER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aff851644d3bac889c6e8458da7c89638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01cbe86c8fb81d6440c7a2beda3fb205" id="r_a01cbe86c8fb81d6440c7a2beda3fb205"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a01cbe86c8fb81d6440c7a2beda3fb205">UART_UARTPERIPHID1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a01cbe86c8fb81d6440c7a2beda3fb205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419db8d970dd3b23eca1e8f9d0ffd531" id="r_a419db8d970dd3b23eca1e8f9d0ffd531"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a419db8d970dd3b23eca1e8f9d0ffd531">UART_UARTPERIPHID2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a419db8d970dd3b23eca1e8f9d0ffd531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af717f1776c6251abd199eabee80caa27" id="r_af717f1776c6251abd199eabee80caa27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af717f1776c6251abd199eabee80caa27">UART_UARTPERIPHID2_DESIGNER1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af717f1776c6251abd199eabee80caa27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1431af3872280163a48cd4765d0ceea1" id="r_a1431af3872280163a48cd4765d0ceea1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1431af3872280163a48cd4765d0ceea1">UART_UARTPERIPHID2_DESIGNER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a1431af3872280163a48cd4765d0ceea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61cb20dae1f8ca9d5b07ba4a04d1c3f" id="r_aa61cb20dae1f8ca9d5b07ba4a04d1c3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa61cb20dae1f8ca9d5b07ba4a04d1c3f">UART_UARTPERIPHID2_DESIGNER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa61cb20dae1f8ca9d5b07ba4a04d1c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03935486369f2f0d66a779e63ec50501" id="r_a03935486369f2f0d66a779e63ec50501"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a03935486369f2f0d66a779e63ec50501">UART_UARTPERIPHID2_DESIGNER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a03935486369f2f0d66a779e63ec50501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d230566edc93074418d3c5dc43ab570" id="r_a5d230566edc93074418d3c5dc43ab570"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5d230566edc93074418d3c5dc43ab570">UART_UARTPERIPHID2_DESIGNER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:a5d230566edc93074418d3c5dc43ab570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78dc50bd745e2a179ff95de9f8d17494" id="r_a78dc50bd745e2a179ff95de9f8d17494"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a78dc50bd745e2a179ff95de9f8d17494">UART_UARTPERIPHID2_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe8)</td></tr>
<tr class="separator:a78dc50bd745e2a179ff95de9f8d17494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00cf3b3ad212847ed607ccde454b06e" id="r_aa00cf3b3ad212847ed607ccde454b06e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa00cf3b3ad212847ed607ccde454b06e">UART_UARTPERIPHID2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:aa00cf3b3ad212847ed607ccde454b06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60c7434158de652a21af143ae72dea6" id="r_ac60c7434158de652a21af143ae72dea6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac60c7434158de652a21af143ae72dea6">UART_UARTPERIPHID2_REVISION_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac60c7434158de652a21af143ae72dea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67954708df9cd1366352e517f1f3c95a" id="r_a67954708df9cd1366352e517f1f3c95a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a67954708df9cd1366352e517f1f3c95a">UART_UARTPERIPHID2_REVISION_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:a67954708df9cd1366352e517f1f3c95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd511f73d1f9cd90c4e5ac2a06d9a05" id="r_abcd511f73d1f9cd90c4e5ac2a06d9a05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abcd511f73d1f9cd90c4e5ac2a06d9a05">UART_UARTPERIPHID2_REVISION_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:abcd511f73d1f9cd90c4e5ac2a06d9a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16f6f247b9de6e973a9959a62c5aee5" id="r_ac16f6f247b9de6e973a9959a62c5aee5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac16f6f247b9de6e973a9959a62c5aee5">UART_UARTPERIPHID2_REVISION_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac16f6f247b9de6e973a9959a62c5aee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003d756fbb7e307fa7a2ad1f21ab67d0" id="r_a003d756fbb7e307fa7a2ad1f21ab67d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a003d756fbb7e307fa7a2ad1f21ab67d0">UART_UARTPERIPHID2_REVISION_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a003d756fbb7e307fa7a2ad1f21ab67d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77be2ea511f2850efe0648f2095c67a6" id="r_a77be2ea511f2850efe0648f2095c67a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a77be2ea511f2850efe0648f2095c67a6">UART_UARTPERIPHID3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a77be2ea511f2850efe0648f2095c67a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd3a9149ba0d10b541d3a8d02cdb274" id="r_a8bd3a9149ba0d10b541d3a8d02cdb274"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8bd3a9149ba0d10b541d3a8d02cdb274">UART_UARTPERIPHID3_CONFIGURATION_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8bd3a9149ba0d10b541d3a8d02cdb274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41eb8b6a4f31169b9352248d882e4dd1" id="r_a41eb8b6a4f31169b9352248d882e4dd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a41eb8b6a4f31169b9352248d882e4dd1">UART_UARTPERIPHID3_CONFIGURATION_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a41eb8b6a4f31169b9352248d882e4dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c6fb5ec9fa48eae250edafc136514a5" id="r_a6c6fb5ec9fa48eae250edafc136514a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6c6fb5ec9fa48eae250edafc136514a5">UART_UARTPERIPHID3_CONFIGURATION_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6c6fb5ec9fa48eae250edafc136514a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd6c23537a6b9892a4afd764035f484" id="r_adcd6c23537a6b9892a4afd764035f484"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adcd6c23537a6b9892a4afd764035f484">UART_UARTPERIPHID3_CONFIGURATION_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:adcd6c23537a6b9892a4afd764035f484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76604594706686690dd80d9184a4be90" id="r_a76604594706686690dd80d9184a4be90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a76604594706686690dd80d9184a4be90">UART_UARTPERIPHID3_CONFIGURATION_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a76604594706686690dd80d9184a4be90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0a9fd2f59b6fb867d2ffdaace811bc" id="r_aca0a9fd2f59b6fb867d2ffdaace811bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aca0a9fd2f59b6fb867d2ffdaace811bc">UART_UARTPERIPHID3_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fec)</td></tr>
<tr class="separator:aca0a9fd2f59b6fb867d2ffdaace811bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51ac1c51b77b8b05d5beb3b1fc4a3a8" id="r_ac51ac1c51b77b8b05d5beb3b1fc4a3a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac51ac1c51b77b8b05d5beb3b1fc4a3a8">UART_UARTPERIPHID3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac51ac1c51b77b8b05d5beb3b1fc4a3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb2e3597deb27d982f9ce13659b1777" id="r_a9cb2e3597deb27d982f9ce13659b1777"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9cb2e3597deb27d982f9ce13659b1777">UART_UARTRIS_BERIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9cb2e3597deb27d982f9ce13659b1777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad97da53d803ba97c436256194e029f2" id="r_aad97da53d803ba97c436256194e029f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aad97da53d803ba97c436256194e029f2">UART_UARTRIS_BERIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:aad97da53d803ba97c436256194e029f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477d898b112f136b18027ce3ff10e119" id="r_a477d898b112f136b18027ce3ff10e119"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a477d898b112f136b18027ce3ff10e119">UART_UARTRIS_BERIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a477d898b112f136b18027ce3ff10e119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219da40f136513c38f1d3b630e7b89b5" id="r_a219da40f136513c38f1d3b630e7b89b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a219da40f136513c38f1d3b630e7b89b5">UART_UARTRIS_BERIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a219da40f136513c38f1d3b630e7b89b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87192fc3552fa35e391b9a7c66fe6d75" id="r_a87192fc3552fa35e391b9a7c66fe6d75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a87192fc3552fa35e391b9a7c66fe6d75">UART_UARTRIS_BERIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a87192fc3552fa35e391b9a7c66fe6d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cfb995f694d611eb42f9d678b07c57f" id="r_a9cfb995f694d611eb42f9d678b07c57f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9cfb995f694d611eb42f9d678b07c57f">UART_UARTRIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td></tr>
<tr class="separator:a9cfb995f694d611eb42f9d678b07c57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2824aa7e55d58a5d68fe8f57dcb384" id="r_a0c2824aa7e55d58a5d68fe8f57dcb384"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0c2824aa7e55d58a5d68fe8f57dcb384">UART_UARTRIS_CTSRMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0c2824aa7e55d58a5d68fe8f57dcb384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f75e1ff69908446adbaee67eb2a0f6" id="r_ac0f75e1ff69908446adbaee67eb2a0f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac0f75e1ff69908446adbaee67eb2a0f6">UART_UARTRIS_CTSRMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ac0f75e1ff69908446adbaee67eb2a0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abb45cd38c2d4ca65dc85f333a7e786" id="r_a9abb45cd38c2d4ca65dc85f333a7e786"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9abb45cd38c2d4ca65dc85f333a7e786">UART_UARTRIS_CTSRMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9abb45cd38c2d4ca65dc85f333a7e786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa12878e5068db8830127935ccf994b9a" id="r_aa12878e5068db8830127935ccf994b9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa12878e5068db8830127935ccf994b9a">UART_UARTRIS_CTSRMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa12878e5068db8830127935ccf994b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e1dd3a93946a2e08571b413ee5ef2e" id="r_a54e1dd3a93946a2e08571b413ee5ef2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a54e1dd3a93946a2e08571b413ee5ef2e">UART_UARTRIS_CTSRMIS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a54e1dd3a93946a2e08571b413ee5ef2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace324bad2e15ab4ea0ee269f568ccb19" id="r_ace324bad2e15ab4ea0ee269f568ccb19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ace324bad2e15ab4ea0ee269f568ccb19">UART_UARTRIS_DCDRMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ace324bad2e15ab4ea0ee269f568ccb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0335b87ba234b85ed46892fe6474eb74" id="r_a0335b87ba234b85ed46892fe6474eb74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0335b87ba234b85ed46892fe6474eb74">UART_UARTRIS_DCDRMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a0335b87ba234b85ed46892fe6474eb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2a852e52e345a755c6de9980c767d9" id="r_aee2a852e52e345a755c6de9980c767d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aee2a852e52e345a755c6de9980c767d9">UART_UARTRIS_DCDRMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aee2a852e52e345a755c6de9980c767d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ded58a2b14cbf2ae6cca9aa01d9895" id="r_a27ded58a2b14cbf2ae6cca9aa01d9895"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a27ded58a2b14cbf2ae6cca9aa01d9895">UART_UARTRIS_DCDRMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a27ded58a2b14cbf2ae6cca9aa01d9895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2383038d23c258679e3b46655e5db438" id="r_a2383038d23c258679e3b46655e5db438"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2383038d23c258679e3b46655e5db438">UART_UARTRIS_DCDRMIS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a2383038d23c258679e3b46655e5db438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cad13589565cc4c0e77355d5bdc2871" id="r_a1cad13589565cc4c0e77355d5bdc2871"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1cad13589565cc4c0e77355d5bdc2871">UART_UARTRIS_DSRRMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1cad13589565cc4c0e77355d5bdc2871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331dd33812e6e13f4bc0ac34d7273bc4" id="r_a331dd33812e6e13f4bc0ac34d7273bc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a331dd33812e6e13f4bc0ac34d7273bc4">UART_UARTRIS_DSRRMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a331dd33812e6e13f4bc0ac34d7273bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816d24655de64fe55dca120eda4279c2" id="r_a816d24655de64fe55dca120eda4279c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a816d24655de64fe55dca120eda4279c2">UART_UARTRIS_DSRRMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a816d24655de64fe55dca120eda4279c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bb9f62c810add3f85aae195d8503a5" id="r_af9bb9f62c810add3f85aae195d8503a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af9bb9f62c810add3f85aae195d8503a5">UART_UARTRIS_DSRRMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:af9bb9f62c810add3f85aae195d8503a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81602898e24a91a4238e21169fd224c5" id="r_a81602898e24a91a4238e21169fd224c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a81602898e24a91a4238e21169fd224c5">UART_UARTRIS_DSRRMIS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a81602898e24a91a4238e21169fd224c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638985eeb06ff6844a1447cafb9e5906" id="r_a638985eeb06ff6844a1447cafb9e5906"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a638985eeb06ff6844a1447cafb9e5906">UART_UARTRIS_FERIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a638985eeb06ff6844a1447cafb9e5906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b373888d97d84ef88b569576cd0715" id="r_af6b373888d97d84ef88b569576cd0715"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af6b373888d97d84ef88b569576cd0715">UART_UARTRIS_FERIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af6b373888d97d84ef88b569576cd0715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe65d4b013a7dcaf6264f95d4356ac9a" id="r_abe65d4b013a7dcaf6264f95d4356ac9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abe65d4b013a7dcaf6264f95d4356ac9a">UART_UARTRIS_FERIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:abe65d4b013a7dcaf6264f95d4356ac9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bbe7343ceeb455c5c29a946387da5b2" id="r_a8bbe7343ceeb455c5c29a946387da5b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8bbe7343ceeb455c5c29a946387da5b2">UART_UARTRIS_FERIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a8bbe7343ceeb455c5c29a946387da5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e18f52b68a7942c3c3ced6255cc8f82" id="r_a8e18f52b68a7942c3c3ced6255cc8f82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8e18f52b68a7942c3c3ced6255cc8f82">UART_UARTRIS_FERIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8e18f52b68a7942c3c3ced6255cc8f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410d5a17acc7cbd589bc989e3baad750" id="r_a410d5a17acc7cbd589bc989e3baad750"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a410d5a17acc7cbd589bc989e3baad750">UART_UARTRIS_OERIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a410d5a17acc7cbd589bc989e3baad750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355c25fcb2c24f24c28189da359b2d73" id="r_a355c25fcb2c24f24c28189da359b2d73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a355c25fcb2c24f24c28189da359b2d73">UART_UARTRIS_OERIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a355c25fcb2c24f24c28189da359b2d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e637dfd02fb9c9adcb8e65716af1df" id="r_a04e637dfd02fb9c9adcb8e65716af1df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a04e637dfd02fb9c9adcb8e65716af1df">UART_UARTRIS_OERIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a04e637dfd02fb9c9adcb8e65716af1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a6d71bad082c4db9ce3e2a3802cfe5b" id="r_a7a6d71bad082c4db9ce3e2a3802cfe5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7a6d71bad082c4db9ce3e2a3802cfe5b">UART_UARTRIS_OERIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a7a6d71bad082c4db9ce3e2a3802cfe5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3609c896cf1d69c9eab7e0e423e8acda" id="r_a3609c896cf1d69c9eab7e0e423e8acda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3609c896cf1d69c9eab7e0e423e8acda">UART_UARTRIS_OERIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3609c896cf1d69c9eab7e0e423e8acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0c805e722a3dd668897b68ab2eefa1" id="r_adc0c805e722a3dd668897b68ab2eefa1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adc0c805e722a3dd668897b68ab2eefa1">UART_UARTRIS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:adc0c805e722a3dd668897b68ab2eefa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea56ffccd9c9c0a2b362f0bf7a57b76" id="r_a4ea56ffccd9c9c0a2b362f0bf7a57b76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a4ea56ffccd9c9c0a2b362f0bf7a57b76">UART_UARTRIS_PERIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4ea56ffccd9c9c0a2b362f0bf7a57b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6fdfbf858b73409a9d54276ca98c9c" id="r_a6f6fdfbf858b73409a9d54276ca98c9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a6f6fdfbf858b73409a9d54276ca98c9c">UART_UARTRIS_PERIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a6f6fdfbf858b73409a9d54276ca98c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871cbe72459b966a4b1e3471ac3f585d" id="r_a871cbe72459b966a4b1e3471ac3f585d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a871cbe72459b966a4b1e3471ac3f585d">UART_UARTRIS_PERIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a871cbe72459b966a4b1e3471ac3f585d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8de4c4c049dcea822aad6d823b0f27" id="r_a5e8de4c4c049dcea822aad6d823b0f27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5e8de4c4c049dcea822aad6d823b0f27">UART_UARTRIS_PERIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a5e8de4c4c049dcea822aad6d823b0f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d452762004e63bed46dc9837ab63332" id="r_a7d452762004e63bed46dc9837ab63332"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7d452762004e63bed46dc9837ab63332">UART_UARTRIS_PERIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7d452762004e63bed46dc9837ab63332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c9c05c6a15b29b343bf86482d0c618" id="r_a54c9c05c6a15b29b343bf86482d0c618"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a54c9c05c6a15b29b343bf86482d0c618">UART_UARTRIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a54c9c05c6a15b29b343bf86482d0c618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc1e5b773e4208a56e3a211e13db2a7" id="r_a3bc1e5b773e4208a56e3a211e13db2a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a3bc1e5b773e4208a56e3a211e13db2a7">UART_UARTRIS_RIRMIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3bc1e5b773e4208a56e3a211e13db2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30ad9942177b4f296395f99ac8d450b" id="r_ac30ad9942177b4f296395f99ac8d450b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac30ad9942177b4f296395f99ac8d450b">UART_UARTRIS_RIRMIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac30ad9942177b4f296395f99ac8d450b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b3203842442f79ffaad3d286e93ae9" id="r_a48b3203842442f79ffaad3d286e93ae9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a48b3203842442f79ffaad3d286e93ae9">UART_UARTRIS_RIRMIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a48b3203842442f79ffaad3d286e93ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af687da2f7b7b30eecdd74834bdcabdfb" id="r_af687da2f7b7b30eecdd74834bdcabdfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af687da2f7b7b30eecdd74834bdcabdfb">UART_UARTRIS_RIRMIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af687da2f7b7b30eecdd74834bdcabdfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9add432ecceb2027887bff34436b736f" id="r_a9add432ecceb2027887bff34436b736f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9add432ecceb2027887bff34436b736f">UART_UARTRIS_RIRMIS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a9add432ecceb2027887bff34436b736f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8047f9a89bf9bf36f8514d59aa7a7c90" id="r_a8047f9a89bf9bf36f8514d59aa7a7c90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a8047f9a89bf9bf36f8514d59aa7a7c90">UART_UARTRIS_RTRIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8047f9a89bf9bf36f8514d59aa7a7c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853c9287ec281a0c10b586eb8f388bbc" id="r_a853c9287ec281a0c10b586eb8f388bbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a853c9287ec281a0c10b586eb8f388bbc">UART_UARTRIS_RTRIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a853c9287ec281a0c10b586eb8f388bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec590edc6db88d4b41049573f441a87" id="r_a1ec590edc6db88d4b41049573f441a87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a1ec590edc6db88d4b41049573f441a87">UART_UARTRIS_RTRIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1ec590edc6db88d4b41049573f441a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff00fee6af858751ce78fe093bf5dd6a" id="r_aff00fee6af858751ce78fe093bf5dd6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aff00fee6af858751ce78fe093bf5dd6a">UART_UARTRIS_RTRIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aff00fee6af858751ce78fe093bf5dd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79bf8c85f50e8b212b7028825ea2ae8" id="r_aa79bf8c85f50e8b212b7028825ea2ae8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa79bf8c85f50e8b212b7028825ea2ae8">UART_UARTRIS_RTRIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa79bf8c85f50e8b212b7028825ea2ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7984e8dd26ea2f7b9242552a169e957" id="r_ac7984e8dd26ea2f7b9242552a169e957"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac7984e8dd26ea2f7b9242552a169e957">UART_UARTRIS_RXRIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac7984e8dd26ea2f7b9242552a169e957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6198e29d6b677a86456408a427374df" id="r_ad6198e29d6b677a86456408a427374df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad6198e29d6b677a86456408a427374df">UART_UARTRIS_RXRIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ad6198e29d6b677a86456408a427374df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac680b15c653236e417865fa280580d08" id="r_ac680b15c653236e417865fa280580d08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac680b15c653236e417865fa280580d08">UART_UARTRIS_RXRIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac680b15c653236e417865fa280580d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b600f60c3d79658ae67fe30dedfbc7d" id="r_a7b600f60c3d79658ae67fe30dedfbc7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a7b600f60c3d79658ae67fe30dedfbc7d">UART_UARTRIS_RXRIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a7b600f60c3d79658ae67fe30dedfbc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bc9fb0ef4a9cede6c569fb27e2df9f" id="r_a63bc9fb0ef4a9cede6c569fb27e2df9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a63bc9fb0ef4a9cede6c569fb27e2df9f">UART_UARTRIS_RXRIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a63bc9fb0ef4a9cede6c569fb27e2df9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f4249db576a517fb52b9eb4f0b167f" id="r_a00f4249db576a517fb52b9eb4f0b167f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a00f4249db576a517fb52b9eb4f0b167f">UART_UARTRIS_TXRIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a00f4249db576a517fb52b9eb4f0b167f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ace23746f2e7361c8801ff7a32968f" id="r_ac3ace23746f2e7361c8801ff7a32968f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac3ace23746f2e7361c8801ff7a32968f">UART_UARTRIS_TXRIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ac3ace23746f2e7361c8801ff7a32968f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacca8b4a401fe0c6e747985702b5af7e" id="r_aacca8b4a401fe0c6e747985702b5af7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aacca8b4a401fe0c6e747985702b5af7e">UART_UARTRIS_TXRIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aacca8b4a401fe0c6e747985702b5af7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f8f0a03f9fd0c245467bacd8f0b12b0" id="r_a9f8f0a03f9fd0c245467bacd8f0b12b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a9f8f0a03f9fd0c245467bacd8f0b12b0">UART_UARTRIS_TXRIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a9f8f0a03f9fd0c245467bacd8f0b12b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab476d7844742181703437ad9362f77ed" id="r_ab476d7844742181703437ad9362f77ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ab476d7844742181703437ad9362f77ed">UART_UARTRIS_TXRIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab476d7844742181703437ad9362f77ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e6333d71b97427b2e0f0f125aa73b5" id="r_ad8e6333d71b97427b2e0f0f125aa73b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ad8e6333d71b97427b2e0f0f125aa73b5">UART_UARTRSR_BE_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ad8e6333d71b97427b2e0f0f125aa73b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3484de31ba00af5a74e10a52ec637d6" id="r_ac3484de31ba00af5a74e10a52ec637d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ac3484de31ba00af5a74e10a52ec637d6">UART_UARTRSR_BE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ac3484de31ba00af5a74e10a52ec637d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79ebaa67b1e2ccce270e8541c95b180" id="r_aa79ebaa67b1e2ccce270e8541c95b180"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa79ebaa67b1e2ccce270e8541c95b180">UART_UARTRSR_BE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa79ebaa67b1e2ccce270e8541c95b180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc469e5edab3c844c9b809b7ae4c8cda" id="r_adc469e5edab3c844c9b809b7ae4c8cda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#adc469e5edab3c844c9b809b7ae4c8cda">UART_UARTRSR_BE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:adc469e5edab3c844c9b809b7ae4c8cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d337dee768064779ec9a38cffc77bb" id="r_a80d337dee768064779ec9a38cffc77bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a80d337dee768064779ec9a38cffc77bb">UART_UARTRSR_BE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a80d337dee768064779ec9a38cffc77bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af303b197ebaa7030469aaf720492fb97" id="r_af303b197ebaa7030469aaf720492fb97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#af303b197ebaa7030469aaf720492fb97">UART_UARTRSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:af303b197ebaa7030469aaf720492fb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69069fda84f1a213746b7a4c5de68b16" id="r_a69069fda84f1a213746b7a4c5de68b16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a69069fda84f1a213746b7a4c5de68b16">UART_UARTRSR_FE_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a69069fda84f1a213746b7a4c5de68b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d50498641bba70fbcf50ca7e2a3a0f" id="r_a63d50498641bba70fbcf50ca7e2a3a0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a63d50498641bba70fbcf50ca7e2a3a0f">UART_UARTRSR_FE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a63d50498641bba70fbcf50ca7e2a3a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746f8a4dfbbfa3fad690c84da3f87c6a" id="r_a746f8a4dfbbfa3fad690c84da3f87c6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a746f8a4dfbbfa3fad690c84da3f87c6a">UART_UARTRSR_FE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a746f8a4dfbbfa3fad690c84da3f87c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abedfd840bee1b8f6f0a49cbd8678cb76" id="r_abedfd840bee1b8f6f0a49cbd8678cb76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#abedfd840bee1b8f6f0a49cbd8678cb76">UART_UARTRSR_FE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abedfd840bee1b8f6f0a49cbd8678cb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67200a37f896c0f15a3419327254c7b9" id="r_a67200a37f896c0f15a3419327254c7b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a67200a37f896c0f15a3419327254c7b9">UART_UARTRSR_FE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a67200a37f896c0f15a3419327254c7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e531248029375f0722ce076aec18c0" id="r_aa6e531248029375f0722ce076aec18c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa6e531248029375f0722ce076aec18c0">UART_UARTRSR_OE_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:aa6e531248029375f0722ce076aec18c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fd0e2f40664bb1b92664f078d897cc" id="r_a47fd0e2f40664bb1b92664f078d897cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a47fd0e2f40664bb1b92664f078d897cc">UART_UARTRSR_OE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a47fd0e2f40664bb1b92664f078d897cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedff482f06f56c771485084abc44a088" id="r_aedff482f06f56c771485084abc44a088"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aedff482f06f56c771485084abc44a088">UART_UARTRSR_OE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aedff482f06f56c771485084abc44a088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaceff350cbaf52fc948c506717daa4dd" id="r_aaceff350cbaf52fc948c506717daa4dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aaceff350cbaf52fc948c506717daa4dd">UART_UARTRSR_OE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aaceff350cbaf52fc948c506717daa4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b5c270840a26df98487271c1119719" id="r_aa7b5c270840a26df98487271c1119719"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#aa7b5c270840a26df98487271c1119719">UART_UARTRSR_OE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa7b5c270840a26df98487271c1119719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79fb3159cadf14e189c0bfe545a390ae" id="r_a79fb3159cadf14e189c0bfe545a390ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a79fb3159cadf14e189c0bfe545a390ae">UART_UARTRSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a79fb3159cadf14e189c0bfe545a390ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c869386258f904e1de8ae01027fce90" id="r_a0c869386258f904e1de8ae01027fce90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0c869386258f904e1de8ae01027fce90">UART_UARTRSR_PE_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a0c869386258f904e1de8ae01027fce90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a68dd1e01357bc507332888b584f7f" id="r_ae1a68dd1e01357bc507332888b584f7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#ae1a68dd1e01357bc507332888b584f7f">UART_UARTRSR_PE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ae1a68dd1e01357bc507332888b584f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0067e868c8bf92cf3ca400336970711a" id="r_a0067e868c8bf92cf3ca400336970711a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a0067e868c8bf92cf3ca400336970711a">UART_UARTRSR_PE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a0067e868c8bf92cf3ca400336970711a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd937aa6f8a0b041e0bdfa6dd5cec6c" id="r_a5cd937aa6f8a0b041e0bdfa6dd5cec6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a5cd937aa6f8a0b041e0bdfa6dd5cec6c">UART_UARTRSR_PE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5cd937aa6f8a0b041e0bdfa6dd5cec6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1f766cfa2eff44676674eeda5af10a" id="r_a2c1f766cfa2eff44676674eeda5af10a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a2c1f766cfa2eff44676674eeda5af10a">UART_UARTRSR_PE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2c1f766cfa2eff44676674eeda5af10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055e0b222a573e91809ff273148b6be1" id="r_a055e0b222a573e91809ff273148b6be1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html#a055e0b222a573e91809ff273148b6be1">UART_UARTRSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a055e0b222a573e91809ff273148b6be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a4a443dfa91063f28d0a5cc5b97d93eb0" name="a4a443dfa91063f28d0a5cc5b97d93eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a443dfa91063f28d0a5cc5b97d93eb0">&#9670;&#160;</a></span>UART_UARTCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ff87)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a398af043884d3a525a3d4dff75dbc74e" name="a398af043884d3a525a3d4dff75dbc74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398af043884d3a525a3d4dff75dbc74e">&#9670;&#160;</a></span>UART_UARTCR_CTSEN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_CTSEN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf24557d4e0b87c26621f501d2fa7259" name="abf24557d4e0b87c26621f501d2fa7259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf24557d4e0b87c26621f501d2fa7259">&#9670;&#160;</a></span>UART_UARTCR_CTSEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_CTSEN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80f171d5eaf8be2713d984dbb61c43c5" name="a80f171d5eaf8be2713d984dbb61c43c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f171d5eaf8be2713d984dbb61c43c5">&#9670;&#160;</a></span>UART_UARTCR_CTSEN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_CTSEN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0cfa64de9fb688925618478debba0ca" name="ae0cfa64de9fb688925618478debba0ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0cfa64de9fb688925618478debba0ca">&#9670;&#160;</a></span>UART_UARTCR_CTSEN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_CTSEN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa670d75afb9567a97c2d5920b7893c4c" name="aa670d75afb9567a97c2d5920b7893c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa670d75afb9567a97c2d5920b7893c4c">&#9670;&#160;</a></span>UART_UARTCR_CTSEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_CTSEN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab002df377f19669f40940fac6fc2376d" name="ab002df377f19669f40940fac6fc2376d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab002df377f19669f40940fac6fc2376d">&#9670;&#160;</a></span>UART_UARTCR_DTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_DTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3532adb013f4159cea6e8f17e3b0c692" name="a3532adb013f4159cea6e8f17e3b0c692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3532adb013f4159cea6e8f17e3b0c692">&#9670;&#160;</a></span>UART_UARTCR_DTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_DTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bd4553df09d55ee9c1bd57468bdb10a" name="a4bd4553df09d55ee9c1bd57468bdb10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd4553df09d55ee9c1bd57468bdb10a">&#9670;&#160;</a></span>UART_UARTCR_DTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_DTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a768b8a7355f323074a443e0bc6598710" name="a768b8a7355f323074a443e0bc6598710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a768b8a7355f323074a443e0bc6598710">&#9670;&#160;</a></span>UART_UARTCR_DTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_DTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b030afac2825350ddde8e5ec2774356" name="a3b030afac2825350ddde8e5ec2774356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b030afac2825350ddde8e5ec2774356">&#9670;&#160;</a></span>UART_UARTCR_DTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_DTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfb905600fb8a5b7a9695cf0be489e6d" name="abfb905600fb8a5b7a9695cf0be489e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb905600fb8a5b7a9695cf0be489e6d">&#9670;&#160;</a></span>UART_UARTCR_LBE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_LBE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28f504bb6d39da723b7f78c9ed42f29f" name="a28f504bb6d39da723b7f78c9ed42f29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f504bb6d39da723b7f78c9ed42f29f">&#9670;&#160;</a></span>UART_UARTCR_LBE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_LBE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb061ce4734e98ca80d0a664f2a4d152" name="acb061ce4734e98ca80d0a664f2a4d152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb061ce4734e98ca80d0a664f2a4d152">&#9670;&#160;</a></span>UART_UARTCR_LBE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_LBE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeed3eb2a346122f4849aa66150906aa8" name="aeed3eb2a346122f4849aa66150906aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed3eb2a346122f4849aa66150906aa8">&#9670;&#160;</a></span>UART_UARTCR_LBE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_LBE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3df811f61daefa085cb80789104aace" name="ad3df811f61daefa085cb80789104aace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3df811f61daefa085cb80789104aace">&#9670;&#160;</a></span>UART_UARTCR_LBE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_LBE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab19b765bda25d828d6420a18fbf82f75" name="ab19b765bda25d828d6420a18fbf82f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19b765bda25d828d6420a18fbf82f75">&#9670;&#160;</a></span>UART_UARTCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55766c55905369457bc173f93140e356" name="a55766c55905369457bc173f93140e356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55766c55905369457bc173f93140e356">&#9670;&#160;</a></span>UART_UARTCR_OUT1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51270b266765ed5efc94177b71f34132" name="a51270b266765ed5efc94177b71f34132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51270b266765ed5efc94177b71f34132">&#9670;&#160;</a></span>UART_UARTCR_OUT1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a0ad3e2eae78feabbbd42053482aa7c" name="a9a0ad3e2eae78feabbbd42053482aa7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0ad3e2eae78feabbbd42053482aa7c">&#9670;&#160;</a></span>UART_UARTCR_OUT1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93a6894d9b3d8f6828adf2df5e8f34d8" name="a93a6894d9b3d8f6828adf2df5e8f34d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a6894d9b3d8f6828adf2df5e8f34d8">&#9670;&#160;</a></span>UART_UARTCR_OUT1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf568d66f01b002693a1a453ebc7d1d4" name="acf568d66f01b002693a1a453ebc7d1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf568d66f01b002693a1a453ebc7d1d4">&#9670;&#160;</a></span>UART_UARTCR_OUT1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adda1014951e7b3b105e2873aad9ccbe3" name="adda1014951e7b3b105e2873aad9ccbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda1014951e7b3b105e2873aad9ccbe3">&#9670;&#160;</a></span>UART_UARTCR_OUT2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a419d93e9f53f5b042d0de30af2fdba6a" name="a419d93e9f53f5b042d0de30af2fdba6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419d93e9f53f5b042d0de30af2fdba6a">&#9670;&#160;</a></span>UART_UARTCR_OUT2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4eb9b89b056e1150942f5103ac4281b" name="ab4eb9b89b056e1150942f5103ac4281b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4eb9b89b056e1150942f5103ac4281b">&#9670;&#160;</a></span>UART_UARTCR_OUT2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ec701d7a2acfac85b6761db9b0602db" name="a4ec701d7a2acfac85b6761db9b0602db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec701d7a2acfac85b6761db9b0602db">&#9670;&#160;</a></span>UART_UARTCR_OUT2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdaa910dad7cbb78462706948a1fe369" name="abdaa910dad7cbb78462706948a1fe369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdaa910dad7cbb78462706948a1fe369">&#9670;&#160;</a></span>UART_UARTCR_OUT2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_OUT2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a265e3f3f8ca6f9d558fe3c7965811d65" name="a265e3f3f8ca6f9d558fe3c7965811d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a265e3f3f8ca6f9d558fe3c7965811d65">&#9670;&#160;</a></span>UART_UARTCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbab8acc8cc480b95937580f6c2674df" name="adbab8acc8cc480b95937580f6c2674df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbab8acc8cc480b95937580f6c2674df">&#9670;&#160;</a></span>UART_UARTCR_RTS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af78c83882e941d902ff5dee6977431ac" name="af78c83882e941d902ff5dee6977431ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78c83882e941d902ff5dee6977431ac">&#9670;&#160;</a></span>UART_UARTCR_RTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e92a4eccbd13f150817eca39e6f411c" name="a6e92a4eccbd13f150817eca39e6f411c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e92a4eccbd13f150817eca39e6f411c">&#9670;&#160;</a></span>UART_UARTCR_RTS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab95ce7bef078e9faaccbaf893d282fa5" name="ab95ce7bef078e9faaccbaf893d282fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95ce7bef078e9faaccbaf893d282fa5">&#9670;&#160;</a></span>UART_UARTCR_RTS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bbf4c43b0969bb7940b66a845120324" name="a5bbf4c43b0969bb7940b66a845120324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bbf4c43b0969bb7940b66a845120324">&#9670;&#160;</a></span>UART_UARTCR_RTS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a574fc6de72282c9667581ce27e5fdf46" name="a574fc6de72282c9667581ce27e5fdf46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a574fc6de72282c9667581ce27e5fdf46">&#9670;&#160;</a></span>UART_UARTCR_RTSEN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTSEN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a110339ea0521454a8635996703841efa" name="a110339ea0521454a8635996703841efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110339ea0521454a8635996703841efa">&#9670;&#160;</a></span>UART_UARTCR_RTSEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTSEN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe09090e90d296bd89e0c301805b7721" name="afe09090e90d296bd89e0c301805b7721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe09090e90d296bd89e0c301805b7721">&#9670;&#160;</a></span>UART_UARTCR_RTSEN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTSEN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4b89dd98d7042e0f6dbb606dafc4bc9" name="ae4b89dd98d7042e0f6dbb606dafc4bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b89dd98d7042e0f6dbb606dafc4bc9">&#9670;&#160;</a></span>UART_UARTCR_RTSEN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTSEN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a137dd299afe6542b572aa8a5f9a68526" name="a137dd299afe6542b572aa8a5f9a68526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137dd299afe6542b572aa8a5f9a68526">&#9670;&#160;</a></span>UART_UARTCR_RTSEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RTSEN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc52c246b8fbb688553e1077e6283473" name="acc52c246b8fbb688553e1077e6283473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc52c246b8fbb688553e1077e6283473">&#9670;&#160;</a></span>UART_UARTCR_RXE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RXE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8faab03a96f4ee7c42b4458e8cf4e0f6" name="a8faab03a96f4ee7c42b4458e8cf4e0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8faab03a96f4ee7c42b4458e8cf4e0f6">&#9670;&#160;</a></span>UART_UARTCR_RXE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RXE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40b889f26f1859e9b52bd8d63d41e534" name="a40b889f26f1859e9b52bd8d63d41e534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b889f26f1859e9b52bd8d63d41e534">&#9670;&#160;</a></span>UART_UARTCR_RXE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RXE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff445e4437e77ef955405a1512180e5f" name="aff445e4437e77ef955405a1512180e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff445e4437e77ef955405a1512180e5f">&#9670;&#160;</a></span>UART_UARTCR_RXE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RXE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ebd49be7ec4e7994d542dc75cbd7b11" name="a8ebd49be7ec4e7994d542dc75cbd7b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ebd49be7ec4e7994d542dc75cbd7b11">&#9670;&#160;</a></span>UART_UARTCR_RXE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_RXE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32e02e42c32eccc7a9fb476d92a9aac3" name="a32e02e42c32eccc7a9fb476d92a9aac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e02e42c32eccc7a9fb476d92a9aac3">&#9670;&#160;</a></span>UART_UARTCR_SIREN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIREN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7591bbe5ec1ff92c406207358874b6a3" name="a7591bbe5ec1ff92c406207358874b6a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7591bbe5ec1ff92c406207358874b6a3">&#9670;&#160;</a></span>UART_UARTCR_SIREN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIREN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5c9210330bae0a73b2f56d8d38aa893" name="aa5c9210330bae0a73b2f56d8d38aa893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c9210330bae0a73b2f56d8d38aa893">&#9670;&#160;</a></span>UART_UARTCR_SIREN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIREN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f4d694717bd9228597208b0b3d41f07" name="a4f4d694717bd9228597208b0b3d41f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f4d694717bd9228597208b0b3d41f07">&#9670;&#160;</a></span>UART_UARTCR_SIREN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIREN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad35b1112c0b6bb92cabc3250fcaca6db" name="ad35b1112c0b6bb92cabc3250fcaca6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35b1112c0b6bb92cabc3250fcaca6db">&#9670;&#160;</a></span>UART_UARTCR_SIREN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIREN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3196f5cc10ee7a34c37d1c09f75bb302" name="a3196f5cc10ee7a34c37d1c09f75bb302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3196f5cc10ee7a34c37d1c09f75bb302">&#9670;&#160;</a></span>UART_UARTCR_SIRLP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIRLP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6a6abffd220daa6b803c29d8b5af0d0" name="aa6a6abffd220daa6b803c29d8b5af0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a6abffd220daa6b803c29d8b5af0d0">&#9670;&#160;</a></span>UART_UARTCR_SIRLP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIRLP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42d8763eef47c6fee4f5175e1fe324aa" name="a42d8763eef47c6fee4f5175e1fe324aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d8763eef47c6fee4f5175e1fe324aa">&#9670;&#160;</a></span>UART_UARTCR_SIRLP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIRLP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51ffda427389820e44144f0de9b52eda" name="a51ffda427389820e44144f0de9b52eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ffda427389820e44144f0de9b52eda">&#9670;&#160;</a></span>UART_UARTCR_SIRLP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIRLP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ab8fbe89b2b48794f83836b8bbfdedc" name="a8ab8fbe89b2b48794f83836b8bbfdedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab8fbe89b2b48794f83836b8bbfdedc">&#9670;&#160;</a></span>UART_UARTCR_SIRLP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_SIRLP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a221cf1fdf30e2c752d218452f0343e64" name="a221cf1fdf30e2c752d218452f0343e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a221cf1fdf30e2c752d218452f0343e64">&#9670;&#160;</a></span>UART_UARTCR_TXE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_TXE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d0341d397b5f24d36869046905f2799" name="a1d0341d397b5f24d36869046905f2799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d0341d397b5f24d36869046905f2799">&#9670;&#160;</a></span>UART_UARTCR_TXE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_TXE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc1903a501ec82f90e0ac6483f2f0e6d" name="afc1903a501ec82f90e0ac6483f2f0e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1903a501ec82f90e0ac6483f2f0e6d">&#9670;&#160;</a></span>UART_UARTCR_TXE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_TXE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2ef012993346d4d583374f7dabb2648" name="ac2ef012993346d4d583374f7dabb2648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2ef012993346d4d583374f7dabb2648">&#9670;&#160;</a></span>UART_UARTCR_TXE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_TXE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a336b4bdda6124a358e638572b83e914f" name="a336b4bdda6124a358e638572b83e914f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336b4bdda6124a358e638572b83e914f">&#9670;&#160;</a></span>UART_UARTCR_TXE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_TXE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28714cf95d930f070cd94c01d53e7df6" name="a28714cf95d930f070cd94c01d53e7df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28714cf95d930f070cd94c01d53e7df6">&#9670;&#160;</a></span>UART_UARTCR_UARTEN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_UARTEN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a326c25e9216a0599e66572635e3a2bc7" name="a326c25e9216a0599e66572635e3a2bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326c25e9216a0599e66572635e3a2bc7">&#9670;&#160;</a></span>UART_UARTCR_UARTEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_UARTEN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee5864ee6eea8b73b8f866a62cdf266d" name="aee5864ee6eea8b73b8f866a62cdf266d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5864ee6eea8b73b8f866a62cdf266d">&#9670;&#160;</a></span>UART_UARTCR_UARTEN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_UARTEN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45becaac9104ec272e3bc89af90eea87" name="a45becaac9104ec272e3bc89af90eea87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45becaac9104ec272e3bc89af90eea87">&#9670;&#160;</a></span>UART_UARTCR_UARTEN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_UARTEN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dadfd137d50e0ec7224746608119a8c" name="a5dadfd137d50e0ec7224746608119a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dadfd137d50e0ec7224746608119a8c">&#9670;&#160;</a></span>UART_UARTCR_UARTEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTCR_UARTEN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4414604287bd38f93a21c05277bc424b" name="a4414604287bd38f93a21c05277bc424b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4414604287bd38f93a21c05277bc424b">&#9670;&#160;</a></span>UART_UARTDMACR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adca791b6e2392205f74a02442c475e4f" name="adca791b6e2392205f74a02442c475e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca791b6e2392205f74a02442c475e4f">&#9670;&#160;</a></span>UART_UARTDMACR_DMAONERR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_DMAONERR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bb0aa4c93e45c7e282e7acb1b7ee3a1" name="a6bb0aa4c93e45c7e282e7acb1b7ee3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb0aa4c93e45c7e282e7acb1b7ee3a1">&#9670;&#160;</a></span>UART_UARTDMACR_DMAONERR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_DMAONERR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac15ba86ebac28aa3e92fff0d2e596863" name="ac15ba86ebac28aa3e92fff0d2e596863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac15ba86ebac28aa3e92fff0d2e596863">&#9670;&#160;</a></span>UART_UARTDMACR_DMAONERR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_DMAONERR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade5434a66db2033a9a544a1a3f12f1c1" name="ade5434a66db2033a9a544a1a3f12f1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5434a66db2033a9a544a1a3f12f1c1">&#9670;&#160;</a></span>UART_UARTDMACR_DMAONERR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_DMAONERR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a751dfd6edfed08010d49a1c889dc50a3" name="a751dfd6edfed08010d49a1c889dc50a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a751dfd6edfed08010d49a1c889dc50a3">&#9670;&#160;</a></span>UART_UARTDMACR_DMAONERR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_DMAONERR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad9620fc3bfd954b71ea835218d74868" name="aad9620fc3bfd954b71ea835218d74868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9620fc3bfd954b71ea835218d74868">&#9670;&#160;</a></span>UART_UARTDMACR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b521d0d1d0abe73bcfa0e506dc2da42" name="a6b521d0d1d0abe73bcfa0e506dc2da42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b521d0d1d0abe73bcfa0e506dc2da42">&#9670;&#160;</a></span>UART_UARTDMACR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1feb53ef063f597aadb2aba0318f94f2" name="a1feb53ef063f597aadb2aba0318f94f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1feb53ef063f597aadb2aba0318f94f2">&#9670;&#160;</a></span>UART_UARTDMACR_RXDMAE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_RXDMAE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db3c5fcbff416cef24407413cf357a5" name="a5db3c5fcbff416cef24407413cf357a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db3c5fcbff416cef24407413cf357a5">&#9670;&#160;</a></span>UART_UARTDMACR_RXDMAE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_RXDMAE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac797fb9c865bbcbf60a29780b11079e5" name="ac797fb9c865bbcbf60a29780b11079e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac797fb9c865bbcbf60a29780b11079e5">&#9670;&#160;</a></span>UART_UARTDMACR_RXDMAE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_RXDMAE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3aeedda99da42336e95b766359e37db" name="af3aeedda99da42336e95b766359e37db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3aeedda99da42336e95b766359e37db">&#9670;&#160;</a></span>UART_UARTDMACR_RXDMAE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_RXDMAE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cee0a5de0a5af0425d80f70e7fcbcd2" name="a0cee0a5de0a5af0425d80f70e7fcbcd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cee0a5de0a5af0425d80f70e7fcbcd2">&#9670;&#160;</a></span>UART_UARTDMACR_RXDMAE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_RXDMAE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a999b90efef6844ff6d27239f8af7a470" name="a999b90efef6844ff6d27239f8af7a470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999b90efef6844ff6d27239f8af7a470">&#9670;&#160;</a></span>UART_UARTDMACR_TXDMAE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_TXDMAE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a591f7715a14402e0d1d4c982ea2a9e44" name="a591f7715a14402e0d1d4c982ea2a9e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591f7715a14402e0d1d4c982ea2a9e44">&#9670;&#160;</a></span>UART_UARTDMACR_TXDMAE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_TXDMAE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d858ed392c7791617af8209af0f3215" name="a2d858ed392c7791617af8209af0f3215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d858ed392c7791617af8209af0f3215">&#9670;&#160;</a></span>UART_UARTDMACR_TXDMAE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_TXDMAE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03a72acbd653e8eb3160a3ff4b81cbf1" name="a03a72acbd653e8eb3160a3ff4b81cbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03a72acbd653e8eb3160a3ff4b81cbf1">&#9670;&#160;</a></span>UART_UARTDMACR_TXDMAE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_TXDMAE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35792771b41848333415d09ab6221283" name="a35792771b41848333415d09ab6221283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35792771b41848333415d09ab6221283">&#9670;&#160;</a></span>UART_UARTDMACR_TXDMAE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDMACR_TXDMAE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add3a0d584a1cabd99894e9017bc20999" name="add3a0d584a1cabd99894e9017bc20999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3a0d584a1cabd99894e9017bc20999">&#9670;&#160;</a></span>UART_UARTDR_BE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_BE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33131fc257d6a911a45eeeef69e51592" name="a33131fc257d6a911a45eeeef69e51592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33131fc257d6a911a45eeeef69e51592">&#9670;&#160;</a></span>UART_UARTDR_BE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_BE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafca5f8cb4bad0235c47b4ac26961def" name="aafca5f8cb4bad0235c47b4ac26961def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafca5f8cb4bad0235c47b4ac26961def">&#9670;&#160;</a></span>UART_UARTDR_BE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_BE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3558604f08fa3bf9475489d23b49cbaf" name="a3558604f08fa3bf9475489d23b49cbaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3558604f08fa3bf9475489d23b49cbaf">&#9670;&#160;</a></span>UART_UARTDR_BE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_BE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a447886f5581c36f6575d1068981a6bc3" name="a447886f5581c36f6575d1068981a6bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447886f5581c36f6575d1068981a6bc3">&#9670;&#160;</a></span>UART_UARTDR_BE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_BE_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f923a98f389f04808facb06ba6cfa5" name="a09f923a98f389f04808facb06ba6cfa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f923a98f389f04808facb06ba6cfa5">&#9670;&#160;</a></span>UART_UARTDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e5781c943595a16c4d5bdd509cabd5b" name="a9e5781c943595a16c4d5bdd509cabd5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5781c943595a16c4d5bdd509cabd5b">&#9670;&#160;</a></span>UART_UARTDR_DATA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_DATA_ACCESS&#160;&#160;&#160;&quot;RWF&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad309c8c19d61a1e7ed44a3f5c43c2040" name="ad309c8c19d61a1e7ed44a3f5c43c2040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad309c8c19d61a1e7ed44a3f5c43c2040">&#9670;&#160;</a></span>UART_UARTDR_DATA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_DATA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff8420112728ef45a5546f9213d985f5" name="aff8420112728ef45a5546f9213d985f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8420112728ef45a5546f9213d985f5">&#9670;&#160;</a></span>UART_UARTDR_DATA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_DATA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a939944ae8596b885fe6392b3987b0070" name="a939944ae8596b885fe6392b3987b0070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a939944ae8596b885fe6392b3987b0070">&#9670;&#160;</a></span>UART_UARTDR_DATA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_DATA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acca0063440c63d6cecdce6933f639478" name="acca0063440c63d6cecdce6933f639478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca0063440c63d6cecdce6933f639478">&#9670;&#160;</a></span>UART_UARTDR_DATA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_DATA_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1207d6d658d6eacd3f51917f1f8f04aa" name="a1207d6d658d6eacd3f51917f1f8f04aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1207d6d658d6eacd3f51917f1f8f04aa">&#9670;&#160;</a></span>UART_UARTDR_FE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_FE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac06e0a4bb175d3c50a691ac8050b6abd" name="ac06e0a4bb175d3c50a691ac8050b6abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06e0a4bb175d3c50a691ac8050b6abd">&#9670;&#160;</a></span>UART_UARTDR_FE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_FE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a634082dee967d6f60bc6b36d7a3dd8ad" name="a634082dee967d6f60bc6b36d7a3dd8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a634082dee967d6f60bc6b36d7a3dd8ad">&#9670;&#160;</a></span>UART_UARTDR_FE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_FE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b89571398eb4c796657e260eb9fa28f" name="a2b89571398eb4c796657e260eb9fa28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b89571398eb4c796657e260eb9fa28f">&#9670;&#160;</a></span>UART_UARTDR_FE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_FE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59aee20c1039ca25c35a7f7397eb8e9d" name="a59aee20c1039ca25c35a7f7397eb8e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59aee20c1039ca25c35a7f7397eb8e9d">&#9670;&#160;</a></span>UART_UARTDR_FE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_FE_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a397f64f46a7993a014de2cd4a85ed218" name="a397f64f46a7993a014de2cd4a85ed218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397f64f46a7993a014de2cd4a85ed218">&#9670;&#160;</a></span>UART_UARTDR_OE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_OE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a375b7deac4c32eab90a78fe1e1845861" name="a375b7deac4c32eab90a78fe1e1845861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375b7deac4c32eab90a78fe1e1845861">&#9670;&#160;</a></span>UART_UARTDR_OE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_OE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42986caceff3806cc115696a3ecb3608" name="a42986caceff3806cc115696a3ecb3608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42986caceff3806cc115696a3ecb3608">&#9670;&#160;</a></span>UART_UARTDR_OE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_OE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc07c0a5b01e4ae9a97ce755a3bfe4ed" name="abc07c0a5b01e4ae9a97ce755a3bfe4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc07c0a5b01e4ae9a97ce755a3bfe4ed">&#9670;&#160;</a></span>UART_UARTDR_OE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_OE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f77d148821abda9811df7edeec5c37c" name="a7f77d148821abda9811df7edeec5c37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f77d148821abda9811df7edeec5c37c">&#9670;&#160;</a></span>UART_UARTDR_OE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_OE_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a596bf15b64c69caa990bb49c116c0681" name="a596bf15b64c69caa990bb49c116c0681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596bf15b64c69caa990bb49c116c0681">&#9670;&#160;</a></span>UART_UARTDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a2d3ad9f05810acf692369c684707f136" name="a2d3ad9f05810acf692369c684707f136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3ad9f05810acf692369c684707f136">&#9670;&#160;</a></span>UART_UARTDR_PE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_PE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3b3c998fa339d196018aa156c31cc09" name="af3b3c998fa339d196018aa156c31cc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b3c998fa339d196018aa156c31cc09">&#9670;&#160;</a></span>UART_UARTDR_PE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_PE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae94c2f36a6b863df805112b20bf7b833" name="ae94c2f36a6b863df805112b20bf7b833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94c2f36a6b863df805112b20bf7b833">&#9670;&#160;</a></span>UART_UARTDR_PE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_PE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c895b6486df7e008cab647ece3bc9c6" name="a0c895b6486df7e008cab647ece3bc9c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c895b6486df7e008cab647ece3bc9c6">&#9670;&#160;</a></span>UART_UARTDR_PE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_PE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59c115750e363c63177efc662a8b685b" name="a59c115750e363c63177efc662a8b685b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c115750e363c63177efc662a8b685b">&#9670;&#160;</a></span>UART_UARTDR_PE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_PE_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b80fc02cf70c4ded6ffea373d58c68c" name="a3b80fc02cf70c4ded6ffea373d58c68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b80fc02cf70c4ded6ffea373d58c68c">&#9670;&#160;</a></span>UART_UARTDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb9a85f8965fb8e61c93617c80a4b36e" name="acb9a85f8965fb8e61c93617c80a4b36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9a85f8965fb8e61c93617c80a4b36e">&#9670;&#160;</a></span>UART_UARTFBRD_BAUD_DIVFRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFBRD_BAUD_DIVFRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a763e2fefdb3311403fed5b9c20fe085c" name="a763e2fefdb3311403fed5b9c20fe085c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a763e2fefdb3311403fed5b9c20fe085c">&#9670;&#160;</a></span>UART_UARTFBRD_BAUD_DIVFRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFBRD_BAUD_DIVFRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8ad1f42455e5e0f8fb06d313e2068fe" name="ad8ad1f42455e5e0f8fb06d313e2068fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8ad1f42455e5e0f8fb06d313e2068fe">&#9670;&#160;</a></span>UART_UARTFBRD_BAUD_DIVFRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFBRD_BAUD_DIVFRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e937e16b00bf3b8560065d7aacb6683" name="a8e937e16b00bf3b8560065d7aacb6683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e937e16b00bf3b8560065d7aacb6683">&#9670;&#160;</a></span>UART_UARTFBRD_BAUD_DIVFRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFBRD_BAUD_DIVFRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2df08e22d9fc49d0a6ac7941d9ca74cc" name="a2df08e22d9fc49d0a6ac7941d9ca74cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df08e22d9fc49d0a6ac7941d9ca74cc">&#9670;&#160;</a></span>UART_UARTFBRD_BAUD_DIVFRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFBRD_BAUD_DIVFRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af901ae0c4f1e1012b9253c3483dcde0d" name="af901ae0c4f1e1012b9253c3483dcde0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af901ae0c4f1e1012b9253c3483dcde0d">&#9670;&#160;</a></span>UART_UARTFBRD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFBRD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2000b4653edb9528a78a2ec899b85b23" name="a2000b4653edb9528a78a2ec899b85b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2000b4653edb9528a78a2ec899b85b23">&#9670;&#160;</a></span>UART_UARTFBRD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFBRD_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a722e2b9b62f4fba67b60ab19d33fb043" name="a722e2b9b62f4fba67b60ab19d33fb043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722e2b9b62f4fba67b60ab19d33fb043">&#9670;&#160;</a></span>UART_UARTFBRD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFBRD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add581188c0d0f758d707f7afd7b9376d" name="add581188c0d0f758d707f7afd7b9376d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add581188c0d0f758d707f7afd7b9376d">&#9670;&#160;</a></span>UART_UARTFR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af270f78ca203a84f95326751a70be06c" name="af270f78ca203a84f95326751a70be06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af270f78ca203a84f95326751a70be06c">&#9670;&#160;</a></span>UART_UARTFR_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa74eb8cea27fe0fbb9f56bd3a48cbd80" name="aa74eb8cea27fe0fbb9f56bd3a48cbd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74eb8cea27fe0fbb9f56bd3a48cbd80">&#9670;&#160;</a></span>UART_UARTFR_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49f57a61d52244e701f35606c025ddb2" name="a49f57a61d52244e701f35606c025ddb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49f57a61d52244e701f35606c025ddb2">&#9670;&#160;</a></span>UART_UARTFR_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe4764c2b412126f669144d01cf56a3e" name="afe4764c2b412126f669144d01cf56a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4764c2b412126f669144d01cf56a3e">&#9670;&#160;</a></span>UART_UARTFR_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5172d7d2adf9aaa7ef6c54d0286e7db5" name="a5172d7d2adf9aaa7ef6c54d0286e7db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5172d7d2adf9aaa7ef6c54d0286e7db5">&#9670;&#160;</a></span>UART_UARTFR_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d63e2431fc583e2b4c8f2036c515959" name="a1d63e2431fc583e2b4c8f2036c515959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d63e2431fc583e2b4c8f2036c515959">&#9670;&#160;</a></span>UART_UARTFR_CTS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_CTS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54511f4bc5acdfbbb6afa3a8d0803e59" name="a54511f4bc5acdfbbb6afa3a8d0803e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54511f4bc5acdfbbb6afa3a8d0803e59">&#9670;&#160;</a></span>UART_UARTFR_CTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_CTS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6bba77364ff57bcdc2042d797c88035" name="af6bba77364ff57bcdc2042d797c88035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6bba77364ff57bcdc2042d797c88035">&#9670;&#160;</a></span>UART_UARTFR_CTS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_CTS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99b8ca9c09b9f392e568456678b593c5" name="a99b8ca9c09b9f392e568456678b593c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b8ca9c09b9f392e568456678b593c5">&#9670;&#160;</a></span>UART_UARTFR_CTS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_CTS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82bce7d05d7582c52d046c9cb78216bb" name="a82bce7d05d7582c52d046c9cb78216bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82bce7d05d7582c52d046c9cb78216bb">&#9670;&#160;</a></span>UART_UARTFR_CTS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_CTS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a975724a679314d2172fc9d58b65764bb" name="a975724a679314d2172fc9d58b65764bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975724a679314d2172fc9d58b65764bb">&#9670;&#160;</a></span>UART_UARTFR_DCD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DCD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ef42568d1013313aed84b9d9a98266e" name="a3ef42568d1013313aed84b9d9a98266e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef42568d1013313aed84b9d9a98266e">&#9670;&#160;</a></span>UART_UARTFR_DCD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DCD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a33b8ed99b5a89786b90dfe2856011d" name="a5a33b8ed99b5a89786b90dfe2856011d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a33b8ed99b5a89786b90dfe2856011d">&#9670;&#160;</a></span>UART_UARTFR_DCD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DCD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43c0a8fdef2acf04c5ffce025ef5374e" name="a43c0a8fdef2acf04c5ffce025ef5374e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c0a8fdef2acf04c5ffce025ef5374e">&#9670;&#160;</a></span>UART_UARTFR_DCD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DCD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f656c233071736c50caffd99e15b76d" name="a7f656c233071736c50caffd99e15b76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f656c233071736c50caffd99e15b76d">&#9670;&#160;</a></span>UART_UARTFR_DCD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DCD_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96537e0189919ae6b32c23b2b418d0f5" name="a96537e0189919ae6b32c23b2b418d0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96537e0189919ae6b32c23b2b418d0f5">&#9670;&#160;</a></span>UART_UARTFR_DSR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DSR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a404bed578266927c266210c5025ac0f4" name="a404bed578266927c266210c5025ac0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a404bed578266927c266210c5025ac0f4">&#9670;&#160;</a></span>UART_UARTFR_DSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a861e4761d58dae8a0403c3a1668f6ce8" name="a861e4761d58dae8a0403c3a1668f6ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a861e4761d58dae8a0403c3a1668f6ce8">&#9670;&#160;</a></span>UART_UARTFR_DSR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DSR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45fef4e7b004d62be6466dc3c994b672" name="a45fef4e7b004d62be6466dc3c994b672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45fef4e7b004d62be6466dc3c994b672">&#9670;&#160;</a></span>UART_UARTFR_DSR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DSR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9531336314f7997f4db49b3779fed67" name="ad9531336314f7997f4db49b3779fed67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9531336314f7997f4db49b3779fed67">&#9670;&#160;</a></span>UART_UARTFR_DSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_DSR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe3e5d41881f7721e89d412647ec58f4" name="abe3e5d41881f7721e89d412647ec58f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3e5d41881f7721e89d412647ec58f4">&#9670;&#160;</a></span>UART_UARTFR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bf0ad2622b0aafc4dc47f03cd9f2102" name="a8bf0ad2622b0aafc4dc47f03cd9f2102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf0ad2622b0aafc4dc47f03cd9f2102">&#9670;&#160;</a></span>UART_UARTFR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6352c93bdf46fe57f6234c01ea02a2f7" name="a6352c93bdf46fe57f6234c01ea02a2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6352c93bdf46fe57f6234c01ea02a2f7">&#9670;&#160;</a></span>UART_UARTFR_RI_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RI_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a580f035454b18b0927f8d53d496c6164" name="a580f035454b18b0927f8d53d496c6164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580f035454b18b0927f8d53d496c6164">&#9670;&#160;</a></span>UART_UARTFR_RI_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RI_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a611b71b8912f360263ee726ea4a11df6" name="a611b71b8912f360263ee726ea4a11df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611b71b8912f360263ee726ea4a11df6">&#9670;&#160;</a></span>UART_UARTFR_RI_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RI_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae195e08b9898b293dc68c3676e8b0177" name="ae195e08b9898b293dc68c3676e8b0177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae195e08b9898b293dc68c3676e8b0177">&#9670;&#160;</a></span>UART_UARTFR_RI_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RI_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a217cd9ecf30cc9fac38c6ae5656abcda" name="a217cd9ecf30cc9fac38c6ae5656abcda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217cd9ecf30cc9fac38c6ae5656abcda">&#9670;&#160;</a></span>UART_UARTFR_RI_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RI_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58051cae374fcda2baf193aaa5fe23b5" name="a58051cae374fcda2baf193aaa5fe23b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58051cae374fcda2baf193aaa5fe23b5">&#9670;&#160;</a></span>UART_UARTFR_RXFE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8c9ae2f2a6bac7a48833ef5ee933a45" name="aa8c9ae2f2a6bac7a48833ef5ee933a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c9ae2f2a6bac7a48833ef5ee933a45">&#9670;&#160;</a></span>UART_UARTFR_RXFE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac933b0a5a2e3051f0354258251373e2b" name="ac933b0a5a2e3051f0354258251373e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac933b0a5a2e3051f0354258251373e2b">&#9670;&#160;</a></span>UART_UARTFR_RXFE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad20e9cc33c8159d9f4e2f7b31e641e78" name="ad20e9cc33c8159d9f4e2f7b31e641e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20e9cc33c8159d9f4e2f7b31e641e78">&#9670;&#160;</a></span>UART_UARTFR_RXFE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafadba4d9b18e790d97ebf764b4f7df6" name="aafadba4d9b18e790d97ebf764b4f7df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafadba4d9b18e790d97ebf764b4f7df6">&#9670;&#160;</a></span>UART_UARTFR_RXFE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eb5d34978fb2a4d4f831e271b9f12e5" name="a4eb5d34978fb2a4d4f831e271b9f12e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb5d34978fb2a4d4f831e271b9f12e5">&#9670;&#160;</a></span>UART_UARTFR_RXFF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFF_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c6990094db5febeaf86f14500b73020" name="a8c6990094db5febeaf86f14500b73020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6990094db5febeaf86f14500b73020">&#9670;&#160;</a></span>UART_UARTFR_RXFF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a805d4da73b0825066de4a3dbfeabe7f8" name="a805d4da73b0825066de4a3dbfeabe7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a805d4da73b0825066de4a3dbfeabe7f8">&#9670;&#160;</a></span>UART_UARTFR_RXFF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c25cb780f573a4dfb9368eedbed0d61" name="a2c25cb780f573a4dfb9368eedbed0d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c25cb780f573a4dfb9368eedbed0d61">&#9670;&#160;</a></span>UART_UARTFR_RXFF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab086d1530a06cd3a4a16dad98d6d8818" name="ab086d1530a06cd3a4a16dad98d6d8818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab086d1530a06cd3a4a16dad98d6d8818">&#9670;&#160;</a></span>UART_UARTFR_RXFF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_RXFF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e7e33281fb5a9f2bc1331395be43b89" name="a4e7e33281fb5a9f2bc1331395be43b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7e33281fb5a9f2bc1331395be43b89">&#9670;&#160;</a></span>UART_UARTFR_TXFE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66a7f44177887e865ead1153cfa4b5f6" name="a66a7f44177887e865ead1153cfa4b5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a7f44177887e865ead1153cfa4b5f6">&#9670;&#160;</a></span>UART_UARTFR_TXFE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a184af282cef866cde9c248744f99f830" name="a184af282cef866cde9c248744f99f830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a184af282cef866cde9c248744f99f830">&#9670;&#160;</a></span>UART_UARTFR_TXFE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78c9fe949f5a944af1bb053e8c8ea57e" name="a78c9fe949f5a944af1bb053e8c8ea57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c9fe949f5a944af1bb053e8c8ea57e">&#9670;&#160;</a></span>UART_UARTFR_TXFE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2b0cce04bdb69cfa4857490f2924da2" name="ae2b0cce04bdb69cfa4857490f2924da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b0cce04bdb69cfa4857490f2924da2">&#9670;&#160;</a></span>UART_UARTFR_TXFE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4859711d0ea95958668646ba1c2b06a0" name="a4859711d0ea95958668646ba1c2b06a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4859711d0ea95958668646ba1c2b06a0">&#9670;&#160;</a></span>UART_UARTFR_TXFF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFF_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b663298646ea39253e163bb538fda40" name="a5b663298646ea39253e163bb538fda40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b663298646ea39253e163bb538fda40">&#9670;&#160;</a></span>UART_UARTFR_TXFF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e18bec924d789279b88e0175316f37e" name="a0e18bec924d789279b88e0175316f37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e18bec924d789279b88e0175316f37e">&#9670;&#160;</a></span>UART_UARTFR_TXFF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa38c7404f9455efee4e7283144ae0d6" name="afa38c7404f9455efee4e7283144ae0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa38c7404f9455efee4e7283144ae0d6">&#9670;&#160;</a></span>UART_UARTFR_TXFF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58a946871ee5dd8740d4530708a5172b" name="a58a946871ee5dd8740d4530708a5172b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58a946871ee5dd8740d4530708a5172b">&#9670;&#160;</a></span>UART_UARTFR_TXFF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTFR_TXFF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70bd67ba9d73caeb6798755a6f621f19" name="a70bd67ba9d73caeb6798755a6f621f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70bd67ba9d73caeb6798755a6f621f19">&#9670;&#160;</a></span>UART_UARTIBRD_BAUD_DIVINT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIBRD_BAUD_DIVINT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352c81fc2dd22af4121f6e53a218647f" name="a352c81fc2dd22af4121f6e53a218647f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352c81fc2dd22af4121f6e53a218647f">&#9670;&#160;</a></span>UART_UARTIBRD_BAUD_DIVINT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIBRD_BAUD_DIVINT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2945137d1a1bb81f7d7bcd606b3104f" name="ac2945137d1a1bb81f7d7bcd606b3104f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2945137d1a1bb81f7d7bcd606b3104f">&#9670;&#160;</a></span>UART_UARTIBRD_BAUD_DIVINT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIBRD_BAUD_DIVINT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada302f39886306c8a0f5dd2ee43a2b26" name="ada302f39886306c8a0f5dd2ee43a2b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada302f39886306c8a0f5dd2ee43a2b26">&#9670;&#160;</a></span>UART_UARTIBRD_BAUD_DIVINT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIBRD_BAUD_DIVINT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fbb3efa0a7aa647f26615a16df87c66" name="a8fbb3efa0a7aa647f26615a16df87c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fbb3efa0a7aa647f26615a16df87c66">&#9670;&#160;</a></span>UART_UARTIBRD_BAUD_DIVINT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIBRD_BAUD_DIVINT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51fac447b187b2359e1a4ea9b5c84220" name="a51fac447b187b2359e1a4ea9b5c84220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51fac447b187b2359e1a4ea9b5c84220">&#9670;&#160;</a></span>UART_UARTIBRD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIBRD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c4cfd08e1a2f529f29c8adbd96e99a4" name="a3c4cfd08e1a2f529f29c8adbd96e99a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4cfd08e1a2f529f29c8adbd96e99a4">&#9670;&#160;</a></span>UART_UARTIBRD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIBRD_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c5d7da7558b62d51f70018e77ac8e9c" name="a9c5d7da7558b62d51f70018e77ac8e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5d7da7558b62d51f70018e77ac8e9c">&#9670;&#160;</a></span>UART_UARTIBRD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIBRD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2056f8bf188edf77d64e4a37f9eb989a" name="a2056f8bf188edf77d64e4a37f9eb989a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2056f8bf188edf77d64e4a37f9eb989a">&#9670;&#160;</a></span>UART_UARTICR_BEIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_BEIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a336843bfbb2988f63f3dae4dd08ecc2e" name="a336843bfbb2988f63f3dae4dd08ecc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336843bfbb2988f63f3dae4dd08ecc2e">&#9670;&#160;</a></span>UART_UARTICR_BEIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_BEIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee27f81b5a6489e87642e105f33ddb78" name="aee27f81b5a6489e87642e105f33ddb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee27f81b5a6489e87642e105f33ddb78">&#9670;&#160;</a></span>UART_UARTICR_BEIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_BEIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbd47ac65701593ce508bb5e61db6ea7" name="afbd47ac65701593ce508bb5e61db6ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd47ac65701593ce508bb5e61db6ea7">&#9670;&#160;</a></span>UART_UARTICR_BEIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_BEIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a916ce052e807dee4a1928fbfec7e10f0" name="a916ce052e807dee4a1928fbfec7e10f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916ce052e807dee4a1928fbfec7e10f0">&#9670;&#160;</a></span>UART_UARTICR_BEIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_BEIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8ff7e0b09ad6f209ef6007ff955f476" name="aa8ff7e0b09ad6f209ef6007ff955f476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ff7e0b09ad6f209ef6007ff955f476">&#9670;&#160;</a></span>UART_UARTICR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa80a96d6a896e2c17a5297f997522633" name="aa80a96d6a896e2c17a5297f997522633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80a96d6a896e2c17a5297f997522633">&#9670;&#160;</a></span>UART_UARTICR_CTSMIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_CTSMIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9d7fea9fb372baefd744ffc44badf60" name="ae9d7fea9fb372baefd744ffc44badf60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d7fea9fb372baefd744ffc44badf60">&#9670;&#160;</a></span>UART_UARTICR_CTSMIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_CTSMIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bc3ecc3a2ccb13895c9abb83c4a22ae" name="a2bc3ecc3a2ccb13895c9abb83c4a22ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc3ecc3a2ccb13895c9abb83c4a22ae">&#9670;&#160;</a></span>UART_UARTICR_CTSMIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_CTSMIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e61fa6e2499f7ab23433469881af675" name="a2e61fa6e2499f7ab23433469881af675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e61fa6e2499f7ab23433469881af675">&#9670;&#160;</a></span>UART_UARTICR_CTSMIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_CTSMIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ab0d998be6ca7bd8abc09f80b088b9a" name="a0ab0d998be6ca7bd8abc09f80b088b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab0d998be6ca7bd8abc09f80b088b9a">&#9670;&#160;</a></span>UART_UARTICR_CTSMIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_CTSMIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a258ef09ee47d80d115a59ab0cb9c20df" name="a258ef09ee47d80d115a59ab0cb9c20df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a258ef09ee47d80d115a59ab0cb9c20df">&#9670;&#160;</a></span>UART_UARTICR_DCDMIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DCDMIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e34247690e93cf431ce2e4508e42402" name="a1e34247690e93cf431ce2e4508e42402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e34247690e93cf431ce2e4508e42402">&#9670;&#160;</a></span>UART_UARTICR_DCDMIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DCDMIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ecce3d6c1e31b0661199f291b99f65d" name="a0ecce3d6c1e31b0661199f291b99f65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ecce3d6c1e31b0661199f291b99f65d">&#9670;&#160;</a></span>UART_UARTICR_DCDMIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DCDMIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79106cec642054a26b3b8c817941c29a" name="a79106cec642054a26b3b8c817941c29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79106cec642054a26b3b8c817941c29a">&#9670;&#160;</a></span>UART_UARTICR_DCDMIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DCDMIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5c51559760c256e988b3d917d84626c" name="ad5c51559760c256e988b3d917d84626c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c51559760c256e988b3d917d84626c">&#9670;&#160;</a></span>UART_UARTICR_DCDMIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DCDMIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5f700028b01cb629487482e064c850b" name="ab5f700028b01cb629487482e064c850b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f700028b01cb629487482e064c850b">&#9670;&#160;</a></span>UART_UARTICR_DSRMIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DSRMIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9030cc41e85bf3e57652425f321fbf5b" name="a9030cc41e85bf3e57652425f321fbf5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9030cc41e85bf3e57652425f321fbf5b">&#9670;&#160;</a></span>UART_UARTICR_DSRMIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DSRMIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a2596971ecbc3c7ccb1129fcd6996db" name="a2a2596971ecbc3c7ccb1129fcd6996db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2596971ecbc3c7ccb1129fcd6996db">&#9670;&#160;</a></span>UART_UARTICR_DSRMIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DSRMIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e74a935b83eb45ae31cff037fcb9825" name="a0e74a935b83eb45ae31cff037fcb9825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e74a935b83eb45ae31cff037fcb9825">&#9670;&#160;</a></span>UART_UARTICR_DSRMIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DSRMIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66477fa60ceed18513c2d20c1e95b687" name="a66477fa60ceed18513c2d20c1e95b687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66477fa60ceed18513c2d20c1e95b687">&#9670;&#160;</a></span>UART_UARTICR_DSRMIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_DSRMIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad99c2f9129ba4cc509b5e5e93fb1c2ef" name="ad99c2f9129ba4cc509b5e5e93fb1c2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99c2f9129ba4cc509b5e5e93fb1c2ef">&#9670;&#160;</a></span>UART_UARTICR_FEIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_FEIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afeb1f796eb63365f2f58abe16b16a823" name="afeb1f796eb63365f2f58abe16b16a823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb1f796eb63365f2f58abe16b16a823">&#9670;&#160;</a></span>UART_UARTICR_FEIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_FEIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d4ed088f1bd0d60a7f2cd1e12ce5c80" name="a0d4ed088f1bd0d60a7f2cd1e12ce5c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4ed088f1bd0d60a7f2cd1e12ce5c80">&#9670;&#160;</a></span>UART_UARTICR_FEIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_FEIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f0938f81f682a204493a402a76a751b" name="a8f0938f81f682a204493a402a76a751b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0938f81f682a204493a402a76a751b">&#9670;&#160;</a></span>UART_UARTICR_FEIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_FEIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a296803e02c7c55dd6ae24506beb40f21" name="a296803e02c7c55dd6ae24506beb40f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296803e02c7c55dd6ae24506beb40f21">&#9670;&#160;</a></span>UART_UARTICR_FEIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_FEIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9460e68a32cf0126d5e066d4c21948ab" name="a9460e68a32cf0126d5e066d4c21948ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9460e68a32cf0126d5e066d4c21948ab">&#9670;&#160;</a></span>UART_UARTICR_OEIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_OEIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a6a42db49ad89e35cb79eb8a92599a1" name="a4a6a42db49ad89e35cb79eb8a92599a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6a42db49ad89e35cb79eb8a92599a1">&#9670;&#160;</a></span>UART_UARTICR_OEIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_OEIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a38207d2920bf83752cede0e352e3e7" name="a0a38207d2920bf83752cede0e352e3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a38207d2920bf83752cede0e352e3e7">&#9670;&#160;</a></span>UART_UARTICR_OEIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_OEIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7c0fd8de93ab05ff90705e4caeb4f0b" name="aa7c0fd8de93ab05ff90705e4caeb4f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c0fd8de93ab05ff90705e4caeb4f0b">&#9670;&#160;</a></span>UART_UARTICR_OEIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_OEIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2e804975dae4e052580f696162a41e0" name="af2e804975dae4e052580f696162a41e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e804975dae4e052580f696162a41e0">&#9670;&#160;</a></span>UART_UARTICR_OEIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_OEIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a056a04a1866e1c081cf3d7337f7007a7" name="a056a04a1866e1c081cf3d7337f7007a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056a04a1866e1c081cf3d7337f7007a7">&#9670;&#160;</a></span>UART_UARTICR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9976e5fcdc0d4dab44f63df0d553a989" name="a9976e5fcdc0d4dab44f63df0d553a989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9976e5fcdc0d4dab44f63df0d553a989">&#9670;&#160;</a></span>UART_UARTICR_PEIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_PEIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a333178aa20c55488561e49df149697" name="a9a333178aa20c55488561e49df149697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a333178aa20c55488561e49df149697">&#9670;&#160;</a></span>UART_UARTICR_PEIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_PEIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a075591842107c40b95074a62ffd62e5f" name="a075591842107c40b95074a62ffd62e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a075591842107c40b95074a62ffd62e5f">&#9670;&#160;</a></span>UART_UARTICR_PEIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_PEIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6db9613f2823ec48c7ff7dd2bdf8db76" name="a6db9613f2823ec48c7ff7dd2bdf8db76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6db9613f2823ec48c7ff7dd2bdf8db76">&#9670;&#160;</a></span>UART_UARTICR_PEIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_PEIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a413f42962a197cf0eb5de4e952284e0e" name="a413f42962a197cf0eb5de4e952284e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413f42962a197cf0eb5de4e952284e0e">&#9670;&#160;</a></span>UART_UARTICR_PEIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_PEIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9f00202cfed48beae0a309a0d02db17" name="ae9f00202cfed48beae0a309a0d02db17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9f00202cfed48beae0a309a0d02db17">&#9670;&#160;</a></span>UART_UARTICR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefad056d0f9c66ac52e42c76382d2f03" name="aefad056d0f9c66ac52e42c76382d2f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefad056d0f9c66ac52e42c76382d2f03">&#9670;&#160;</a></span>UART_UARTICR_RIMIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RIMIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ee13882a5e264bc62ca85bd14995b36" name="a6ee13882a5e264bc62ca85bd14995b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee13882a5e264bc62ca85bd14995b36">&#9670;&#160;</a></span>UART_UARTICR_RIMIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RIMIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa007559e47dec4507144334a35c021" name="aefa007559e47dec4507144334a35c021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa007559e47dec4507144334a35c021">&#9670;&#160;</a></span>UART_UARTICR_RIMIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RIMIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4041da09ab4317a1ccb191d1ead7c348" name="a4041da09ab4317a1ccb191d1ead7c348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4041da09ab4317a1ccb191d1ead7c348">&#9670;&#160;</a></span>UART_UARTICR_RIMIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RIMIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0339bb62ebc9087dee65618a173ec5ac" name="a0339bb62ebc9087dee65618a173ec5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0339bb62ebc9087dee65618a173ec5ac">&#9670;&#160;</a></span>UART_UARTICR_RIMIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RIMIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bea93c67c681dbc77a12d03dd0ad5c3" name="a4bea93c67c681dbc77a12d03dd0ad5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bea93c67c681dbc77a12d03dd0ad5c3">&#9670;&#160;</a></span>UART_UARTICR_RTIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RTIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dfe7b40d370af688acfb4acb986ea15" name="a6dfe7b40d370af688acfb4acb986ea15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dfe7b40d370af688acfb4acb986ea15">&#9670;&#160;</a></span>UART_UARTICR_RTIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RTIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d53ccd2157b0b29bebff2a589c99476" name="a1d53ccd2157b0b29bebff2a589c99476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d53ccd2157b0b29bebff2a589c99476">&#9670;&#160;</a></span>UART_UARTICR_RTIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RTIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2075030bd7adf481642327630203a24" name="af2075030bd7adf481642327630203a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2075030bd7adf481642327630203a24">&#9670;&#160;</a></span>UART_UARTICR_RTIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RTIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ff135f69a67d63d0e3f20c36bb0b7d4" name="a2ff135f69a67d63d0e3f20c36bb0b7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff135f69a67d63d0e3f20c36bb0b7d4">&#9670;&#160;</a></span>UART_UARTICR_RTIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RTIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d8293901986d201a11a84c6aebee620" name="a6d8293901986d201a11a84c6aebee620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8293901986d201a11a84c6aebee620">&#9670;&#160;</a></span>UART_UARTICR_RXIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RXIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf77fc158b02cbd6e08937f3f17ffc7b" name="acf77fc158b02cbd6e08937f3f17ffc7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf77fc158b02cbd6e08937f3f17ffc7b">&#9670;&#160;</a></span>UART_UARTICR_RXIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RXIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9861562adada7b9e750f3c30b49431fe" name="a9861562adada7b9e750f3c30b49431fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9861562adada7b9e750f3c30b49431fe">&#9670;&#160;</a></span>UART_UARTICR_RXIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RXIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a331ecf0a353681e3071a3f1e97d4ef86" name="a331ecf0a353681e3071a3f1e97d4ef86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331ecf0a353681e3071a3f1e97d4ef86">&#9670;&#160;</a></span>UART_UARTICR_RXIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RXIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8cf3dcad8f48c1aae5102b029862eba" name="ae8cf3dcad8f48c1aae5102b029862eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8cf3dcad8f48c1aae5102b029862eba">&#9670;&#160;</a></span>UART_UARTICR_RXIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_RXIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a348695bc5bcb7d935ce923271c485a4f" name="a348695bc5bcb7d935ce923271c485a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348695bc5bcb7d935ce923271c485a4f">&#9670;&#160;</a></span>UART_UARTICR_TXIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_TXIC_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4b88db986017c87618b7f22cf9cf32a" name="ad4b88db986017c87618b7f22cf9cf32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b88db986017c87618b7f22cf9cf32a">&#9670;&#160;</a></span>UART_UARTICR_TXIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_TXIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96056fe104bb1a5579261f42db07c939" name="a96056fe104bb1a5579261f42db07c939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96056fe104bb1a5579261f42db07c939">&#9670;&#160;</a></span>UART_UARTICR_TXIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_TXIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add283675bb836cafbe42bdfeba6f3b24" name="add283675bb836cafbe42bdfeba6f3b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add283675bb836cafbe42bdfeba6f3b24">&#9670;&#160;</a></span>UART_UARTICR_TXIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_TXIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ea040eebd1cdce725f3a1f57a2429d4" name="a2ea040eebd1cdce725f3a1f57a2429d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea040eebd1cdce725f3a1f57a2429d4">&#9670;&#160;</a></span>UART_UARTICR_TXIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTICR_TXIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fdeecfca04bd1c95089fbd10e94f12d" name="a1fdeecfca04bd1c95089fbd10e94f12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fdeecfca04bd1c95089fbd10e94f12d">&#9670;&#160;</a></span>UART_UARTIFLS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a375d8f2817cd6e92d19e6892e69e24aa" name="a375d8f2817cd6e92d19e6892e69e24aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375d8f2817cd6e92d19e6892e69e24aa">&#9670;&#160;</a></span>UART_UARTIFLS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac11a57a109181b78a46d765395770f13" name="ac11a57a109181b78a46d765395770f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac11a57a109181b78a46d765395770f13">&#9670;&#160;</a></span>UART_UARTIFLS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000012)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8933c6bae19a0e768af278db459a8922" name="a8933c6bae19a0e768af278db459a8922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8933c6bae19a0e768af278db459a8922">&#9670;&#160;</a></span>UART_UARTIFLS_RXIFLSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_RXIFLSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fcbb570c6da69d6a4874e135d52e029" name="a8fcbb570c6da69d6a4874e135d52e029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fcbb570c6da69d6a4874e135d52e029">&#9670;&#160;</a></span>UART_UARTIFLS_RXIFLSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_RXIFLSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a798e46cdf7c5a75562335da045e53f8f" name="a798e46cdf7c5a75562335da045e53f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a798e46cdf7c5a75562335da045e53f8f">&#9670;&#160;</a></span>UART_UARTIFLS_RXIFLSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_RXIFLSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cd5788438ee5af214ccbea77a7a000d" name="a7cd5788438ee5af214ccbea77a7a000d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cd5788438ee5af214ccbea77a7a000d">&#9670;&#160;</a></span>UART_UARTIFLS_RXIFLSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_RXIFLSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41270669442e85fd1012e19aed917154" name="a41270669442e85fd1012e19aed917154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41270669442e85fd1012e19aed917154">&#9670;&#160;</a></span>UART_UARTIFLS_RXIFLSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_RXIFLSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab253714aa55941094a27eccd490621cb" name="ab253714aa55941094a27eccd490621cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab253714aa55941094a27eccd490621cb">&#9670;&#160;</a></span>UART_UARTIFLS_TXIFLSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_TXIFLSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4253103a16bfd7524c6d70a628aebd84" name="a4253103a16bfd7524c6d70a628aebd84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4253103a16bfd7524c6d70a628aebd84">&#9670;&#160;</a></span>UART_UARTIFLS_TXIFLSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_TXIFLSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8db6d3389499e05f2c603529bb877d6a" name="a8db6d3389499e05f2c603529bb877d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db6d3389499e05f2c603529bb877d6a">&#9670;&#160;</a></span>UART_UARTIFLS_TXIFLSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_TXIFLSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2abdc61f146a64de23ab75c180ebc015" name="a2abdc61f146a64de23ab75c180ebc015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2abdc61f146a64de23ab75c180ebc015">&#9670;&#160;</a></span>UART_UARTIFLS_TXIFLSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_TXIFLSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1b44139ee7d59be5a2545102b258fb8" name="ae1b44139ee7d59be5a2545102b258fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b44139ee7d59be5a2545102b258fb8">&#9670;&#160;</a></span>UART_UARTIFLS_TXIFLSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIFLS_TXIFLSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2d5fbef43cae50b9dccfb854207e702" name="ad2d5fbef43cae50b9dccfb854207e702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2d5fbef43cae50b9dccfb854207e702">&#9670;&#160;</a></span>UART_UARTILPR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTILPR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c2affd031470b25126072d65da848f3" name="a4c2affd031470b25126072d65da848f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2affd031470b25126072d65da848f3">&#9670;&#160;</a></span>UART_UARTILPR_ILPDVSR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTILPR_ILPDVSR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4fbc21d54cb073ee063115f44c3d523" name="aa4fbc21d54cb073ee063115f44c3d523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fbc21d54cb073ee063115f44c3d523">&#9670;&#160;</a></span>UART_UARTILPR_ILPDVSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTILPR_ILPDVSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeca9e796cc26fbefa0406e2583a4a4fe" name="aeca9e796cc26fbefa0406e2583a4a4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca9e796cc26fbefa0406e2583a4a4fe">&#9670;&#160;</a></span>UART_UARTILPR_ILPDVSR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTILPR_ILPDVSR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a361a38c49a68d48d0cd213994ea960b5" name="a361a38c49a68d48d0cd213994ea960b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361a38c49a68d48d0cd213994ea960b5">&#9670;&#160;</a></span>UART_UARTILPR_ILPDVSR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTILPR_ILPDVSR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a552b0e07a90c0723e6853fffe5a61f" name="a4a552b0e07a90c0723e6853fffe5a61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a552b0e07a90c0723e6853fffe5a61f">&#9670;&#160;</a></span>UART_UARTILPR_ILPDVSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTILPR_ILPDVSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada84ccfeefc4da464946b7682ec6e81c" name="ada84ccfeefc4da464946b7682ec6e81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada84ccfeefc4da464946b7682ec6e81c">&#9670;&#160;</a></span>UART_UARTILPR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTILPR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a525acf666bc1ba0072c3f2642a317bd3" name="a525acf666bc1ba0072c3f2642a317bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525acf666bc1ba0072c3f2642a317bd3">&#9670;&#160;</a></span>UART_UARTILPR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTILPR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4acb57a0e717c5363f25bfffa127223" name="af4acb57a0e717c5363f25bfffa127223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4acb57a0e717c5363f25bfffa127223">&#9670;&#160;</a></span>UART_UARTIMSC_BEIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_BEIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef5a3828b6e8085c2d60bad6b96e347f" name="aef5a3828b6e8085c2d60bad6b96e347f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5a3828b6e8085c2d60bad6b96e347f">&#9670;&#160;</a></span>UART_UARTIMSC_BEIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_BEIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe5cf3325cc7e98e33ad7577ebd2b703" name="afe5cf3325cc7e98e33ad7577ebd2b703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5cf3325cc7e98e33ad7577ebd2b703">&#9670;&#160;</a></span>UART_UARTIMSC_BEIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_BEIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e2abc8bbbee9736e5a85ec01011da58" name="a4e2abc8bbbee9736e5a85ec01011da58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2abc8bbbee9736e5a85ec01011da58">&#9670;&#160;</a></span>UART_UARTIMSC_BEIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_BEIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c43014eeca14447badf864e37209ea0" name="a6c43014eeca14447badf864e37209ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c43014eeca14447badf864e37209ea0">&#9670;&#160;</a></span>UART_UARTIMSC_BEIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_BEIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dee53774cd4c9803de9b48f8f3d2509" name="a0dee53774cd4c9803de9b48f8f3d2509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dee53774cd4c9803de9b48f8f3d2509">&#9670;&#160;</a></span>UART_UARTIMSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55895d6a52637e2d1c2e2519874d58b6" name="a55895d6a52637e2d1c2e2519874d58b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55895d6a52637e2d1c2e2519874d58b6">&#9670;&#160;</a></span>UART_UARTIMSC_CTSMIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_CTSMIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a724b9af0952a5cc8c8d69b4f392e6b12" name="a724b9af0952a5cc8c8d69b4f392e6b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a724b9af0952a5cc8c8d69b4f392e6b12">&#9670;&#160;</a></span>UART_UARTIMSC_CTSMIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_CTSMIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9d774564b68b36c70839f8e7deab684" name="ad9d774564b68b36c70839f8e7deab684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d774564b68b36c70839f8e7deab684">&#9670;&#160;</a></span>UART_UARTIMSC_CTSMIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_CTSMIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a773ceaad6bda295aab6d009cdadce9b9" name="a773ceaad6bda295aab6d009cdadce9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a773ceaad6bda295aab6d009cdadce9b9">&#9670;&#160;</a></span>UART_UARTIMSC_CTSMIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_CTSMIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e09cb0f63ccc652a37f1ff714f5053" name="a38e09cb0f63ccc652a37f1ff714f5053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e09cb0f63ccc652a37f1ff714f5053">&#9670;&#160;</a></span>UART_UARTIMSC_CTSMIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_CTSMIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeee97bf1fd6ccb9a9e68cb6032d348fb" name="aeee97bf1fd6ccb9a9e68cb6032d348fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee97bf1fd6ccb9a9e68cb6032d348fb">&#9670;&#160;</a></span>UART_UARTIMSC_DCDMIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DCDMIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06f833f1c2bf0cd557e912dc3a994bbf" name="a06f833f1c2bf0cd557e912dc3a994bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f833f1c2bf0cd557e912dc3a994bbf">&#9670;&#160;</a></span>UART_UARTIMSC_DCDMIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DCDMIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9e9b04763c7e5d742a505cc380b03b0" name="ae9e9b04763c7e5d742a505cc380b03b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e9b04763c7e5d742a505cc380b03b0">&#9670;&#160;</a></span>UART_UARTIMSC_DCDMIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DCDMIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a459e0013a3aff5b0b40bb509ab35b976" name="a459e0013a3aff5b0b40bb509ab35b976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a459e0013a3aff5b0b40bb509ab35b976">&#9670;&#160;</a></span>UART_UARTIMSC_DCDMIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DCDMIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acca7de8309e7942d15f5fd24d1c8a1cd" name="acca7de8309e7942d15f5fd24d1c8a1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca7de8309e7942d15f5fd24d1c8a1cd">&#9670;&#160;</a></span>UART_UARTIMSC_DCDMIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DCDMIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8f1c38cf4fd74aad066791d02d2be85" name="ac8f1c38cf4fd74aad066791d02d2be85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f1c38cf4fd74aad066791d02d2be85">&#9670;&#160;</a></span>UART_UARTIMSC_DSRMIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DSRMIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc5b1905dce9ae3e96139b0e80b80d2b" name="adc5b1905dce9ae3e96139b0e80b80d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc5b1905dce9ae3e96139b0e80b80d2b">&#9670;&#160;</a></span>UART_UARTIMSC_DSRMIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DSRMIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1d52856294f43c5b584231c929422e0" name="ac1d52856294f43c5b584231c929422e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1d52856294f43c5b584231c929422e0">&#9670;&#160;</a></span>UART_UARTIMSC_DSRMIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DSRMIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad076155f76bff45d173528b6301b7a83" name="ad076155f76bff45d173528b6301b7a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad076155f76bff45d173528b6301b7a83">&#9670;&#160;</a></span>UART_UARTIMSC_DSRMIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DSRMIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a942333950d422f4827f0e2d531439555" name="a942333950d422f4827f0e2d531439555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942333950d422f4827f0e2d531439555">&#9670;&#160;</a></span>UART_UARTIMSC_DSRMIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_DSRMIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa093871623e82278fb2bfe045e1d5264" name="aa093871623e82278fb2bfe045e1d5264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa093871623e82278fb2bfe045e1d5264">&#9670;&#160;</a></span>UART_UARTIMSC_FEIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_FEIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe44a1d01df07a16a784de282444d63" name="a0fe44a1d01df07a16a784de282444d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe44a1d01df07a16a784de282444d63">&#9670;&#160;</a></span>UART_UARTIMSC_FEIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_FEIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace5e5acf6f86eda961111c74adfdc9a8" name="ace5e5acf6f86eda961111c74adfdc9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5e5acf6f86eda961111c74adfdc9a8">&#9670;&#160;</a></span>UART_UARTIMSC_FEIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_FEIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14fe7a34cc9ca4b68bc945cd222ee1d1" name="a14fe7a34cc9ca4b68bc945cd222ee1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14fe7a34cc9ca4b68bc945cd222ee1d1">&#9670;&#160;</a></span>UART_UARTIMSC_FEIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_FEIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf6037ff9e10d5fb81692786e4f843d7" name="acf6037ff9e10d5fb81692786e4f843d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6037ff9e10d5fb81692786e4f843d7">&#9670;&#160;</a></span>UART_UARTIMSC_FEIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_FEIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b41765c289f9d42fe656f9bdec809f2" name="a7b41765c289f9d42fe656f9bdec809f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b41765c289f9d42fe656f9bdec809f2">&#9670;&#160;</a></span>UART_UARTIMSC_OEIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_OEIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b2441b18fb571cba3a338e27dd72e6c" name="a1b2441b18fb571cba3a338e27dd72e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b2441b18fb571cba3a338e27dd72e6c">&#9670;&#160;</a></span>UART_UARTIMSC_OEIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_OEIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a066d9183e36818b5730fc9818ea266e8" name="a066d9183e36818b5730fc9818ea266e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066d9183e36818b5730fc9818ea266e8">&#9670;&#160;</a></span>UART_UARTIMSC_OEIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_OEIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4046014d92123be935e0cd6a06e2745" name="ae4046014d92123be935e0cd6a06e2745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4046014d92123be935e0cd6a06e2745">&#9670;&#160;</a></span>UART_UARTIMSC_OEIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_OEIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13f5e313a78edc648d9a169bf6441810" name="a13f5e313a78edc648d9a169bf6441810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f5e313a78edc648d9a169bf6441810">&#9670;&#160;</a></span>UART_UARTIMSC_OEIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_OEIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12c2bf0555b632b725ca89f13cf5f01f" name="a12c2bf0555b632b725ca89f13cf5f01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c2bf0555b632b725ca89f13cf5f01f">&#9670;&#160;</a></span>UART_UARTIMSC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24843430463b0982de0074cda410092f" name="a24843430463b0982de0074cda410092f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24843430463b0982de0074cda410092f">&#9670;&#160;</a></span>UART_UARTIMSC_PEIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_PEIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55b225146ff313fcf7da6412773b9c45" name="a55b225146ff313fcf7da6412773b9c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b225146ff313fcf7da6412773b9c45">&#9670;&#160;</a></span>UART_UARTIMSC_PEIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_PEIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ed8de83d643d0b495051874761ce41c" name="a7ed8de83d643d0b495051874761ce41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed8de83d643d0b495051874761ce41c">&#9670;&#160;</a></span>UART_UARTIMSC_PEIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_PEIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac722c3a3248c14e51abf6b4542b0979e" name="ac722c3a3248c14e51abf6b4542b0979e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac722c3a3248c14e51abf6b4542b0979e">&#9670;&#160;</a></span>UART_UARTIMSC_PEIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_PEIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af32b27fabc6a0b01d7c365cc5f68bf3d" name="af32b27fabc6a0b01d7c365cc5f68bf3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af32b27fabc6a0b01d7c365cc5f68bf3d">&#9670;&#160;</a></span>UART_UARTIMSC_PEIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_PEIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81be0cab8b416cafc0589dd6ae7d9fe0" name="a81be0cab8b416cafc0589dd6ae7d9fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81be0cab8b416cafc0589dd6ae7d9fe0">&#9670;&#160;</a></span>UART_UARTIMSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb04502a48b6aa7666b95188a199bfa1" name="aeb04502a48b6aa7666b95188a199bfa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb04502a48b6aa7666b95188a199bfa1">&#9670;&#160;</a></span>UART_UARTIMSC_RIMIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RIMIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2faa47f3ce4aba17b002be169f993d08" name="a2faa47f3ce4aba17b002be169f993d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2faa47f3ce4aba17b002be169f993d08">&#9670;&#160;</a></span>UART_UARTIMSC_RIMIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RIMIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b6339bd583cf973f9faacbdd553deb7" name="a2b6339bd583cf973f9faacbdd553deb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6339bd583cf973f9faacbdd553deb7">&#9670;&#160;</a></span>UART_UARTIMSC_RIMIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RIMIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a588b5c580d49c2d234168ce234be1228" name="a588b5c580d49c2d234168ce234be1228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588b5c580d49c2d234168ce234be1228">&#9670;&#160;</a></span>UART_UARTIMSC_RIMIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RIMIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad613ab21fd724cbfdc98f4f2b845a679" name="ad613ab21fd724cbfdc98f4f2b845a679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad613ab21fd724cbfdc98f4f2b845a679">&#9670;&#160;</a></span>UART_UARTIMSC_RIMIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RIMIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39294b37dfb5dd5c477be81637196bd5" name="a39294b37dfb5dd5c477be81637196bd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39294b37dfb5dd5c477be81637196bd5">&#9670;&#160;</a></span>UART_UARTIMSC_RTIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RTIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10a2d828fabbdd22bf64a466b93a6634" name="a10a2d828fabbdd22bf64a466b93a6634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a2d828fabbdd22bf64a466b93a6634">&#9670;&#160;</a></span>UART_UARTIMSC_RTIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RTIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43217a1e08afa85201ebc9f5950bd37f" name="a43217a1e08afa85201ebc9f5950bd37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43217a1e08afa85201ebc9f5950bd37f">&#9670;&#160;</a></span>UART_UARTIMSC_RTIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RTIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c1221b55460c1ed67cb7b322333a0ec" name="a1c1221b55460c1ed67cb7b322333a0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1221b55460c1ed67cb7b322333a0ec">&#9670;&#160;</a></span>UART_UARTIMSC_RTIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RTIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47b0a00eef1253b490735f2f70777694" name="a47b0a00eef1253b490735f2f70777694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47b0a00eef1253b490735f2f70777694">&#9670;&#160;</a></span>UART_UARTIMSC_RTIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RTIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b90f8ba56b3c53998d8e0e2db3972e3" name="a4b90f8ba56b3c53998d8e0e2db3972e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b90f8ba56b3c53998d8e0e2db3972e3">&#9670;&#160;</a></span>UART_UARTIMSC_RXIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RXIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ea74261ddd7d55a9e2c21158b79a1c0" name="a9ea74261ddd7d55a9e2c21158b79a1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea74261ddd7d55a9e2c21158b79a1c0">&#9670;&#160;</a></span>UART_UARTIMSC_RXIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RXIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14f3b67495136cb4148e00a797209d98" name="a14f3b67495136cb4148e00a797209d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f3b67495136cb4148e00a797209d98">&#9670;&#160;</a></span>UART_UARTIMSC_RXIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RXIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1584a11f2536dcc38e23d65d04d5ac83" name="a1584a11f2536dcc38e23d65d04d5ac83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1584a11f2536dcc38e23d65d04d5ac83">&#9670;&#160;</a></span>UART_UARTIMSC_RXIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RXIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0f018c60349c5a28af07ff6b8d72eed" name="ae0f018c60349c5a28af07ff6b8d72eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f018c60349c5a28af07ff6b8d72eed">&#9670;&#160;</a></span>UART_UARTIMSC_RXIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_RXIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cf9c4a8bc7a9c8ee59d876524c11c0f" name="a0cf9c4a8bc7a9c8ee59d876524c11c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf9c4a8bc7a9c8ee59d876524c11c0f">&#9670;&#160;</a></span>UART_UARTIMSC_TXIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_TXIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c2cffab1103f9b442f5c995710a61fc" name="a8c2cffab1103f9b442f5c995710a61fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c2cffab1103f9b442f5c995710a61fc">&#9670;&#160;</a></span>UART_UARTIMSC_TXIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_TXIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e3994559a64acfda5c305c2b1c36a72" name="a7e3994559a64acfda5c305c2b1c36a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e3994559a64acfda5c305c2b1c36a72">&#9670;&#160;</a></span>UART_UARTIMSC_TXIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_TXIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7165e35edb45f2d71e2153337d0c11d7" name="a7165e35edb45f2d71e2153337d0c11d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7165e35edb45f2d71e2153337d0c11d7">&#9670;&#160;</a></span>UART_UARTIMSC_TXIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_TXIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adee4e18764109562cc4e3dd263195ea1" name="adee4e18764109562cc4e3dd263195ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee4e18764109562cc4e3dd263195ea1">&#9670;&#160;</a></span>UART_UARTIMSC_TXIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTIMSC_TXIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fdfaad4121e93b858069b3ea0dc3654" name="a6fdfaad4121e93b858069b3ea0dc3654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fdfaad4121e93b858069b3ea0dc3654">&#9670;&#160;</a></span>UART_UARTLCR_H_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dc39f00fbafa8bc643bec4fd60e635f" name="a1dc39f00fbafa8bc643bec4fd60e635f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc39f00fbafa8bc643bec4fd60e635f">&#9670;&#160;</a></span>UART_UARTLCR_H_BRK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_BRK_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a42da41a70bcdf6406c4cb0491936b6" name="a7a42da41a70bcdf6406c4cb0491936b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a42da41a70bcdf6406c4cb0491936b6">&#9670;&#160;</a></span>UART_UARTLCR_H_BRK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_BRK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4193638daaf63ab32ec0e088b1a8555c" name="a4193638daaf63ab32ec0e088b1a8555c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4193638daaf63ab32ec0e088b1a8555c">&#9670;&#160;</a></span>UART_UARTLCR_H_BRK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_BRK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a006b44aeb0432eb108237ea4a6780870" name="a006b44aeb0432eb108237ea4a6780870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006b44aeb0432eb108237ea4a6780870">&#9670;&#160;</a></span>UART_UARTLCR_H_BRK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_BRK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a920eeab7c16c05c640f567a7aca25a34" name="a920eeab7c16c05c640f567a7aca25a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920eeab7c16c05c640f567a7aca25a34">&#9670;&#160;</a></span>UART_UARTLCR_H_BRK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_BRK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a460e8d7b412de528761d1870321a16ac" name="a460e8d7b412de528761d1870321a16ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a460e8d7b412de528761d1870321a16ac">&#9670;&#160;</a></span>UART_UARTLCR_H_EPS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_EPS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1d970c9b5d437aca76363a20f7290cb" name="aa1d970c9b5d437aca76363a20f7290cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1d970c9b5d437aca76363a20f7290cb">&#9670;&#160;</a></span>UART_UARTLCR_H_EPS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_EPS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a0305623c342c0579b967c285dcb80c" name="a8a0305623c342c0579b967c285dcb80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0305623c342c0579b967c285dcb80c">&#9670;&#160;</a></span>UART_UARTLCR_H_EPS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_EPS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ddf980f13036183ad758c450671d1cd" name="a0ddf980f13036183ad758c450671d1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ddf980f13036183ad758c450671d1cd">&#9670;&#160;</a></span>UART_UARTLCR_H_EPS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_EPS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52aff4d703610e6b01ea1594d3873bdf" name="a52aff4d703610e6b01ea1594d3873bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52aff4d703610e6b01ea1594d3873bdf">&#9670;&#160;</a></span>UART_UARTLCR_H_EPS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_EPS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2c47a06abba54787a9c68f1a2daefd8" name="aa2c47a06abba54787a9c68f1a2daefd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c47a06abba54787a9c68f1a2daefd8">&#9670;&#160;</a></span>UART_UARTLCR_H_FEN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_FEN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a72d9d0ae6f6d24a1866e3801c55b0e" name="a6a72d9d0ae6f6d24a1866e3801c55b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a72d9d0ae6f6d24a1866e3801c55b0e">&#9670;&#160;</a></span>UART_UARTLCR_H_FEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_FEN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49d4abb6b3a4f4c583d27450a32678d8" name="a49d4abb6b3a4f4c583d27450a32678d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d4abb6b3a4f4c583d27450a32678d8">&#9670;&#160;</a></span>UART_UARTLCR_H_FEN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_FEN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6057fb827d747e23c1ddeda9cebc58c" name="aa6057fb827d747e23c1ddeda9cebc58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6057fb827d747e23c1ddeda9cebc58c">&#9670;&#160;</a></span>UART_UARTLCR_H_FEN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_FEN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98cfba0060900182ee2bfe20109e05a5" name="a98cfba0060900182ee2bfe20109e05a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98cfba0060900182ee2bfe20109e05a5">&#9670;&#160;</a></span>UART_UARTLCR_H_FEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_FEN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90812b9b9afd22b563100c57c9005398" name="a90812b9b9afd22b563100c57c9005398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90812b9b9afd22b563100c57c9005398">&#9670;&#160;</a></span>UART_UARTLCR_H_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ae0d9335a09991a2e135cb6136dffc2" name="a6ae0d9335a09991a2e135cb6136dffc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae0d9335a09991a2e135cb6136dffc2">&#9670;&#160;</a></span>UART_UARTLCR_H_PEN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_PEN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1424403510f250866ece96c0de6c44bb" name="a1424403510f250866ece96c0de6c44bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1424403510f250866ece96c0de6c44bb">&#9670;&#160;</a></span>UART_UARTLCR_H_PEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_PEN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a866442383296c5db139b7a8917b88983" name="a866442383296c5db139b7a8917b88983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866442383296c5db139b7a8917b88983">&#9670;&#160;</a></span>UART_UARTLCR_H_PEN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_PEN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6969516124a683111fb5c5af20e1aa4e" name="a6969516124a683111fb5c5af20e1aa4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6969516124a683111fb5c5af20e1aa4e">&#9670;&#160;</a></span>UART_UARTLCR_H_PEN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_PEN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1285e62cac0304cd9345a86f4f6f4aa7" name="a1285e62cac0304cd9345a86f4f6f4aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1285e62cac0304cd9345a86f4f6f4aa7">&#9670;&#160;</a></span>UART_UARTLCR_H_PEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_PEN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a899acbd07ec6bce10a0ef47cc14a1e8f" name="a899acbd07ec6bce10a0ef47cc14a1e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899acbd07ec6bce10a0ef47cc14a1e8f">&#9670;&#160;</a></span>UART_UARTLCR_H_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31ff93a617f0325191161ecaae608d27" name="a31ff93a617f0325191161ecaae608d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ff93a617f0325191161ecaae608d27">&#9670;&#160;</a></span>UART_UARTLCR_H_SPS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_SPS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74bae9af494b72cf1d059a6f204e23ac" name="a74bae9af494b72cf1d059a6f204e23ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74bae9af494b72cf1d059a6f204e23ac">&#9670;&#160;</a></span>UART_UARTLCR_H_SPS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_SPS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bc0dff9018c8e33b833b9354471f922" name="a2bc0dff9018c8e33b833b9354471f922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc0dff9018c8e33b833b9354471f922">&#9670;&#160;</a></span>UART_UARTLCR_H_SPS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_SPS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a204321073a24788106c025ba3c3609" name="a9a204321073a24788106c025ba3c3609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a204321073a24788106c025ba3c3609">&#9670;&#160;</a></span>UART_UARTLCR_H_SPS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_SPS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8a40da3f5c95d0cf5bf0b5a9c95a17e" name="ae8a40da3f5c95d0cf5bf0b5a9c95a17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a40da3f5c95d0cf5bf0b5a9c95a17e">&#9670;&#160;</a></span>UART_UARTLCR_H_SPS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_SPS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf8ccaa03ebe9ae36234f7c4cd7930af" name="aaf8ccaa03ebe9ae36234f7c4cd7930af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8ccaa03ebe9ae36234f7c4cd7930af">&#9670;&#160;</a></span>UART_UARTLCR_H_STP2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_STP2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11d3bf4c0a682e165dd9f9fc0d9bcc65" name="a11d3bf4c0a682e165dd9f9fc0d9bcc65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11d3bf4c0a682e165dd9f9fc0d9bcc65">&#9670;&#160;</a></span>UART_UARTLCR_H_STP2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_STP2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca514f7726f3686722f6eceda6ececad" name="aca514f7726f3686722f6eceda6ececad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca514f7726f3686722f6eceda6ececad">&#9670;&#160;</a></span>UART_UARTLCR_H_STP2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_STP2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5178c3db272739a4042027265fa12f64" name="a5178c3db272739a4042027265fa12f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5178c3db272739a4042027265fa12f64">&#9670;&#160;</a></span>UART_UARTLCR_H_STP2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_STP2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac16546073fc22be5e412b65f4098a67f" name="ac16546073fc22be5e412b65f4098a67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac16546073fc22be5e412b65f4098a67f">&#9670;&#160;</a></span>UART_UARTLCR_H_STP2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_STP2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e4d8d950b7b856a88614a40224c9e56" name="a6e4d8d950b7b856a88614a40224c9e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e4d8d950b7b856a88614a40224c9e56">&#9670;&#160;</a></span>UART_UARTLCR_H_WLEN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_WLEN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f57d99ec805ac26f2cecca0d044805b" name="a0f57d99ec805ac26f2cecca0d044805b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f57d99ec805ac26f2cecca0d044805b">&#9670;&#160;</a></span>UART_UARTLCR_H_WLEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_WLEN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbbd7f038f19b4e00e715a2ab396fdcd" name="afbbd7f038f19b4e00e715a2ab396fdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbbd7f038f19b4e00e715a2ab396fdcd">&#9670;&#160;</a></span>UART_UARTLCR_H_WLEN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_WLEN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6005c2ba9a66cd91f8146a22cf9e39df" name="a6005c2ba9a66cd91f8146a22cf9e39df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6005c2ba9a66cd91f8146a22cf9e39df">&#9670;&#160;</a></span>UART_UARTLCR_H_WLEN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_WLEN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f98c926dcaf2d7d8b4f75052e34bfe1" name="a6f98c926dcaf2d7d8b4f75052e34bfe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f98c926dcaf2d7d8b4f75052e34bfe1">&#9670;&#160;</a></span>UART_UARTLCR_H_WLEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTLCR_H_WLEN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c689c2c69bc92198cd58de94eda2273" name="a2c689c2c69bc92198cd58de94eda2273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c689c2c69bc92198cd58de94eda2273">&#9670;&#160;</a></span>UART_UARTMIS_BEMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_BEMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77f5fe5ff7646ee6ee5c1cdf69c4f7d2" name="a77f5fe5ff7646ee6ee5c1cdf69c4f7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f5fe5ff7646ee6ee5c1cdf69c4f7d2">&#9670;&#160;</a></span>UART_UARTMIS_BEMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_BEMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a247bce7251550fe79b305ead7455baa9" name="a247bce7251550fe79b305ead7455baa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247bce7251550fe79b305ead7455baa9">&#9670;&#160;</a></span>UART_UARTMIS_BEMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_BEMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac118c6c9f990cff3b61e8be0c49984ee" name="ac118c6c9f990cff3b61e8be0c49984ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac118c6c9f990cff3b61e8be0c49984ee">&#9670;&#160;</a></span>UART_UARTMIS_BEMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_BEMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace7740011677d3ed49d5680e3ed76add" name="ace7740011677d3ed49d5680e3ed76add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7740011677d3ed49d5680e3ed76add">&#9670;&#160;</a></span>UART_UARTMIS_BEMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_BEMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed9bdd3860b6581a6e024210f1a0fd73" name="aed9bdd3860b6581a6e024210f1a0fd73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9bdd3860b6581a6e024210f1a0fd73">&#9670;&#160;</a></span>UART_UARTMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37d53944237022b7c7c9c58030338d24" name="a37d53944237022b7c7c9c58030338d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d53944237022b7c7c9c58030338d24">&#9670;&#160;</a></span>UART_UARTMIS_CTSMMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_CTSMMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66b891adc3249c4216eb10a61076da23" name="a66b891adc3249c4216eb10a61076da23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66b891adc3249c4216eb10a61076da23">&#9670;&#160;</a></span>UART_UARTMIS_CTSMMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_CTSMMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bd9bb632abb4c4057c180eb8704c026" name="a1bd9bb632abb4c4057c180eb8704c026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd9bb632abb4c4057c180eb8704c026">&#9670;&#160;</a></span>UART_UARTMIS_CTSMMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_CTSMMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d63fcb93882c7458c6d74a8a6c6b986" name="a6d63fcb93882c7458c6d74a8a6c6b986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d63fcb93882c7458c6d74a8a6c6b986">&#9670;&#160;</a></span>UART_UARTMIS_CTSMMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_CTSMMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18a755a2c6788a160d3c537995ed1942" name="a18a755a2c6788a160d3c537995ed1942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a755a2c6788a160d3c537995ed1942">&#9670;&#160;</a></span>UART_UARTMIS_CTSMMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_CTSMMIS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42d6bbd9e23f69390d090a3f4da99c37" name="a42d6bbd9e23f69390d090a3f4da99c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d6bbd9e23f69390d090a3f4da99c37">&#9670;&#160;</a></span>UART_UARTMIS_DCDMMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DCDMMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54889d5ec7dfa1946a3c322794b2eabb" name="a54889d5ec7dfa1946a3c322794b2eabb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54889d5ec7dfa1946a3c322794b2eabb">&#9670;&#160;</a></span>UART_UARTMIS_DCDMMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DCDMMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9654831145fb6d6ad445a9480581c310" name="a9654831145fb6d6ad445a9480581c310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9654831145fb6d6ad445a9480581c310">&#9670;&#160;</a></span>UART_UARTMIS_DCDMMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DCDMMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a366d086b73780b2af27278e470406870" name="a366d086b73780b2af27278e470406870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366d086b73780b2af27278e470406870">&#9670;&#160;</a></span>UART_UARTMIS_DCDMMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DCDMMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a969738949858357c3f281756d8b34f8b" name="a969738949858357c3f281756d8b34f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969738949858357c3f281756d8b34f8b">&#9670;&#160;</a></span>UART_UARTMIS_DCDMMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DCDMMIS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94daaf0198b80dd348da0e0db66ced74" name="a94daaf0198b80dd348da0e0db66ced74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94daaf0198b80dd348da0e0db66ced74">&#9670;&#160;</a></span>UART_UARTMIS_DSRMMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DSRMMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afebf3e1f7758e2be06e87102f52aa320" name="afebf3e1f7758e2be06e87102f52aa320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afebf3e1f7758e2be06e87102f52aa320">&#9670;&#160;</a></span>UART_UARTMIS_DSRMMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DSRMMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bfe82cd1310e3b7f9d3b210c09de989" name="a2bfe82cd1310e3b7f9d3b210c09de989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bfe82cd1310e3b7f9d3b210c09de989">&#9670;&#160;</a></span>UART_UARTMIS_DSRMMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DSRMMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa31588a533a543ab2f862b97752adb3b" name="aa31588a533a543ab2f862b97752adb3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa31588a533a543ab2f862b97752adb3b">&#9670;&#160;</a></span>UART_UARTMIS_DSRMMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DSRMMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a168852f24e657bf53eab87e6c927c0ad" name="a168852f24e657bf53eab87e6c927c0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168852f24e657bf53eab87e6c927c0ad">&#9670;&#160;</a></span>UART_UARTMIS_DSRMMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_DSRMMIS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe6f265536b1825b0164193c13bab866" name="abe6f265536b1825b0164193c13bab866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6f265536b1825b0164193c13bab866">&#9670;&#160;</a></span>UART_UARTMIS_FEMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_FEMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c9838da59b06828c80cbf9f8d3634b2" name="a7c9838da59b06828c80cbf9f8d3634b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c9838da59b06828c80cbf9f8d3634b2">&#9670;&#160;</a></span>UART_UARTMIS_FEMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_FEMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31c51ffefd211fcc475566865d6ea5e7" name="a31c51ffefd211fcc475566865d6ea5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c51ffefd211fcc475566865d6ea5e7">&#9670;&#160;</a></span>UART_UARTMIS_FEMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_FEMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a52568e666bd94c50a7a3633e9489cb" name="a1a52568e666bd94c50a7a3633e9489cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a52568e666bd94c50a7a3633e9489cb">&#9670;&#160;</a></span>UART_UARTMIS_FEMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_FEMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ba7d3af196ee13e4aa3475a51cb0309" name="a3ba7d3af196ee13e4aa3475a51cb0309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba7d3af196ee13e4aa3475a51cb0309">&#9670;&#160;</a></span>UART_UARTMIS_FEMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_FEMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c1f25a889ec603b1487fd4c4f3ad42f" name="a9c1f25a889ec603b1487fd4c4f3ad42f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1f25a889ec603b1487fd4c4f3ad42f">&#9670;&#160;</a></span>UART_UARTMIS_OEMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_OEMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6584b155996696fe5cabf4c5bd50b742" name="a6584b155996696fe5cabf4c5bd50b742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6584b155996696fe5cabf4c5bd50b742">&#9670;&#160;</a></span>UART_UARTMIS_OEMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_OEMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa212a0a7d7442280563b3d784b84eb11" name="aa212a0a7d7442280563b3d784b84eb11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa212a0a7d7442280563b3d784b84eb11">&#9670;&#160;</a></span>UART_UARTMIS_OEMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_OEMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdbbefdf38bf506635ca4fd67fda8422" name="afdbbefdf38bf506635ca4fd67fda8422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbbefdf38bf506635ca4fd67fda8422">&#9670;&#160;</a></span>UART_UARTMIS_OEMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_OEMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b52fd6a49bd569501741bfd96be1e02" name="a4b52fd6a49bd569501741bfd96be1e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b52fd6a49bd569501741bfd96be1e02">&#9670;&#160;</a></span>UART_UARTMIS_OEMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_OEMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96df78ecfb86379615a1872299b9092b" name="a96df78ecfb86379615a1872299b9092b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96df78ecfb86379615a1872299b9092b">&#9670;&#160;</a></span>UART_UARTMIS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a949c7786e1ceecb40ed013cf2960a5a6" name="a949c7786e1ceecb40ed013cf2960a5a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949c7786e1ceecb40ed013cf2960a5a6">&#9670;&#160;</a></span>UART_UARTMIS_PEMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_PEMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8ebfd3567ccec9ced8b09be5024ec99" name="ad8ebfd3567ccec9ced8b09be5024ec99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8ebfd3567ccec9ced8b09be5024ec99">&#9670;&#160;</a></span>UART_UARTMIS_PEMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_PEMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67ee67e3fe43d9573dbaefbed062b8d6" name="a67ee67e3fe43d9573dbaefbed062b8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ee67e3fe43d9573dbaefbed062b8d6">&#9670;&#160;</a></span>UART_UARTMIS_PEMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_PEMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a194c4a58d657e704bdd00be89eb7318c" name="a194c4a58d657e704bdd00be89eb7318c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a194c4a58d657e704bdd00be89eb7318c">&#9670;&#160;</a></span>UART_UARTMIS_PEMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_PEMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7455511d6a5e3f673930ffcd1ad7918f" name="a7455511d6a5e3f673930ffcd1ad7918f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7455511d6a5e3f673930ffcd1ad7918f">&#9670;&#160;</a></span>UART_UARTMIS_PEMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_PEMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3333ce69c942436bbf3420811e5cc1bd" name="a3333ce69c942436bbf3420811e5cc1bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3333ce69c942436bbf3420811e5cc1bd">&#9670;&#160;</a></span>UART_UARTMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad37b111ee58e77fc09fa03d41e82918c" name="ad37b111ee58e77fc09fa03d41e82918c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad37b111ee58e77fc09fa03d41e82918c">&#9670;&#160;</a></span>UART_UARTMIS_RIMMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RIMMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5f8e9ba1d35f9f63d6fc8d08a649984" name="ae5f8e9ba1d35f9f63d6fc8d08a649984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f8e9ba1d35f9f63d6fc8d08a649984">&#9670;&#160;</a></span>UART_UARTMIS_RIMMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RIMMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06026a866fd1950da98f2e65960effe3" name="a06026a866fd1950da98f2e65960effe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06026a866fd1950da98f2e65960effe3">&#9670;&#160;</a></span>UART_UARTMIS_RIMMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RIMMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38377d852e9b926a674eb7ee67b1c2f6" name="a38377d852e9b926a674eb7ee67b1c2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38377d852e9b926a674eb7ee67b1c2f6">&#9670;&#160;</a></span>UART_UARTMIS_RIMMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RIMMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae18d4408821aa63eeefc64ea36864285" name="ae18d4408821aa63eeefc64ea36864285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18d4408821aa63eeefc64ea36864285">&#9670;&#160;</a></span>UART_UARTMIS_RIMMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RIMMIS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac090801882acfd86d46f211a077e0554" name="ac090801882acfd86d46f211a077e0554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac090801882acfd86d46f211a077e0554">&#9670;&#160;</a></span>UART_UARTMIS_RTMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RTMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92c43b3f85f41d394770669ae5ed816a" name="a92c43b3f85f41d394770669ae5ed816a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92c43b3f85f41d394770669ae5ed816a">&#9670;&#160;</a></span>UART_UARTMIS_RTMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RTMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac78aac7b79a087d6de492954f07f8745" name="ac78aac7b79a087d6de492954f07f8745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78aac7b79a087d6de492954f07f8745">&#9670;&#160;</a></span>UART_UARTMIS_RTMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RTMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf5cb9054091912e20bb593579edad63" name="acf5cb9054091912e20bb593579edad63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5cb9054091912e20bb593579edad63">&#9670;&#160;</a></span>UART_UARTMIS_RTMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RTMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbc1a7fa91797990f46fe7b3809ee986" name="abbc1a7fa91797990f46fe7b3809ee986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbc1a7fa91797990f46fe7b3809ee986">&#9670;&#160;</a></span>UART_UARTMIS_RTMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RTMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a921137bcd199182d5e6020664dd1b205" name="a921137bcd199182d5e6020664dd1b205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a921137bcd199182d5e6020664dd1b205">&#9670;&#160;</a></span>UART_UARTMIS_RXMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RXMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed91814947b0e9476299e288cefaef83" name="aed91814947b0e9476299e288cefaef83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed91814947b0e9476299e288cefaef83">&#9670;&#160;</a></span>UART_UARTMIS_RXMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RXMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a733a76176bc942421e3f0d3f44be65ff" name="a733a76176bc942421e3f0d3f44be65ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a733a76176bc942421e3f0d3f44be65ff">&#9670;&#160;</a></span>UART_UARTMIS_RXMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RXMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1aa3599b99cac36a2c23072e20c6a3e" name="ab1aa3599b99cac36a2c23072e20c6a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1aa3599b99cac36a2c23072e20c6a3e">&#9670;&#160;</a></span>UART_UARTMIS_RXMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RXMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79603567cc24d55c3be50318de8efe15" name="a79603567cc24d55c3be50318de8efe15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79603567cc24d55c3be50318de8efe15">&#9670;&#160;</a></span>UART_UARTMIS_RXMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_RXMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa21b472aa2185f0710555c26f0ff34ab" name="aa21b472aa2185f0710555c26f0ff34ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21b472aa2185f0710555c26f0ff34ab">&#9670;&#160;</a></span>UART_UARTMIS_TXMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_TXMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94a5502164f87b7abcab6d3b5276d2a2" name="a94a5502164f87b7abcab6d3b5276d2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a5502164f87b7abcab6d3b5276d2a2">&#9670;&#160;</a></span>UART_UARTMIS_TXMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_TXMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae11881a1cf237a231d9236e6cb556f8e" name="ae11881a1cf237a231d9236e6cb556f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae11881a1cf237a231d9236e6cb556f8e">&#9670;&#160;</a></span>UART_UARTMIS_TXMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_TXMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02199d1e56370f2462de16c4c0bbb38e" name="a02199d1e56370f2462de16c4c0bbb38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02199d1e56370f2462de16c4c0bbb38e">&#9670;&#160;</a></span>UART_UARTMIS_TXMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_TXMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2158241114b95928fd53ac4106dafd69" name="a2158241114b95928fd53ac4106dafd69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2158241114b95928fd53ac4106dafd69">&#9670;&#160;</a></span>UART_UARTMIS_TXMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTMIS_TXMIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2df20b8e53dbadf3b2cd49bdb78160c6" name="a2df20b8e53dbadf3b2cd49bdb78160c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df20b8e53dbadf3b2cd49bdb78160c6">&#9670;&#160;</a></span>UART_UARTPCELLID0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a235f949fbac10f772e699daa96798685" name="a235f949fbac10f772e699daa96798685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235f949fbac10f772e699daa96798685">&#9670;&#160;</a></span>UART_UARTPCELLID0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae47bab2f773cc6a2cc490f51afcdfee0" name="ae47bab2f773cc6a2cc490f51afcdfee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47bab2f773cc6a2cc490f51afcdfee0">&#9670;&#160;</a></span>UART_UARTPCELLID0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3722f8be9aca1564d880e8385a841b4" name="aa3722f8be9aca1564d880e8385a841b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3722f8be9aca1564d880e8385a841b4">&#9670;&#160;</a></span>UART_UARTPCELLID0_UARTPCELLID0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID0_UARTPCELLID0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41250936111f91b97cb2222181a598c3" name="a41250936111f91b97cb2222181a598c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41250936111f91b97cb2222181a598c3">&#9670;&#160;</a></span>UART_UARTPCELLID0_UARTPCELLID0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID0_UARTPCELLID0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b00dc4bcc5a71112f3ddb6fe2f85a3a" name="a8b00dc4bcc5a71112f3ddb6fe2f85a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b00dc4bcc5a71112f3ddb6fe2f85a3a">&#9670;&#160;</a></span>UART_UARTPCELLID0_UARTPCELLID0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID0_UARTPCELLID0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa98b18d01ec94d2f110128ca6a0dc1d4" name="aa98b18d01ec94d2f110128ca6a0dc1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa98b18d01ec94d2f110128ca6a0dc1d4">&#9670;&#160;</a></span>UART_UARTPCELLID0_UARTPCELLID0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID0_UARTPCELLID0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80ebffa6a1168c9837b5e9ebbfdab099" name="a80ebffa6a1168c9837b5e9ebbfdab099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ebffa6a1168c9837b5e9ebbfdab099">&#9670;&#160;</a></span>UART_UARTPCELLID0_UARTPCELLID0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID0_UARTPCELLID0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f15aab6a2d03b70523803850b4e7998" name="a5f15aab6a2d03b70523803850b4e7998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f15aab6a2d03b70523803850b4e7998">&#9670;&#160;</a></span>UART_UARTPCELLID1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a016acdf4819ab482e49ed75f5e18e1c6" name="a016acdf4819ab482e49ed75f5e18e1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016acdf4819ab482e49ed75f5e18e1c6">&#9670;&#160;</a></span>UART_UARTPCELLID1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b82049f3f3d93a5a4e48d99dd900242" name="a0b82049f3f3d93a5a4e48d99dd900242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b82049f3f3d93a5a4e48d99dd900242">&#9670;&#160;</a></span>UART_UARTPCELLID1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1a960f3babe2469cfdc6dd635c9b409" name="af1a960f3babe2469cfdc6dd635c9b409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1a960f3babe2469cfdc6dd635c9b409">&#9670;&#160;</a></span>UART_UARTPCELLID1_UARTPCELLID1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID1_UARTPCELLID1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7d9929ee75c0403cd0f49ab8dab72d4" name="ab7d9929ee75c0403cd0f49ab8dab72d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d9929ee75c0403cd0f49ab8dab72d4">&#9670;&#160;</a></span>UART_UARTPCELLID1_UARTPCELLID1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID1_UARTPCELLID1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7004ff9fe015744e169f28ef4c5a18a5" name="a7004ff9fe015744e169f28ef4c5a18a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7004ff9fe015744e169f28ef4c5a18a5">&#9670;&#160;</a></span>UART_UARTPCELLID1_UARTPCELLID1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID1_UARTPCELLID1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a672c8c4cd05f55352eb3c6c7dc27259e" name="a672c8c4cd05f55352eb3c6c7dc27259e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672c8c4cd05f55352eb3c6c7dc27259e">&#9670;&#160;</a></span>UART_UARTPCELLID1_UARTPCELLID1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID1_UARTPCELLID1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6f055a5e0282ff135528d6744cc5b20" name="aa6f055a5e0282ff135528d6744cc5b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f055a5e0282ff135528d6744cc5b20">&#9670;&#160;</a></span>UART_UARTPCELLID1_UARTPCELLID1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID1_UARTPCELLID1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xf0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac68f16b933cc762cf655b7c2d712f15" name="aac68f16b933cc762cf655b7c2d712f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac68f16b933cc762cf655b7c2d712f15">&#9670;&#160;</a></span>UART_UARTPCELLID2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6672b92bbb7f5409eaadb9cf3f885908" name="a6672b92bbb7f5409eaadb9cf3f885908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6672b92bbb7f5409eaadb9cf3f885908">&#9670;&#160;</a></span>UART_UARTPCELLID2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID2_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dca3675480c30977bcd925ef1fe3921" name="a3dca3675480c30977bcd925ef1fe3921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dca3675480c30977bcd925ef1fe3921">&#9670;&#160;</a></span>UART_UARTPCELLID2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000005)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff6f73f9b3615cb0203ac13e33787ec0" name="aff6f73f9b3615cb0203ac13e33787ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6f73f9b3615cb0203ac13e33787ec0">&#9670;&#160;</a></span>UART_UARTPCELLID2_UARTPCELLID2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID2_UARTPCELLID2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05adf2cfbbbdefad63d872da17033ef9" name="a05adf2cfbbbdefad63d872da17033ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05adf2cfbbbdefad63d872da17033ef9">&#9670;&#160;</a></span>UART_UARTPCELLID2_UARTPCELLID2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID2_UARTPCELLID2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a465b9471306b5b57c29488fe472f9f31" name="a465b9471306b5b57c29488fe472f9f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a465b9471306b5b57c29488fe472f9f31">&#9670;&#160;</a></span>UART_UARTPCELLID2_UARTPCELLID2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID2_UARTPCELLID2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aceeefa4f6c7b1450bbe95fdf81e5297d" name="aceeefa4f6c7b1450bbe95fdf81e5297d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceeefa4f6c7b1450bbe95fdf81e5297d">&#9670;&#160;</a></span>UART_UARTPCELLID2_UARTPCELLID2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID2_UARTPCELLID2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44a9241ff1b91108a19ff40919ef15bd" name="a44a9241ff1b91108a19ff40919ef15bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a9241ff1b91108a19ff40919ef15bd">&#9670;&#160;</a></span>UART_UARTPCELLID2_UARTPCELLID2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID2_UARTPCELLID2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e62ee79745e3a627070f41dc79a4ef2" name="a1e62ee79745e3a627070f41dc79a4ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e62ee79745e3a627070f41dc79a4ef2">&#9670;&#160;</a></span>UART_UARTPCELLID3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78df7ca5377f1ffa2653f24e7319aa54" name="a78df7ca5377f1ffa2653f24e7319aa54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78df7ca5377f1ffa2653f24e7319aa54">&#9670;&#160;</a></span>UART_UARTPCELLID3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID3_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ffc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55b8bf001c12008f20a7079c73159478" name="a55b8bf001c12008f20a7079c73159478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b8bf001c12008f20a7079c73159478">&#9670;&#160;</a></span>UART_UARTPCELLID3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31efde9d90b5fe5219618abd730533a2" name="a31efde9d90b5fe5219618abd730533a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31efde9d90b5fe5219618abd730533a2">&#9670;&#160;</a></span>UART_UARTPCELLID3_UARTPCELLID3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID3_UARTPCELLID3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3552c806f4747e100a5183d38cf323f0" name="a3552c806f4747e100a5183d38cf323f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3552c806f4747e100a5183d38cf323f0">&#9670;&#160;</a></span>UART_UARTPCELLID3_UARTPCELLID3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID3_UARTPCELLID3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4427bf108712079b18d283df3c880651" name="a4427bf108712079b18d283df3c880651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4427bf108712079b18d283df3c880651">&#9670;&#160;</a></span>UART_UARTPCELLID3_UARTPCELLID3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID3_UARTPCELLID3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92fcdde0bcd35109c76b0d0845edb099" name="a92fcdde0bcd35109c76b0d0845edb099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92fcdde0bcd35109c76b0d0845edb099">&#9670;&#160;</a></span>UART_UARTPCELLID3_UARTPCELLID3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID3_UARTPCELLID3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad62df3834a87b9d4fd0fed02e5ef6376" name="ad62df3834a87b9d4fd0fed02e5ef6376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad62df3834a87b9d4fd0fed02e5ef6376">&#9670;&#160;</a></span>UART_UARTPCELLID3_UARTPCELLID3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPCELLID3_UARTPCELLID3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb2236cce4561e1487c452cdd0fb42ac" name="abb2236cce4561e1487c452cdd0fb42ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb2236cce4561e1487c452cdd0fb42ac">&#9670;&#160;</a></span>UART_UARTPERIPHID0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e2bde524877c243dfcb72dfae2039dd" name="a0e2bde524877c243dfcb72dfae2039dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2bde524877c243dfcb72dfae2039dd">&#9670;&#160;</a></span>UART_UARTPERIPHID0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b7f29dd7cbcb305ec9d4a6895c277d6" name="a0b7f29dd7cbcb305ec9d4a6895c277d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b7f29dd7cbcb305ec9d4a6895c277d6">&#9670;&#160;</a></span>UART_UARTPERIPHID0_PARTNUMBER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID0_PARTNUMBER0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbe761bd6bbc6939eda730cf766effd9" name="acbe761bd6bbc6939eda730cf766effd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe761bd6bbc6939eda730cf766effd9">&#9670;&#160;</a></span>UART_UARTPERIPHID0_PARTNUMBER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID0_PARTNUMBER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbdb7110cffcb0975a6167aa3e7be324" name="adbdb7110cffcb0975a6167aa3e7be324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbdb7110cffcb0975a6167aa3e7be324">&#9670;&#160;</a></span>UART_UARTPERIPHID0_PARTNUMBER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID0_PARTNUMBER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7503acae67c312a62c6001a158a1f34" name="ac7503acae67c312a62c6001a158a1f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7503acae67c312a62c6001a158a1f34">&#9670;&#160;</a></span>UART_UARTPERIPHID0_PARTNUMBER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID0_PARTNUMBER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a268db81323e8bdfb9981e1cc682a01fc" name="a268db81323e8bdfb9981e1cc682a01fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268db81323e8bdfb9981e1cc682a01fc">&#9670;&#160;</a></span>UART_UARTPERIPHID0_PARTNUMBER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID0_PARTNUMBER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7151f33aa6ee985265085375cba612a0" name="a7151f33aa6ee985265085375cba612a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7151f33aa6ee985265085375cba612a0">&#9670;&#160;</a></span>UART_UARTPERIPHID0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000011)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad151f384e8e3e19dec7e685aeedd1a86" name="ad151f384e8e3e19dec7e685aeedd1a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad151f384e8e3e19dec7e685aeedd1a86">&#9670;&#160;</a></span>UART_UARTPERIPHID1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a82da9240760c061027d73496c1cc6c" name="a0a82da9240760c061027d73496c1cc6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a82da9240760c061027d73496c1cc6c">&#9670;&#160;</a></span>UART_UARTPERIPHID1_DESIGNER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_DESIGNER0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a353a92b7cd7e9fd5763a0a7810505e1d" name="a353a92b7cd7e9fd5763a0a7810505e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353a92b7cd7e9fd5763a0a7810505e1d">&#9670;&#160;</a></span>UART_UARTPERIPHID1_DESIGNER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_DESIGNER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa136d3e884b43dc21c4baf5e188c70f9" name="aa136d3e884b43dc21c4baf5e188c70f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa136d3e884b43dc21c4baf5e188c70f9">&#9670;&#160;</a></span>UART_UARTPERIPHID1_DESIGNER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_DESIGNER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5282a147a040022f4ce1db50b2e1d03" name="af5282a147a040022f4ce1db50b2e1d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5282a147a040022f4ce1db50b2e1d03">&#9670;&#160;</a></span>UART_UARTPERIPHID1_DESIGNER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_DESIGNER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ce9b4c3b25aebd4192e8fa5c63a479b" name="a4ce9b4c3b25aebd4192e8fa5c63a479b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce9b4c3b25aebd4192e8fa5c63a479b">&#9670;&#160;</a></span>UART_UARTPERIPHID1_DESIGNER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_DESIGNER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90f3e54ade52c26c8b9dffd64023703d" name="a90f3e54ade52c26c8b9dffd64023703d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f3e54ade52c26c8b9dffd64023703d">&#9670;&#160;</a></span>UART_UARTPERIPHID1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cbadbdc6413935ce0fa7a31d2d5413b" name="a6cbadbdc6413935ce0fa7a31d2d5413b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cbadbdc6413935ce0fa7a31d2d5413b">&#9670;&#160;</a></span>UART_UARTPERIPHID1_PARTNUMBER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_PARTNUMBER1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98bb4d72c09f68cf24da1d8c7bb088df" name="a98bb4d72c09f68cf24da1d8c7bb088df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98bb4d72c09f68cf24da1d8c7bb088df">&#9670;&#160;</a></span>UART_UARTPERIPHID1_PARTNUMBER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_PARTNUMBER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a637e5b9c7e63d9cbc9e36a29598a17d4" name="a637e5b9c7e63d9cbc9e36a29598a17d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637e5b9c7e63d9cbc9e36a29598a17d4">&#9670;&#160;</a></span>UART_UARTPERIPHID1_PARTNUMBER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_PARTNUMBER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de12f10104af14fedd5c218755e328b" name="a5de12f10104af14fedd5c218755e328b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de12f10104af14fedd5c218755e328b">&#9670;&#160;</a></span>UART_UARTPERIPHID1_PARTNUMBER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_PARTNUMBER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff851644d3bac889c6e8458da7c89638" name="aff851644d3bac889c6e8458da7c89638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff851644d3bac889c6e8458da7c89638">&#9670;&#160;</a></span>UART_UARTPERIPHID1_PARTNUMBER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_PARTNUMBER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01cbe86c8fb81d6440c7a2beda3fb205" name="a01cbe86c8fb81d6440c7a2beda3fb205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01cbe86c8fb81d6440c7a2beda3fb205">&#9670;&#160;</a></span>UART_UARTPERIPHID1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a419db8d970dd3b23eca1e8f9d0ffd531" name="a419db8d970dd3b23eca1e8f9d0ffd531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419db8d970dd3b23eca1e8f9d0ffd531">&#9670;&#160;</a></span>UART_UARTPERIPHID2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af717f1776c6251abd199eabee80caa27" name="af717f1776c6251abd199eabee80caa27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af717f1776c6251abd199eabee80caa27">&#9670;&#160;</a></span>UART_UARTPERIPHID2_DESIGNER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_DESIGNER1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1431af3872280163a48cd4765d0ceea1" name="a1431af3872280163a48cd4765d0ceea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1431af3872280163a48cd4765d0ceea1">&#9670;&#160;</a></span>UART_UARTPERIPHID2_DESIGNER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_DESIGNER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61cb20dae1f8ca9d5b07ba4a04d1c3f" name="aa61cb20dae1f8ca9d5b07ba4a04d1c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61cb20dae1f8ca9d5b07ba4a04d1c3f">&#9670;&#160;</a></span>UART_UARTPERIPHID2_DESIGNER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_DESIGNER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03935486369f2f0d66a779e63ec50501" name="a03935486369f2f0d66a779e63ec50501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03935486369f2f0d66a779e63ec50501">&#9670;&#160;</a></span>UART_UARTPERIPHID2_DESIGNER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_DESIGNER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d230566edc93074418d3c5dc43ab570" name="a5d230566edc93074418d3c5dc43ab570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d230566edc93074418d3c5dc43ab570">&#9670;&#160;</a></span>UART_UARTPERIPHID2_DESIGNER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_DESIGNER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78dc50bd745e2a179ff95de9f8d17494" name="a78dc50bd745e2a179ff95de9f8d17494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78dc50bd745e2a179ff95de9f8d17494">&#9670;&#160;</a></span>UART_UARTPERIPHID2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fe8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa00cf3b3ad212847ed607ccde454b06e" name="aa00cf3b3ad212847ed607ccde454b06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00cf3b3ad212847ed607ccde454b06e">&#9670;&#160;</a></span>UART_UARTPERIPHID2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac60c7434158de652a21af143ae72dea6" name="ac60c7434158de652a21af143ae72dea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60c7434158de652a21af143ae72dea6">&#9670;&#160;</a></span>UART_UARTPERIPHID2_REVISION_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_REVISION_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67954708df9cd1366352e517f1f3c95a" name="a67954708df9cd1366352e517f1f3c95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67954708df9cd1366352e517f1f3c95a">&#9670;&#160;</a></span>UART_UARTPERIPHID2_REVISION_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_REVISION_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcd511f73d1f9cd90c4e5ac2a06d9a05" name="abcd511f73d1f9cd90c4e5ac2a06d9a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd511f73d1f9cd90c4e5ac2a06d9a05">&#9670;&#160;</a></span>UART_UARTPERIPHID2_REVISION_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_REVISION_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac16f6f247b9de6e973a9959a62c5aee5" name="ac16f6f247b9de6e973a9959a62c5aee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac16f6f247b9de6e973a9959a62c5aee5">&#9670;&#160;</a></span>UART_UARTPERIPHID2_REVISION_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_REVISION_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a003d756fbb7e307fa7a2ad1f21ab67d0" name="a003d756fbb7e307fa7a2ad1f21ab67d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003d756fbb7e307fa7a2ad1f21ab67d0">&#9670;&#160;</a></span>UART_UARTPERIPHID2_REVISION_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID2_REVISION_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77be2ea511f2850efe0648f2095c67a6" name="a77be2ea511f2850efe0648f2095c67a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77be2ea511f2850efe0648f2095c67a6">&#9670;&#160;</a></span>UART_UARTPERIPHID3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bd3a9149ba0d10b541d3a8d02cdb274" name="a8bd3a9149ba0d10b541d3a8d02cdb274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd3a9149ba0d10b541d3a8d02cdb274">&#9670;&#160;</a></span>UART_UARTPERIPHID3_CONFIGURATION_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID3_CONFIGURATION_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41eb8b6a4f31169b9352248d882e4dd1" name="a41eb8b6a4f31169b9352248d882e4dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41eb8b6a4f31169b9352248d882e4dd1">&#9670;&#160;</a></span>UART_UARTPERIPHID3_CONFIGURATION_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID3_CONFIGURATION_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c6fb5ec9fa48eae250edafc136514a5" name="a6c6fb5ec9fa48eae250edafc136514a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c6fb5ec9fa48eae250edafc136514a5">&#9670;&#160;</a></span>UART_UARTPERIPHID3_CONFIGURATION_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID3_CONFIGURATION_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcd6c23537a6b9892a4afd764035f484" name="adcd6c23537a6b9892a4afd764035f484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd6c23537a6b9892a4afd764035f484">&#9670;&#160;</a></span>UART_UARTPERIPHID3_CONFIGURATION_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID3_CONFIGURATION_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76604594706686690dd80d9184a4be90" name="a76604594706686690dd80d9184a4be90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76604594706686690dd80d9184a4be90">&#9670;&#160;</a></span>UART_UARTPERIPHID3_CONFIGURATION_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID3_CONFIGURATION_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca0a9fd2f59b6fb867d2ffdaace811bc" name="aca0a9fd2f59b6fb867d2ffdaace811bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0a9fd2f59b6fb867d2ffdaace811bc">&#9670;&#160;</a></span>UART_UARTPERIPHID3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID3_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fec)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac51ac1c51b77b8b05d5beb3b1fc4a3a8" name="ac51ac1c51b77b8b05d5beb3b1fc4a3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac51ac1c51b77b8b05d5beb3b1fc4a3a8">&#9670;&#160;</a></span>UART_UARTPERIPHID3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTPERIPHID3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cb2e3597deb27d982f9ce13659b1777" name="a9cb2e3597deb27d982f9ce13659b1777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb2e3597deb27d982f9ce13659b1777">&#9670;&#160;</a></span>UART_UARTRIS_BERIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_BERIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad97da53d803ba97c436256194e029f2" name="aad97da53d803ba97c436256194e029f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad97da53d803ba97c436256194e029f2">&#9670;&#160;</a></span>UART_UARTRIS_BERIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_BERIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a477d898b112f136b18027ce3ff10e119" name="a477d898b112f136b18027ce3ff10e119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477d898b112f136b18027ce3ff10e119">&#9670;&#160;</a></span>UART_UARTRIS_BERIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_BERIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a219da40f136513c38f1d3b630e7b89b5" name="a219da40f136513c38f1d3b630e7b89b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219da40f136513c38f1d3b630e7b89b5">&#9670;&#160;</a></span>UART_UARTRIS_BERIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_BERIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87192fc3552fa35e391b9a7c66fe6d75" name="a87192fc3552fa35e391b9a7c66fe6d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87192fc3552fa35e391b9a7c66fe6d75">&#9670;&#160;</a></span>UART_UARTRIS_BERIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_BERIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cfb995f694d611eb42f9d678b07c57f" name="a9cfb995f694d611eb42f9d678b07c57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cfb995f694d611eb42f9d678b07c57f">&#9670;&#160;</a></span>UART_UARTRIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c2824aa7e55d58a5d68fe8f57dcb384" name="a0c2824aa7e55d58a5d68fe8f57dcb384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2824aa7e55d58a5d68fe8f57dcb384">&#9670;&#160;</a></span>UART_UARTRIS_CTSRMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_CTSRMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0f75e1ff69908446adbaee67eb2a0f6" name="ac0f75e1ff69908446adbaee67eb2a0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f75e1ff69908446adbaee67eb2a0f6">&#9670;&#160;</a></span>UART_UARTRIS_CTSRMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_CTSRMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9abb45cd38c2d4ca65dc85f333a7e786" name="a9abb45cd38c2d4ca65dc85f333a7e786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9abb45cd38c2d4ca65dc85f333a7e786">&#9670;&#160;</a></span>UART_UARTRIS_CTSRMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_CTSRMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa12878e5068db8830127935ccf994b9a" name="aa12878e5068db8830127935ccf994b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa12878e5068db8830127935ccf994b9a">&#9670;&#160;</a></span>UART_UARTRIS_CTSRMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_CTSRMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54e1dd3a93946a2e08571b413ee5ef2e" name="a54e1dd3a93946a2e08571b413ee5ef2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54e1dd3a93946a2e08571b413ee5ef2e">&#9670;&#160;</a></span>UART_UARTRIS_CTSRMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_CTSRMIS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace324bad2e15ab4ea0ee269f568ccb19" name="ace324bad2e15ab4ea0ee269f568ccb19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace324bad2e15ab4ea0ee269f568ccb19">&#9670;&#160;</a></span>UART_UARTRIS_DCDRMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DCDRMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0335b87ba234b85ed46892fe6474eb74" name="a0335b87ba234b85ed46892fe6474eb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0335b87ba234b85ed46892fe6474eb74">&#9670;&#160;</a></span>UART_UARTRIS_DCDRMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DCDRMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee2a852e52e345a755c6de9980c767d9" name="aee2a852e52e345a755c6de9980c767d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2a852e52e345a755c6de9980c767d9">&#9670;&#160;</a></span>UART_UARTRIS_DCDRMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DCDRMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27ded58a2b14cbf2ae6cca9aa01d9895" name="a27ded58a2b14cbf2ae6cca9aa01d9895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ded58a2b14cbf2ae6cca9aa01d9895">&#9670;&#160;</a></span>UART_UARTRIS_DCDRMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DCDRMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2383038d23c258679e3b46655e5db438" name="a2383038d23c258679e3b46655e5db438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2383038d23c258679e3b46655e5db438">&#9670;&#160;</a></span>UART_UARTRIS_DCDRMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DCDRMIS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cad13589565cc4c0e77355d5bdc2871" name="a1cad13589565cc4c0e77355d5bdc2871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cad13589565cc4c0e77355d5bdc2871">&#9670;&#160;</a></span>UART_UARTRIS_DSRRMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DSRRMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a331dd33812e6e13f4bc0ac34d7273bc4" name="a331dd33812e6e13f4bc0ac34d7273bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331dd33812e6e13f4bc0ac34d7273bc4">&#9670;&#160;</a></span>UART_UARTRIS_DSRRMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DSRRMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a816d24655de64fe55dca120eda4279c2" name="a816d24655de64fe55dca120eda4279c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a816d24655de64fe55dca120eda4279c2">&#9670;&#160;</a></span>UART_UARTRIS_DSRRMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DSRRMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9bb9f62c810add3f85aae195d8503a5" name="af9bb9f62c810add3f85aae195d8503a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9bb9f62c810add3f85aae195d8503a5">&#9670;&#160;</a></span>UART_UARTRIS_DSRRMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DSRRMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81602898e24a91a4238e21169fd224c5" name="a81602898e24a91a4238e21169fd224c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81602898e24a91a4238e21169fd224c5">&#9670;&#160;</a></span>UART_UARTRIS_DSRRMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_DSRRMIS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a638985eeb06ff6844a1447cafb9e5906" name="a638985eeb06ff6844a1447cafb9e5906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638985eeb06ff6844a1447cafb9e5906">&#9670;&#160;</a></span>UART_UARTRIS_FERIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_FERIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6b373888d97d84ef88b569576cd0715" name="af6b373888d97d84ef88b569576cd0715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b373888d97d84ef88b569576cd0715">&#9670;&#160;</a></span>UART_UARTRIS_FERIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_FERIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe65d4b013a7dcaf6264f95d4356ac9a" name="abe65d4b013a7dcaf6264f95d4356ac9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe65d4b013a7dcaf6264f95d4356ac9a">&#9670;&#160;</a></span>UART_UARTRIS_FERIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_FERIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bbe7343ceeb455c5c29a946387da5b2" name="a8bbe7343ceeb455c5c29a946387da5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bbe7343ceeb455c5c29a946387da5b2">&#9670;&#160;</a></span>UART_UARTRIS_FERIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_FERIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e18f52b68a7942c3c3ced6255cc8f82" name="a8e18f52b68a7942c3c3ced6255cc8f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e18f52b68a7942c3c3ced6255cc8f82">&#9670;&#160;</a></span>UART_UARTRIS_FERIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_FERIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a410d5a17acc7cbd589bc989e3baad750" name="a410d5a17acc7cbd589bc989e3baad750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410d5a17acc7cbd589bc989e3baad750">&#9670;&#160;</a></span>UART_UARTRIS_OERIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_OERIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a355c25fcb2c24f24c28189da359b2d73" name="a355c25fcb2c24f24c28189da359b2d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355c25fcb2c24f24c28189da359b2d73">&#9670;&#160;</a></span>UART_UARTRIS_OERIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_OERIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04e637dfd02fb9c9adcb8e65716af1df" name="a04e637dfd02fb9c9adcb8e65716af1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e637dfd02fb9c9adcb8e65716af1df">&#9670;&#160;</a></span>UART_UARTRIS_OERIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_OERIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a6d71bad082c4db9ce3e2a3802cfe5b" name="a7a6d71bad082c4db9ce3e2a3802cfe5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a6d71bad082c4db9ce3e2a3802cfe5b">&#9670;&#160;</a></span>UART_UARTRIS_OERIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_OERIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3609c896cf1d69c9eab7e0e423e8acda" name="a3609c896cf1d69c9eab7e0e423e8acda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3609c896cf1d69c9eab7e0e423e8acda">&#9670;&#160;</a></span>UART_UARTRIS_OERIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_OERIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc0c805e722a3dd668897b68ab2eefa1" name="adc0c805e722a3dd668897b68ab2eefa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc0c805e722a3dd668897b68ab2eefa1">&#9670;&#160;</a></span>UART_UARTRIS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ea56ffccd9c9c0a2b362f0bf7a57b76" name="a4ea56ffccd9c9c0a2b362f0bf7a57b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ea56ffccd9c9c0a2b362f0bf7a57b76">&#9670;&#160;</a></span>UART_UARTRIS_PERIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_PERIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f6fdfbf858b73409a9d54276ca98c9c" name="a6f6fdfbf858b73409a9d54276ca98c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f6fdfbf858b73409a9d54276ca98c9c">&#9670;&#160;</a></span>UART_UARTRIS_PERIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_PERIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a871cbe72459b966a4b1e3471ac3f585d" name="a871cbe72459b966a4b1e3471ac3f585d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871cbe72459b966a4b1e3471ac3f585d">&#9670;&#160;</a></span>UART_UARTRIS_PERIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_PERIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e8de4c4c049dcea822aad6d823b0f27" name="a5e8de4c4c049dcea822aad6d823b0f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8de4c4c049dcea822aad6d823b0f27">&#9670;&#160;</a></span>UART_UARTRIS_PERIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_PERIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d452762004e63bed46dc9837ab63332" name="a7d452762004e63bed46dc9837ab63332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d452762004e63bed46dc9837ab63332">&#9670;&#160;</a></span>UART_UARTRIS_PERIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_PERIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54c9c05c6a15b29b343bf86482d0c618" name="a54c9c05c6a15b29b343bf86482d0c618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54c9c05c6a15b29b343bf86482d0c618">&#9670;&#160;</a></span>UART_UARTRIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bc1e5b773e4208a56e3a211e13db2a7" name="a3bc1e5b773e4208a56e3a211e13db2a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bc1e5b773e4208a56e3a211e13db2a7">&#9670;&#160;</a></span>UART_UARTRIS_RIRMIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RIRMIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac30ad9942177b4f296395f99ac8d450b" name="ac30ad9942177b4f296395f99ac8d450b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30ad9942177b4f296395f99ac8d450b">&#9670;&#160;</a></span>UART_UARTRIS_RIRMIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RIRMIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48b3203842442f79ffaad3d286e93ae9" name="a48b3203842442f79ffaad3d286e93ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b3203842442f79ffaad3d286e93ae9">&#9670;&#160;</a></span>UART_UARTRIS_RIRMIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RIRMIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af687da2f7b7b30eecdd74834bdcabdfb" name="af687da2f7b7b30eecdd74834bdcabdfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af687da2f7b7b30eecdd74834bdcabdfb">&#9670;&#160;</a></span>UART_UARTRIS_RIRMIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RIRMIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9add432ecceb2027887bff34436b736f" name="a9add432ecceb2027887bff34436b736f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9add432ecceb2027887bff34436b736f">&#9670;&#160;</a></span>UART_UARTRIS_RIRMIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RIRMIS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8047f9a89bf9bf36f8514d59aa7a7c90" name="a8047f9a89bf9bf36f8514d59aa7a7c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8047f9a89bf9bf36f8514d59aa7a7c90">&#9670;&#160;</a></span>UART_UARTRIS_RTRIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RTRIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a853c9287ec281a0c10b586eb8f388bbc" name="a853c9287ec281a0c10b586eb8f388bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853c9287ec281a0c10b586eb8f388bbc">&#9670;&#160;</a></span>UART_UARTRIS_RTRIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RTRIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec590edc6db88d4b41049573f441a87" name="a1ec590edc6db88d4b41049573f441a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec590edc6db88d4b41049573f441a87">&#9670;&#160;</a></span>UART_UARTRIS_RTRIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RTRIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff00fee6af858751ce78fe093bf5dd6a" name="aff00fee6af858751ce78fe093bf5dd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff00fee6af858751ce78fe093bf5dd6a">&#9670;&#160;</a></span>UART_UARTRIS_RTRIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RTRIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa79bf8c85f50e8b212b7028825ea2ae8" name="aa79bf8c85f50e8b212b7028825ea2ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79bf8c85f50e8b212b7028825ea2ae8">&#9670;&#160;</a></span>UART_UARTRIS_RTRIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RTRIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7984e8dd26ea2f7b9242552a169e957" name="ac7984e8dd26ea2f7b9242552a169e957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7984e8dd26ea2f7b9242552a169e957">&#9670;&#160;</a></span>UART_UARTRIS_RXRIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RXRIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6198e29d6b677a86456408a427374df" name="ad6198e29d6b677a86456408a427374df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6198e29d6b677a86456408a427374df">&#9670;&#160;</a></span>UART_UARTRIS_RXRIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RXRIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac680b15c653236e417865fa280580d08" name="ac680b15c653236e417865fa280580d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac680b15c653236e417865fa280580d08">&#9670;&#160;</a></span>UART_UARTRIS_RXRIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RXRIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b600f60c3d79658ae67fe30dedfbc7d" name="a7b600f60c3d79658ae67fe30dedfbc7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b600f60c3d79658ae67fe30dedfbc7d">&#9670;&#160;</a></span>UART_UARTRIS_RXRIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RXRIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63bc9fb0ef4a9cede6c569fb27e2df9f" name="a63bc9fb0ef4a9cede6c569fb27e2df9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63bc9fb0ef4a9cede6c569fb27e2df9f">&#9670;&#160;</a></span>UART_UARTRIS_RXRIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_RXRIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00f4249db576a517fb52b9eb4f0b167f" name="a00f4249db576a517fb52b9eb4f0b167f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f4249db576a517fb52b9eb4f0b167f">&#9670;&#160;</a></span>UART_UARTRIS_TXRIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_TXRIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3ace23746f2e7361c8801ff7a32968f" name="ac3ace23746f2e7361c8801ff7a32968f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ace23746f2e7361c8801ff7a32968f">&#9670;&#160;</a></span>UART_UARTRIS_TXRIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_TXRIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacca8b4a401fe0c6e747985702b5af7e" name="aacca8b4a401fe0c6e747985702b5af7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacca8b4a401fe0c6e747985702b5af7e">&#9670;&#160;</a></span>UART_UARTRIS_TXRIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_TXRIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f8f0a03f9fd0c245467bacd8f0b12b0" name="a9f8f0a03f9fd0c245467bacd8f0b12b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f8f0a03f9fd0c245467bacd8f0b12b0">&#9670;&#160;</a></span>UART_UARTRIS_TXRIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_TXRIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab476d7844742181703437ad9362f77ed" name="ab476d7844742181703437ad9362f77ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab476d7844742181703437ad9362f77ed">&#9670;&#160;</a></span>UART_UARTRIS_TXRIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRIS_TXRIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8e6333d71b97427b2e0f0f125aa73b5" name="ad8e6333d71b97427b2e0f0f125aa73b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e6333d71b97427b2e0f0f125aa73b5">&#9670;&#160;</a></span>UART_UARTRSR_BE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_BE_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3484de31ba00af5a74e10a52ec637d6" name="ac3484de31ba00af5a74e10a52ec637d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3484de31ba00af5a74e10a52ec637d6">&#9670;&#160;</a></span>UART_UARTRSR_BE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_BE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa79ebaa67b1e2ccce270e8541c95b180" name="aa79ebaa67b1e2ccce270e8541c95b180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79ebaa67b1e2ccce270e8541c95b180">&#9670;&#160;</a></span>UART_UARTRSR_BE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_BE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc469e5edab3c844c9b809b7ae4c8cda" name="adc469e5edab3c844c9b809b7ae4c8cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc469e5edab3c844c9b809b7ae4c8cda">&#9670;&#160;</a></span>UART_UARTRSR_BE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_BE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80d337dee768064779ec9a38cffc77bb" name="a80d337dee768064779ec9a38cffc77bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d337dee768064779ec9a38cffc77bb">&#9670;&#160;</a></span>UART_UARTRSR_BE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_BE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af303b197ebaa7030469aaf720492fb97" name="af303b197ebaa7030469aaf720492fb97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af303b197ebaa7030469aaf720492fb97">&#9670;&#160;</a></span>UART_UARTRSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69069fda84f1a213746b7a4c5de68b16" name="a69069fda84f1a213746b7a4c5de68b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69069fda84f1a213746b7a4c5de68b16">&#9670;&#160;</a></span>UART_UARTRSR_FE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_FE_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63d50498641bba70fbcf50ca7e2a3a0f" name="a63d50498641bba70fbcf50ca7e2a3a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d50498641bba70fbcf50ca7e2a3a0f">&#9670;&#160;</a></span>UART_UARTRSR_FE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_FE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a746f8a4dfbbfa3fad690c84da3f87c6a" name="a746f8a4dfbbfa3fad690c84da3f87c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a746f8a4dfbbfa3fad690c84da3f87c6a">&#9670;&#160;</a></span>UART_UARTRSR_FE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_FE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abedfd840bee1b8f6f0a49cbd8678cb76" name="abedfd840bee1b8f6f0a49cbd8678cb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abedfd840bee1b8f6f0a49cbd8678cb76">&#9670;&#160;</a></span>UART_UARTRSR_FE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_FE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67200a37f896c0f15a3419327254c7b9" name="a67200a37f896c0f15a3419327254c7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67200a37f896c0f15a3419327254c7b9">&#9670;&#160;</a></span>UART_UARTRSR_FE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_FE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6e531248029375f0722ce076aec18c0" name="aa6e531248029375f0722ce076aec18c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e531248029375f0722ce076aec18c0">&#9670;&#160;</a></span>UART_UARTRSR_OE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_OE_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47fd0e2f40664bb1b92664f078d897cc" name="a47fd0e2f40664bb1b92664f078d897cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47fd0e2f40664bb1b92664f078d897cc">&#9670;&#160;</a></span>UART_UARTRSR_OE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_OE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedff482f06f56c771485084abc44a088" name="aedff482f06f56c771485084abc44a088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedff482f06f56c771485084abc44a088">&#9670;&#160;</a></span>UART_UARTRSR_OE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_OE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaceff350cbaf52fc948c506717daa4dd" name="aaceff350cbaf52fc948c506717daa4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaceff350cbaf52fc948c506717daa4dd">&#9670;&#160;</a></span>UART_UARTRSR_OE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_OE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7b5c270840a26df98487271c1119719" name="aa7b5c270840a26df98487271c1119719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b5c270840a26df98487271c1119719">&#9670;&#160;</a></span>UART_UARTRSR_OE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_OE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79fb3159cadf14e189c0bfe545a390ae" name="a79fb3159cadf14e189c0bfe545a390ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79fb3159cadf14e189c0bfe545a390ae">&#9670;&#160;</a></span>UART_UARTRSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c869386258f904e1de8ae01027fce90" name="a0c869386258f904e1de8ae01027fce90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c869386258f904e1de8ae01027fce90">&#9670;&#160;</a></span>UART_UARTRSR_PE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_PE_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1a68dd1e01357bc507332888b584f7f" name="ae1a68dd1e01357bc507332888b584f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a68dd1e01357bc507332888b584f7f">&#9670;&#160;</a></span>UART_UARTRSR_PE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_PE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0067e868c8bf92cf3ca400336970711a" name="a0067e868c8bf92cf3ca400336970711a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0067e868c8bf92cf3ca400336970711a">&#9670;&#160;</a></span>UART_UARTRSR_PE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_PE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cd937aa6f8a0b041e0bdfa6dd5cec6c" name="a5cd937aa6f8a0b041e0bdfa6dd5cec6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cd937aa6f8a0b041e0bdfa6dd5cec6c">&#9670;&#160;</a></span>UART_UARTRSR_PE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_PE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c1f766cfa2eff44676674eeda5af10a" name="a2c1f766cfa2eff44676674eeda5af10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1f766cfa2eff44676674eeda5af10a">&#9670;&#160;</a></span>UART_UARTRSR_PE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_PE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a055e0b222a573e91809ff273148b6be1" name="a055e0b222a573e91809ff273148b6be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055e0b222a573e91809ff273148b6be1">&#9670;&#160;</a></span>UART_UARTRSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> UART_UARTRSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2uart_8h.html">uart.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
