vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd" \
"../../../bd/design_1/ip/design_1_counter_0_0/sim/design_1_counter_0_0.vhd" \
"../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \

nosort
