// Seed: 978619459
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri1 id_2
);
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output wire id_2,
    input  wor  id_3
);
  always @(posedge 1) id_2 = id_0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = id_3;
endmodule
module module_2 (
    input  tri0 id_0,
    output tri1 id_1
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
  uwire id_3 = 1;
  wire  id_4;
endmodule
module module_3 (
    input wor id_0
    , id_3,
    output supply1 id_1
);
  wire id_4;
  `define pp_5 0
  assign id_3 = 1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
