$date
	Mon Oct 13 23:46:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dlatch_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ En $end
$scope module dut $end
$var wire 1 # D $end
$var wire 1 $ En $end
$var wire 1 ! Qbar $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
0#
0$
#20
1#
#30
1!
0"
0#
1$
#40
0!
1"
1#
#50
