{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604073158838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604073158843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 23:52:38 2020 " "Processing started: Fri Oct 30 23:52:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604073158843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073158843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073158843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604073159160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604073159161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_week2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_week2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_week2 " "Found entity 1: testbench_week2" {  } { { "testbench_week2.sv" "" { Text "D:/ECE385/Lab6/testbench_week2.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/ECE385/Lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "D:/ECE385/Lab6/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "D:/ECE385/Lab6/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "D:/ECE385/Lab6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "D:/ECE385/Lab6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "D:/ECE385/Lab6/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "D:/ECE385/Lab6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "D:/ECE385/Lab6/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "D:/ECE385/Lab6/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170828 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Bus.sv(19) " "Verilog HDL warning at Bus.sv(19): extended using \"x\" or \"z\"" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604073170829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "self_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file self_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 self_testbench " "Found entity 1: self_testbench" {  } { { "self_testbench.sv" "" { Text "D:/ECE385/Lab6/self_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "D:/ECE385/Lab6/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addresscalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file addresscalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddressCalculator " "Found entity 1: AddressCalculator" {  } { { "AddressCalculator.sv" "" { Text "D:/ECE385/Lab6/AddressCalculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/ECE385/Lab6/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp.sv 1 1 " "Found 1 design units, including 1 entities, in source file nzp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "NZP.sv" "" { Text "D:/ECE385/Lab6/NZP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604073170839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073170839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604073170878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register slc3:my_slc\|Register:synchro_Key1 " "Elaborating entity \"Register\" for hierarchy \"slc3:my_slc\|Register:synchro_Key1\"" {  } { { "slc3.sv" "synchro_Key1" { Text "D:/ECE385/Lab6/slc3.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "D:/ECE385/Lab6/slc3.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "D:/ECE385/Lab6/slc3.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "D:/ECE385/Lab6/slc3.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "D:/ECE385/Lab6/slc3.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register slc3:my_slc\|Register:LED_Reg " "Elaborating entity \"Register\" for hierarchy \"slc3:my_slc\|Register:LED_Reg\"" {  } { { "slc3.sv" "LED_Reg" { Text "D:/ECE385/Lab6/slc3.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus slc3:my_slc\|Bus:Bus_inst " "Elaborating entity \"Bus\" for hierarchy \"slc3:my_slc\|Bus:Bus_inst\"" {  } { { "slc3.sv" "Bus_inst" { Text "D:/ECE385/Lab6/slc3.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register slc3:my_slc\|Register:IR_Reg " "Elaborating entity \"Register\" for hierarchy \"slc3:my_slc\|Register:IR_Reg\"" {  } { { "slc3.sv" "IR_Reg" { Text "D:/ECE385/Lab6/slc3.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC slc3:my_slc\|PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"slc3:my_slc\|PC:PC_inst\"" {  } { { "slc3.sv" "PC_inst" { Text "D:/ECE385/Lab6/slc3.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.sv(18) " "Verilog HDL assignment warning at PC.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604073170903 "|lab6_toplevel|slc3:my_slc|PC:PC_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile slc3:my_slc\|RegisterFile:RF_inst " "Elaborating entity \"RegisterFile\" for hierarchy \"slc3:my_slc\|RegisterFile:RF_inst\"" {  } { { "slc3.sv" "RF_inst" { Text "D:/ECE385/Lab6/slc3.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP slc3:my_slc\|NZP:NZP_inst " "Elaborating entity \"NZP\" for hierarchy \"slc3:my_slc\|NZP:NZP_inst\"" {  } { { "slc3.sv" "NZP_inst" { Text "D:/ECE385/Lab6/slc3.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:my_slc\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"slc3:my_slc\|ALU:ALU_inst\"" {  } { { "slc3.sv" "ALU_inst" { Text "D:/ECE385/Lab6/slc3.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressCalculator slc3:my_slc\|AddressCalculator:AC_inst " "Elaborating entity \"AddressCalculator\" for hierarchy \"slc3:my_slc\|AddressCalculator:AC_inst\"" {  } { { "slc3.sv" "AC_inst" { Text "D:/ECE385/Lab6/slc3.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "D:/ECE385/Lab6/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604073170913 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "D:/ECE385/Lab6/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073170914 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[0\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[0\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[1\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[1\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[2\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[2\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[3\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[3\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[4\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[4\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[5\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[5\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[6\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[6\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[7\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[7\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[8\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[8\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[9\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[9\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[10\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[10\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[11\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[11\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[12\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[12\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[13\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[13\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[14\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[14\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|PC:PC_inst\|in_PC\[15\] " "Converted tri-state buffer \"slc3:my_slc\|PC:PC_inst\|in_PC\[15\]\" feeding internal logic into a wire" {  } { { "PC.sv" "" { Text "D:/ECE385/Lab6/PC.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[0\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[0\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[1\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[1\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[2\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[2\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[3\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[3\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[4\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[4\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[5\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[5\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[6\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[6\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[7\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[7\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[8\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[8\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[9\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[9\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[10\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[10\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[11\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[11\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[12\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[12\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[13\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[13\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[14\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[14\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|Bus:Bus_inst\|bus_out\[15\] " "Converted tri-state buffer \"slc3:my_slc\|Bus:Bus_inst\|bus_out\[15\]\" feeding internal logic into a wire" {  } { { "Bus.sv" "" { Text "D:/ECE385/Lab6/Bus.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1604073171203 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1604073171203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604073171942 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604073171942 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604073171942 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604073171942 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604073171942 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604073171942 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ECE385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604073171942 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604073171942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604073172051 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604073172996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ECE385/Lab6/output_files/Lab6.map.smsg " "Generated suppressed messages file D:/ECE385/Lab6/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073173053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604073173230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604073173230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "863 " "Implemented 863 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604073173359 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604073173359 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1604073173359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604073173359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604073173359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604073173403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 23:52:53 2020 " "Processing ended: Fri Oct 30 23:52:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604073173403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604073173403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604073173403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604073173403 ""}
