[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13310       tick       2696171       1212209       1165860       2696171 
      2  13310       tick       4571824       2187398       2169095       4571824 
      3  13310       tick       4563141       2183489       2164932       4563141 
      4  13310       tick       4560122       2182605       2167186       4560122 
      5  13310       tick       4570742       2187232       2171002       4570742 
      6  13310       tick       4560294       2182522       2165874       4560294 
      7  13310       tick       4545793       2174118       2152118       4545793 
      8  13310       tick       4592590       2197168       2174403       4592590 
      9  13310       tick       4562892       2183821       2161835       4562892 
     10  13310       tick       4559973       2180963       2164510       4559973 
     11  13310       tick       4571168       2186611       2167994       4571168 
     12  13310       tick       4568700       2184945       2166915       4568700 
     13  13310       tick       4564829       2183425       2165015       4564829 
     14  13310       tick       4565851       2185904       2165822       4565851 
     15  13310       tick       4556667       2181119       2162352       4556667 
     16  13310       tick       4561537       2181225       2164664       4561537 
     17  13310       tick       4573021       2187530       2164443       4573021 
     18  13310       tick       4561415       2181357       2152786       4561415 
     19  13310       tick       4564816       2184810       2164630       4564816 
     20  13310       exit       2455552       1174782       1163955       2455552 
