// Seed: 3108961975
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always_latch @(1) begin
    id_1 = id_2;
  end
  wire id_3;
endmodule
module module_1 ();
  wire id_1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_9, id_10 = 1;
  module_0(
      id_10, id_6
  );
endmodule
