head	1.1;
branch	1.1.1;
access;
symbols
	GCC-4_7_4_r3:1.1.1.2
	GCC-4_1_2_r2:1.1.1.1
	MAIN:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2013.07.29.22.46.18;	author jlee;	state Exp;
branches
	1.1.1.1;
next	;
commitid	Uxh7I3IiWVY2YpZw;

1.1.1.1
date	2013.07.29.22.46.18;	author jlee;	state Exp;
branches;
next	1.1.1.2;
commitid	Uxh7I3IiWVY2YpZw;

1.1.1.2
date	2017.04.15.15.12.25;	author jlee;	state Exp;
branches;
next	;
commitid	Kx60weqAWGeJSDNz;


desc
@@


1.1
log
@Initial revision
@
text
@<html lang="en">
<head>
<title>IA-64 Options - Using the GNU Compiler Collection (GCC)</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using the GNU Compiler Collection (GCC)">
<meta name="generator" content="makeinfo 4.13">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="Submodel-Options.html#Submodel-Options" title="Submodel Options">
<link rel="prev" href="i386-and-x86_002d64-Options.html#i386-and-x86_002d64-Options" title="i386 and x86-64 Options">
<link rel="next" href="M32C-Options.html#M32C-Options" title="M32C Options">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<!--
Copyright (C) 1988, 1989, 1992, 1993, 1994, 1995, 1996, 1997, 1998,
1999, 2000, 2001, 2002, 2003, 2004, 2005 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.2 or
any later version published by the Free Software Foundation; with the
Invariant Sections being ``GNU General Public License'' and ``Funding
Free Software'', the Front-Cover texts being (a) (see below), and with
the Back-Cover Texts being (b) (see below).  A copy of the license is
included in the section entitled ``GNU Free Documentation License''.

(a) The FSF's Front-Cover Text is:

     A GNU Manual

(b) The FSF's Back-Cover Text is:

     You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development.-->
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
</head>
<body>
<div class="node">
<a name="IA-64-Options"></a>
<a name="IA_002d64-Options"></a>
<p>
Next:&nbsp;<a rel="next" accesskey="n" href="M32C-Options.html#M32C-Options">M32C Options</a>,
Previous:&nbsp;<a rel="previous" accesskey="p" href="i386-and-x86_002d64-Options.html#i386-and-x86_002d64-Options">i386 and x86-64 Options</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="Submodel-Options.html#Submodel-Options">Submodel Options</a>
<hr>
</div>

<h4 class="subsection">3.17.14 IA-64 Options</h4>

<p><a name="index-IA_002d64-Options-1057"></a>
These are the &lsquo;<samp><span class="samp">-m</span></samp>&rsquo; options defined for the Intel IA-64 architecture.

     <dl>
<dt><code>-mbig-endian</code><dd><a name="index-mbig_002dendian-1058"></a>Generate code for a big endian target.  This is the default for HP-UX.

     <br><dt><code>-mlittle-endian</code><dd><a name="index-mlittle_002dendian-1059"></a>Generate code for a little endian target.  This is the default for AIX5
and GNU/Linux.

     <br><dt><code>-mgnu-as</code><dt><code>-mno-gnu-as</code><dd><a name="index-mgnu_002das-1060"></a><a name="index-mno_002dgnu_002das-1061"></a>Generate (or don't) code for the GNU assembler.  This is the default. 
<!-- Also, this is the default if the configure option @@option{-with-gnu-as} -->
<!-- is used. -->

     <br><dt><code>-mgnu-ld</code><dt><code>-mno-gnu-ld</code><dd><a name="index-mgnu_002dld-1062"></a><a name="index-mno_002dgnu_002dld-1063"></a>Generate (or don't) code for the GNU linker.  This is the default. 
<!-- Also, this is the default if the configure option @@option{-with-gnu-ld} -->
<!-- is used. -->

     <br><dt><code>-mno-pic</code><dd><a name="index-mno_002dpic-1064"></a>Generate code that does not use a global pointer register.  The result
is not position independent code, and violates the IA-64 ABI.

     <br><dt><code>-mvolatile-asm-stop</code><dt><code>-mno-volatile-asm-stop</code><dd><a name="index-mvolatile_002dasm_002dstop-1065"></a><a name="index-mno_002dvolatile_002dasm_002dstop-1066"></a>Generate (or don't) a stop bit immediately before and after volatile asm
statements.

     <br><dt><code>-mregister-names</code><dt><code>-mno-register-names</code><dd><a name="index-mregister_002dnames-1067"></a><a name="index-mno_002dregister_002dnames-1068"></a>Generate (or don't) &lsquo;<samp><span class="samp">in</span></samp>&rsquo;, &lsquo;<samp><span class="samp">loc</span></samp>&rsquo;, and &lsquo;<samp><span class="samp">out</span></samp>&rsquo; register names for
the stacked registers.  This may make assembler output more readable.

     <br><dt><code>-mno-sdata</code><dt><code>-msdata</code><dd><a name="index-mno_002dsdata-1069"></a><a name="index-msdata-1070"></a>Disable (or enable) optimizations that use the small data section.  This may
be useful for working around optimizer bugs.

     <br><dt><code>-mconstant-gp</code><dd><a name="index-mconstant_002dgp-1071"></a>Generate code that uses a single constant global pointer value.  This is
useful when compiling kernel code.

     <br><dt><code>-mauto-pic</code><dd><a name="index-mauto_002dpic-1072"></a>Generate code that is self-relocatable.  This implies <samp><span class="option">-mconstant-gp</span></samp>. 
This is useful when compiling firmware code.

     <br><dt><code>-minline-float-divide-min-latency</code><dd><a name="index-minline_002dfloat_002ddivide_002dmin_002dlatency-1073"></a>Generate code for inline divides of floating point values
using the minimum latency algorithm.

     <br><dt><code>-minline-float-divide-max-throughput</code><dd><a name="index-minline_002dfloat_002ddivide_002dmax_002dthroughput-1074"></a>Generate code for inline divides of floating point values
using the maximum throughput algorithm.

     <br><dt><code>-minline-int-divide-min-latency</code><dd><a name="index-minline_002dint_002ddivide_002dmin_002dlatency-1075"></a>Generate code for inline divides of integer values
using the minimum latency algorithm.

     <br><dt><code>-minline-int-divide-max-throughput</code><dd><a name="index-minline_002dint_002ddivide_002dmax_002dthroughput-1076"></a>Generate code for inline divides of integer values
using the maximum throughput algorithm.

     <br><dt><code>-minline-sqrt-min-latency</code><dd><a name="index-minline_002dsqrt_002dmin_002dlatency-1077"></a>Generate code for inline square roots
using the minimum latency algorithm.

     <br><dt><code>-minline-sqrt-max-throughput</code><dd><a name="index-minline_002dsqrt_002dmax_002dthroughput-1078"></a>Generate code for inline square roots
using the maximum throughput algorithm.

     <br><dt><code>-mno-dwarf2-asm</code><dt><code>-mdwarf2-asm</code><dd><a name="index-mno_002ddwarf2_002dasm-1079"></a><a name="index-mdwarf2_002dasm-1080"></a>Don't (or do) generate assembler code for the DWARF2 line number debugging
info.  This may be useful when not using the GNU assembler.

     <br><dt><code>-mearly-stop-bits</code><dt><code>-mno-early-stop-bits</code><dd><a name="index-mearly_002dstop_002dbits-1081"></a><a name="index-mno_002dearly_002dstop_002dbits-1082"></a>Allow stop bits to be placed earlier than immediately preceding the
instruction that triggered the stop bit.  This can improve instruction
scheduling, but does not always do so.

     <br><dt><code>-mfixed-range=</code><var>register-range</var><dd><a name="index-mfixed_002drange-1083"></a>Generate code treating the given register range as fixed registers. 
A fixed register is one that the register allocator can not use.  This is
useful when compiling kernel code.  A register range is specified as
two registers separated by a dash.  Multiple register ranges can be
specified separated by a comma.

     <br><dt><code>-mtls-size=</code><var>tls-size</var><dd><a name="index-mtls_002dsize-1084"></a>Specify bit size of immediate TLS offsets.  Valid values are 14, 22, and
64.

     <br><dt><code>-mtune=</code><var>cpu-type</var><dd><a name="index-mtune-1085"></a>Tune the instruction scheduling for a particular CPU, Valid values are
itanium, itanium1, merced, itanium2, and mckinley.

     <br><dt><code>-mt</code><dt><code>-pthread</code><dd><a name="index-mt-1086"></a><a name="index-pthread-1087"></a>Add support for multithreading using the POSIX threads library.  This
option sets flags for both the preprocessor and linker.  It does
not affect the thread safety of object code produced by the compiler or
that of libraries supplied with it.  These are HP-UX specific flags.

     <br><dt><code>-milp32</code><dt><code>-mlp64</code><dd><a name="index-milp32-1088"></a><a name="index-mlp64-1089"></a>Generate code for a 32-bit or 64-bit environment. 
The 32-bit environment sets int, long and pointer to 32 bits. 
The 64-bit environment sets int to 32 bits and long and pointer
to 64 bits.  These are HP-UX specific flags.

 </dl>

 </body></html>

@


1.1.1.1
log
@  Initial import of GCC 4
Detail:
  This is a standard copy of GCC 4.1.2 r2, straight from the packages available on riscos.info
  Installed packages are:
  * GCC4 4.1.2-Rel2-1
  * GCC4-C++ 4.1.2-Rel2-1
Admin:
  Tagged as GCC-4_1_2_r2
@
text
@@


1.1.1.2
log
@GCC 4.7.4 release 3
Detail:
  This is a copy of GCC 4.7.4 release 3, composed from the following packages available from riscos.info:
  * GCC4 4.7.4-Rel3-1
  Note that to avoid bloating CVS there's no C++ compiler this time, and some of the extraneous libraries (e.g. VFP/NEON optimised libs) have been deleted
Admin:
  Tagged as GCC-4_7_4_r3
@
text
@d1 14
a14 5
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- Copyright (C) 1988, 1989, 1992, 1993, 1994, 1995, 1996, 1997,
1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009,
2010 Free Software Foundation, Inc.
d17 1
a17 1
under the terms of the GNU Free Documentation License, Version 1.3 or
d19 4
a22 4
Invariant Sections being "Funding Free Software", the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
"GNU Free Documentation License".
d26 1
a26 1
A GNU Manual
d30 1
a30 1
You have freedom to copy and modify this GNU Manual, like GNU
d32 24
a55 4
     funds for GNU development. -->
<!-- Created by GNU Texinfo 5.2, http://www.gnu.org/software/texinfo/ -->
<head>
<title>Using the GNU Compiler Collection (GCC): IA-64 Options</title>
d57 1
a57 40
<meta name="description" content="Using the GNU Compiler Collection (GCC): IA-64 Options">
<meta name="keywords" content="Using the GNU Compiler Collection (GCC): IA-64 Options">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<link href="index.html#Top" rel="start" title="Top">
<link href="Option-Index.html#Option-Index" rel="index" title="Option Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Submodel-Options.html#Submodel-Options" rel="up" title="Submodel Options">
<link href="IA_002d64_002fVMS-Options.html#IA_002d64_002fVMS-Options" rel="next" title="IA-64/VMS Options">
<link href="i386-and-x86_002d64-Windows-Options.html#i386-and-x86_002d64-Windows-Options" rel="prev" title="i386 and x86-64 Windows Options">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.smallquotation {font-size: smaller}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
div.indentedblock {margin-left: 3.2em}
div.lisp {margin-left: 3.2em}
div.smalldisplay {margin-left: 3.2em}
div.smallexample {margin-left: 3.2em}
div.smallindentedblock {margin-left: 3.2em; font-size: smaller}
div.smalllisp {margin-left: 3.2em}
kbd {font-style:oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
pre.smalldisplay {font-family: inherit; font-size: smaller}
pre.smallexample {font-size: smaller}
pre.smallformat {font-family: inherit; font-size: smaller}
pre.smalllisp {font-size: smaller}
span.nocodebreak {white-space:nowrap}
span.nolinebreak {white-space:nowrap}
span.roman {font-family:serif; font-weight:normal}
span.sansserif {font-family:sans-serif; font-weight:normal}
ul.no-bullet {list-style: none}
-->
</style>
d59 2
d62 2
a63 1
</head>
d65 1
a65 22
<body lang="en" bgcolor="#FFFFFF" text="#000000" link="#0000FF" vlink="#800080" alink="#FF0000">
<a name="IA_002d64-Options"></a>
<div class="header">
<p>
Next: <a href="IA_002d64_002fVMS-Options.html#IA_002d64_002fVMS-Options" accesskey="n" rel="next">IA-64/VMS Options</a>, Previous: <a href="i386-and-x86_002d64-Windows-Options.html#i386-and-x86_002d64-Windows-Options" accesskey="p" rel="prev">i386 and x86-64 Windows Options</a>, Up: <a href="Submodel-Options.html#Submodel-Options" accesskey="u" rel="up">Submodel Options</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<a name="IA_002d64-Options-1"></a>
<h4 class="subsection">3.17.18 IA-64 Options</h4>
<a name="index-IA_002d64-Options"></a>

<p>These are the &lsquo;<samp>-m</samp>&rsquo; options defined for the Intel IA-64 architecture.
</p>
<dl compact="compact">
<dt><code>-mbig-endian</code></dt>
<dd><a name="index-mbig_002dendian-2"></a>
<p>Generate code for a big-endian target.  This is the default for HP-UX.
</p>
</dd>
<dt><code>-mlittle-endian</code></dt>
<dd><a name="index-mlittle_002dendian-2"></a>
<p>Generate code for a little-endian target.  This is the default for AIX5
d67 10
a76 19
</p>
</dd>
<dt><code>-mgnu-as</code></dt>
<dt><code>-mno-gnu-as</code></dt>
<dd><a name="index-mgnu_002das"></a>
<a name="index-mno_002dgnu_002das"></a>
<p>Generate (or don&rsquo;t) code for the GNU assembler.  This is the default.
</p>
</dd>
<dt><code>-mgnu-ld</code></dt>
<dt><code>-mno-gnu-ld</code></dt>
<dd><a name="index-mgnu_002dld-1"></a>
<a name="index-mno_002dgnu_002dld"></a>
<p>Generate (or don&rsquo;t) code for the GNU linker.  This is the default.
</p>
</dd>
<dt><code>-mno-pic</code></dt>
<dd><a name="index-mno_002dpic"></a>
<p>Generate code that does not use a global pointer register.  The result
d78 2
a79 7
</p>
</dd>
<dt><code>-mvolatile-asm-stop</code></dt>
<dt><code>-mno-volatile-asm-stop</code></dt>
<dd><a name="index-mvolatile_002dasm_002dstop"></a>
<a name="index-mno_002dvolatile_002dasm_002dstop"></a>
<p>Generate (or don&rsquo;t) a stop bit immediately before and after volatile asm
d81 2
a82 7
</p>
</dd>
<dt><code>-mregister-names</code></dt>
<dt><code>-mno-register-names</code></dt>
<dd><a name="index-mregister_002dnames"></a>
<a name="index-mno_002dregister_002dnames"></a>
<p>Generate (or don&rsquo;t) &lsquo;<samp>in</samp>&rsquo;, &lsquo;<samp>loc</samp>&rsquo;, and &lsquo;<samp>out</samp>&rsquo; register names for
d84 2
a85 7
</p>
</dd>
<dt><code>-mno-sdata</code></dt>
<dt><code>-msdata</code></dt>
<dd><a name="index-mno_002dsdata"></a>
<a name="index-msdata"></a>
<p>Disable (or enable) optimizations that use the small data section.  This may
d87 2
a88 5
</p>
</dd>
<dt><code>-mconstant-gp</code></dt>
<dd><a name="index-mconstant_002dgp"></a>
<p>Generate code that uses a single constant global pointer value.  This is
d90 2
a91 5
</p>
</dd>
<dt><code>-mauto-pic</code></dt>
<dd><a name="index-mauto_002dpic"></a>
<p>Generate code that is self-relocatable.  This implies <samp>-mconstant-gp</samp>.
d93 2
a94 5
</p>
</dd>
<dt><code>-minline-float-divide-min-latency</code></dt>
<dd><a name="index-minline_002dfloat_002ddivide_002dmin_002dlatency"></a>
<p>Generate code for inline divides of floating-point values
d96 2
a97 5
</p>
</dd>
<dt><code>-minline-float-divide-max-throughput</code></dt>
<dd><a name="index-minline_002dfloat_002ddivide_002dmax_002dthroughput"></a>
<p>Generate code for inline divides of floating-point values
d99 2
a100 10
</p>
</dd>
<dt><code>-mno-inline-float-divide</code></dt>
<dd><a name="index-mno_002dinline_002dfloat_002ddivide"></a>
<p>Do not generate inline code for divides of floating-point values.
</p>
</dd>
<dt><code>-minline-int-divide-min-latency</code></dt>
<dd><a name="index-minline_002dint_002ddivide_002dmin_002dlatency"></a>
<p>Generate code for inline divides of integer values
d102 2
a103 5
</p>
</dd>
<dt><code>-minline-int-divide-max-throughput</code></dt>
<dd><a name="index-minline_002dint_002ddivide_002dmax_002dthroughput"></a>
<p>Generate code for inline divides of integer values
d105 2
a106 10
</p>
</dd>
<dt><code>-mno-inline-int-divide</code></dt>
<dd><a name="index-mno_002dinline_002dint_002ddivide"></a>
<p>Do not generate inline code for divides of integer values.
</p>
</dd>
<dt><code>-minline-sqrt-min-latency</code></dt>
<dd><a name="index-minline_002dsqrt_002dmin_002dlatency"></a>
<p>Generate code for inline square roots
d108 2
a109 5
</p>
</dd>
<dt><code>-minline-sqrt-max-throughput</code></dt>
<dd><a name="index-minline_002dsqrt_002dmax_002dthroughput"></a>
<p>Generate code for inline square roots
d111 2
a112 20
</p>
</dd>
<dt><code>-mno-inline-sqrt</code></dt>
<dd><a name="index-mno_002dinline_002dsqrt"></a>
<p>Do not generate inline code for sqrt.
</p>
</dd>
<dt><code>-mfused-madd</code></dt>
<dt><code>-mno-fused-madd</code></dt>
<dd><a name="index-mfused_002dmadd"></a>
<a name="index-mno_002dfused_002dmadd"></a>
<p>Do (don&rsquo;t) generate code that uses the fused multiply/add or multiply/subtract
instructions.  The default is to use these instructions.
</p>
</dd>
<dt><code>-mno-dwarf2-asm</code></dt>
<dt><code>-mdwarf2-asm</code></dt>
<dd><a name="index-mno_002ddwarf2_002dasm"></a>
<a name="index-mdwarf2_002dasm"></a>
<p>Don&rsquo;t (or do) generate assembler code for the DWARF2 line number debugging
d114 2
a115 7
</p>
</dd>
<dt><code>-mearly-stop-bits</code></dt>
<dt><code>-mno-early-stop-bits</code></dt>
<dd><a name="index-mearly_002dstop_002dbits"></a>
<a name="index-mno_002dearly_002dstop_002dbits"></a>
<p>Allow stop bits to be placed earlier than immediately preceding the
d118 2
a119 5
</p>
</dd>
<dt><code>-mfixed-range=<var>register-range</var></code></dt>
<dd><a name="index-mfixed_002drange-1"></a>
<p>Generate code treating the given register range as fixed registers.
d124 2
a125 5
</p>
</dd>
<dt><code>-mtls-size=<var>tls-size</var></code></dt>
<dd><a name="index-mtls_002dsize"></a>
<p>Specify bit size of immediate TLS offsets.  Valid values are 14, 22, and
d127 2
a128 5
</p>
</dd>
<dt><code>-mtune=<var>cpu-type</var></code></dt>
<dd><a name="index-mtune-4"></a>
<p>Tune the instruction scheduling for a particular CPU, Valid values are
d130 8
a137 8
</p>
</dd>
<dt><code>-milp32</code></dt>
<dt><code>-mlp64</code></dt>
<dd><a name="index-milp32"></a>
<a name="index-mlp64"></a>
<p>Generate code for a 32-bit or 64-bit environment.
The 32-bit environment sets int, long and pointer to 32 bits.
a139 144
</p>
</dd>
<dt><code>-mno-sched-br-data-spec</code></dt>
<dt><code>-msched-br-data-spec</code></dt>
<dd><a name="index-mno_002dsched_002dbr_002ddata_002dspec"></a>
<a name="index-msched_002dbr_002ddata_002dspec"></a>
<p>(Dis/En)able data speculative scheduling before reload.
This will result in generation of the ld.a instructions and
the corresponding check instructions (ld.c / chk.a).
The default is &rsquo;disable&rsquo;.
</p>
</dd>
<dt><code>-msched-ar-data-spec</code></dt>
<dt><code>-mno-sched-ar-data-spec</code></dt>
<dd><a name="index-msched_002dar_002ddata_002dspec"></a>
<a name="index-mno_002dsched_002dar_002ddata_002dspec"></a>
<p>(En/Dis)able data speculative scheduling after reload.
This will result in generation of the ld.a instructions and
the corresponding check instructions (ld.c / chk.a).
The default is &rsquo;enable&rsquo;.
</p>
</dd>
<dt><code>-mno-sched-control-spec</code></dt>
<dt><code>-msched-control-spec</code></dt>
<dd><a name="index-mno_002dsched_002dcontrol_002dspec"></a>
<a name="index-msched_002dcontrol_002dspec"></a>
<p>(Dis/En)able control speculative scheduling.  This feature is
available only during region scheduling (i.e. before reload).
This will result in generation of the ld.s instructions and
the corresponding check instructions chk.s .
The default is &rsquo;disable&rsquo;.
</p>
</dd>
<dt><code>-msched-br-in-data-spec</code></dt>
<dt><code>-mno-sched-br-in-data-spec</code></dt>
<dd><a name="index-msched_002dbr_002din_002ddata_002dspec"></a>
<a name="index-mno_002dsched_002dbr_002din_002ddata_002dspec"></a>
<p>(En/Dis)able speculative scheduling of the instructions that
are dependent on the data speculative loads before reload.
This is effective only with <samp>-msched-br-data-spec</samp> enabled.
The default is &rsquo;enable&rsquo;.
</p>
</dd>
<dt><code>-msched-ar-in-data-spec</code></dt>
<dt><code>-mno-sched-ar-in-data-spec</code></dt>
<dd><a name="index-msched_002dar_002din_002ddata_002dspec"></a>
<a name="index-mno_002dsched_002dar_002din_002ddata_002dspec"></a>
<p>(En/Dis)able speculative scheduling of the instructions that
are dependent on the data speculative loads after reload.
This is effective only with <samp>-msched-ar-data-spec</samp> enabled.
The default is &rsquo;enable&rsquo;.
</p>
</dd>
<dt><code>-msched-in-control-spec</code></dt>
<dt><code>-mno-sched-in-control-spec</code></dt>
<dd><a name="index-msched_002din_002dcontrol_002dspec"></a>
<a name="index-mno_002dsched_002din_002dcontrol_002dspec"></a>
<p>(En/Dis)able speculative scheduling of the instructions that
are dependent on the control speculative loads.
This is effective only with <samp>-msched-control-spec</samp> enabled.
The default is &rsquo;enable&rsquo;.
</p>
</dd>
<dt><code>-mno-sched-prefer-non-data-spec-insns</code></dt>
<dt><code>-msched-prefer-non-data-spec-insns</code></dt>
<dd><a name="index-mno_002dsched_002dprefer_002dnon_002ddata_002dspec_002dinsns"></a>
<a name="index-msched_002dprefer_002dnon_002ddata_002dspec_002dinsns"></a>
<p>If enabled, data speculative instructions will be chosen for schedule
only if there are no other choices at the moment.  This will make
the use of the data speculation much more conservative.
The default is &rsquo;disable&rsquo;.
</p>
</dd>
<dt><code>-mno-sched-prefer-non-control-spec-insns</code></dt>
<dt><code>-msched-prefer-non-control-spec-insns</code></dt>
<dd><a name="index-mno_002dsched_002dprefer_002dnon_002dcontrol_002dspec_002dinsns"></a>
<a name="index-msched_002dprefer_002dnon_002dcontrol_002dspec_002dinsns"></a>
<p>If enabled, control speculative instructions will be chosen for schedule
only if there are no other choices at the moment.  This will make
the use of the control speculation much more conservative.
The default is &rsquo;disable&rsquo;.
</p>
</dd>
<dt><code>-mno-sched-count-spec-in-critical-path</code></dt>
<dt><code>-msched-count-spec-in-critical-path</code></dt>
<dd><a name="index-mno_002dsched_002dcount_002dspec_002din_002dcritical_002dpath"></a>
<a name="index-msched_002dcount_002dspec_002din_002dcritical_002dpath"></a>
<p>If enabled, speculative dependencies will be considered during
computation of the instructions priorities.  This will make the use of the
speculation a bit more conservative.
The default is &rsquo;disable&rsquo;.
</p>
</dd>
<dt><code>-msched-spec-ldc</code></dt>
<dd><a name="index-msched_002dspec_002dldc"></a>
<p>Use a simple data speculation check.  This option is on by default.
</p>
</dd>
<dt><code>-msched-control-spec-ldc</code></dt>
<dd><a name="index-msched_002dspec_002dldc-1"></a>
<p>Use a simple check for control speculation.  This option is on by default.
</p>
</dd>
<dt><code>-msched-stop-bits-after-every-cycle</code></dt>
<dd><a name="index-msched_002dstop_002dbits_002dafter_002devery_002dcycle"></a>
<p>Place a stop bit after every cycle when scheduling.  This option is on
by default.
</p>
</dd>
<dt><code>-msched-fp-mem-deps-zero-cost</code></dt>
<dd><a name="index-msched_002dfp_002dmem_002ddeps_002dzero_002dcost"></a>
<p>Assume that floating-point stores and loads are not likely to cause a conflict
when placed into the same instruction group.  This option is disabled by
default.
</p>
</dd>
<dt><code>-msel-sched-dont-check-control-spec</code></dt>
<dd><a name="index-msel_002dsched_002ddont_002dcheck_002dcontrol_002dspec"></a>
<p>Generate checks for control speculation in selective scheduling.
This flag is disabled by default.
</p>
</dd>
<dt><code>-msched-max-memory-insns=<var>max-insns</var></code></dt>
<dd><a name="index-msched_002dmax_002dmemory_002dinsns"></a>
<p>Limit on the number of memory insns per instruction group, giving lower
priority to subsequent memory insns attempting to schedule in the same
instruction group. Frequently useful to prevent cache bank conflicts.
The default value is 1.
</p>
</dd>
<dt><code>-msched-max-memory-insns-hard-limit</code></dt>
<dd><a name="index-msched_002dmax_002dmemory_002dinsns_002dhard_002dlimit"></a>
<p>Disallow more than &lsquo;msched-max-memory-insns&rsquo; in instruction group.
Otherwise, limit is &lsquo;soft&rsquo; meaning that we would prefer non-memory operations
when limit is reached but may still schedule memory operations.
</p>
</dd>
</dl>

<hr>
<div class="header">
<p>
Next: <a href="IA_002d64_002fVMS-Options.html#IA_002d64_002fVMS-Options" accesskey="n" rel="next">IA-64/VMS Options</a>, Previous: <a href="i386-and-x86_002d64-Windows-Options.html#i386-and-x86_002d64-Windows-Options" accesskey="p" rel="prev">i386 and x86-64 Windows Options</a>, Up: <a href="Submodel-Options.html#Submodel-Options" accesskey="u" rel="up">Submodel Options</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p>
</div>
d141 1
d143 1
a144 2
</body>
</html>
@

