Analysis & Synthesis report for RISC_PIPELINE
Sat May 06 16:24:54 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "MUX_4x16:RB_MUX_DFU"
 10. Port Connectivity Checks: "MUX_4x16:RA_MUX_DFU"
 11. Port Connectivity Checks: "HazardUnit:Hazard|sub_flop:sub_f"
 12. Port Connectivity Checks: "HazardUnit:Hazard|DEMUX_4x1:DEM"
 13. Port Connectivity Checks: "Stage4:stage41|MUX_2x1:CARRY_MUX"
 14. Port Connectivity Checks: "Stage4:stage41|MUX_4x16:ALU_MUX_B"
 15. Port Connectivity Checks: "Stage4:stage41|MUX_2x16:ADDER_EX_B_MUX"
 16. Port Connectivity Checks: "Stage3:Stage31|RF:RF1"
 17. Port Connectivity Checks: "Stage2:Stage21"
 18. Port Connectivity Checks: "Stage1:Stage11|MUX_2x16:PC_B_MUX"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 06 16:24:54 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; RISC_PIPELINE                               ;
; Top-level Entity Name              ; pipelined                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; Pipelined          ; RISC_PIPELINE      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                            ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Multi_FLOP.vhdl                  ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Multi_FLOP.vhdl     ;         ;
; M_CONTROL_UNIT.vhdl              ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/M_CONTROL_UNIT.vhdl ;         ;
; DATA_FWD_UNIT.vhdl               ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl  ;         ;
; SubFlop.vhdl                     ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl        ;         ;
; HazardUnit.vhdl                  ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/HazardUnit.vhdl     ;         ;
; Stage6.vhdl                      ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl         ;         ;
; Stage5.vhdl                      ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage5.vhdl         ;         ;
; Stage4.vhdl                      ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage4.vhdl         ;         ;
; Stage3.vhdl                      ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage3.vhdl         ;         ;
; Stage2.vhdl                      ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage2.vhdl         ;         ;
; Stage1.vhdl                      ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage1.vhdl         ;         ;
; SE6.vhdl                         ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SE6.vhdl            ;         ;
; RR_EX_register.vhdl              ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl ;         ;
; RegisterFile.vhdl                ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl   ;         ;
; Pipelined.vhdl                   ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl      ;         ;
; PC_adder.vhdl                    ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/PC_adder.vhdl       ;         ;
; Muxes.vhdl                       ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl          ;         ;
; MA_WB_register.vhdl              ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl ;         ;
; INSTR_MEM.vhdl                   ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/INSTR_MEM.vhdl      ;         ;
; IF_ID_register.vhdl              ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl ;         ;
; ID_RR_register.vhdl              ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl ;         ;
; flop.vhdl                        ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/flop.vhdl           ;         ;
; EX_MA_register.vhdl              ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl ;         ;
; DATA_MEM.vhdl                    ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_MEM.vhdl       ;         ;
; compliment.vhdl                  ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/compliment.vhdl     ;         ;
; ALU.vhdl                         ; yes             ; User VHDL File  ; E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl            ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |pipelined                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |pipelined          ; pipelined   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------+
; Port Connectivity Checks: "MUX_4x16:RB_MUX_DFU" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; p3   ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MUX_4x16:RA_MUX_DFU" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; p3   ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HazardUnit:Hazard|sub_flop:sub_f"                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; en              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "HazardUnit:Hazard|DEMUX_4x1:DEM" ;
+---------------+-------+----------+--------------------------+
; Port          ; Type  ; Severity ; Details                  ;
+---------------+-------+----------+--------------------------+
; default_value ; Input ; Info     ; Stuck at GND             ;
; input_value   ; Input ; Info     ; Stuck at VCC             ;
+---------------+-------+----------+--------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Stage4:stage41|MUX_2x1:CARRY_MUX" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; p0   ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Stage4:stage41|MUX_4x16:ALU_MUX_B" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; p3   ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Stage4:stage41|MUX_2x16:ADDER_EX_B_MUX" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; p0[15..7] ; Input ; Info     ; Stuck at GND                        ;
; p0[0]     ; Input ; Info     ; Stuck at GND                        ;
; p1[0]     ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Stage3:Stage31|RF:RF1"                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Stage2:Stage21"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; id_rr_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Stage1:Stage11|MUX_2x16:PC_B_MUX" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; p0[15..2] ; Input ; Info     ; Stuck at GND                  ;
; p0[1]     ; Input ; Info     ; Stuck at VCC                  ;
; p0[0]     ; Input ; Info     ; Stuck at GND                  ;
; p1        ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 06 16:24:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_PIPELINE -c RISC_PIPELINE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file multi_flop.vhdl
    Info (12022): Found design unit 1: Multi_FLOP-rtl File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Multi_FLOP.vhdl Line: 15
    Info (12023): Found entity 1: Multi_FLOP File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Multi_FLOP.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file m_control_unit.vhdl
    Info (12022): Found design unit 1: M_CONTROl_UNIT-Behavioral File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/M_CONTROL_UNIT.vhdl Line: 16
    Info (12023): Found entity 1: M_CONTROl_UNIT File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/M_CONTROL_UNIT.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file data_fwd_unit.vhdl
    Info (12022): Found design unit 1: DATA_FWD_UNIT-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 18
    Info (12023): Found entity 1: DATA_FWD_UNIT File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file subflop.vhdl
    Info (12022): Found design unit 1: sub_flop-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 12
    Info (12023): Found entity 1: sub_flop File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hazardunit.vhdl
    Info (12022): Found design unit 1: HazardUnit-RTL File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/HazardUnit.vhdl Line: 26
    Info (12023): Found entity 1: HazardUnit File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/HazardUnit.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file stage6.vhdl
    Info (12022): Found design unit 1: Stage6-rtl File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 19
    Info (12023): Found entity 1: Stage6 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file stage5.vhdl
    Info (12022): Found design unit 1: Stage5-rtl File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage5.vhdl Line: 25
    Info (12023): Found entity 1: Stage5 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage5.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file stage4.vhdl
    Info (12022): Found design unit 1: Stage4-rtl File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage4.vhdl Line: 26
    Info (12023): Found entity 1: Stage4 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage4.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file stage3.vhdl
    Info (12022): Found design unit 1: Stage3-rtl File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage3.vhdl Line: 35
    Info (12023): Found entity 1: Stage3 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage3.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file stage2.vhdl
    Info (12022): Found design unit 1: Stage2-rtl File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage2.vhdl Line: 25
    Info (12023): Found entity 1: Stage2 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage2.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file stage1.vhdl
    Info (12022): Found design unit 1: Stage1-Behavioral File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage1.vhdl Line: 19
    Info (12023): Found entity 1: Stage1 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage1.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se9.vhdl
    Info (12022): Found design unit 1: SE9-rtl File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SE9.vhdl Line: 11
    Info (12023): Found entity 1: SE9 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SE9.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se6.vhdl
    Info (12022): Found design unit 1: SE6-rtl File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SE6.vhdl Line: 11
    Info (12023): Found entity 1: SE6 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SE6.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rr_ex_register.vhdl
    Info (12022): Found design unit 1: RR_EX_reg-reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 26
    Info (12023): Found entity 1: RR_EX_reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhdl
    Info (12022): Found design unit 1: RF-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 23
    Info (12023): Found entity 1: RF File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pipelined.vhdl
    Info (12022): Found design unit 1: pipelined-rtl File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 14
    Info (12023): Found entity 1: pipelined File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pc_adder.vhdl
    Info (12022): Found design unit 1: PC_adder-a1 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/PC_adder.vhdl Line: 12
    Info (12023): Found entity 1: PC_adder File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/PC_adder.vhdl Line: 4
Info (12021): Found 15 design units, including 7 entities, in source file muxes.vhdl
    Info (12022): Found design unit 1: Muxes File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 4
    Info (12022): Found design unit 2: MUX_2x16-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 114
    Info (12022): Found design unit 3: MUX_4x16-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 147
    Info (12022): Found design unit 4: MUX_2x1-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 183
    Info (12022): Found design unit 5: MUX_4x8-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 218
    Info (12022): Found design unit 6: MUX_4x3-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 257
    Info (12022): Found design unit 7: MUX_2x8-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 293
    Info (12022): Found design unit 8: DEMUX_4x1-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 328
    Info (12023): Found entity 1: MUX_2x16 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 102
    Info (12023): Found entity 2: MUX_4x16 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 133
    Info (12023): Found entity 3: MUX_2x1 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 171
    Info (12023): Found entity 4: MUX_4x8 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 204
    Info (12023): Found entity 5: MUX_4x3 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 243
    Info (12023): Found entity 6: MUX_2x8 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 281
    Info (12023): Found entity 7: DEMUX_4x1 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 313
Info (12021): Found 2 design units, including 1 entities, in source file ma_wb_register.vhdl
    Info (12022): Found design unit 1: MA_WB_reg-reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 23
    Info (12023): Found entity 1: MA_WB_reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instr_mem.vhdl
    Info (12022): Found design unit 1: instruction_memory-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/INSTR_MEM.vhdl Line: 12
    Info (12023): Found entity 1: instruction_memory File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/INSTR_MEM.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file if_id_register.vhdl
    Info (12022): Found design unit 1: IF_ID_reg-reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 14
    Info (12023): Found entity 1: IF_ID_reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file id_rr_register.vhdl
    Info (12022): Found design unit 1: ID_RR_reg-reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 28
    Info (12023): Found entity 1: ID_RR_reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flop.vhdl
    Info (12022): Found design unit 1: flop-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/flop.vhdl Line: 11
    Info (12023): Found entity 1: flop File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/flop.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ex_ma_register.vhdl
    Info (12022): Found design unit 1: EX_MA_reg-reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 20
    Info (12023): Found entity 1: EX_MA_reg File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhdl
    Info (12022): Found design unit 1: data_memory-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_MEM.vhdl Line: 21
    Info (12023): Found entity 1: data_memory File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_MEM.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file compliment.vhdl
    Info (12022): Found design unit 1: compliment-arch File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/compliment.vhdl Line: 12
    Info (12023): Found entity 1: compliment File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/compliment.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-a1 File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 18
    Info (12023): Found entity 1: ALU File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 4
Info (12127): Elaborating entity "Pipelined" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Pipelined.vhdl(287): used implicit default value for signal "IM_MUX_CTRL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 287
Warning (10541): VHDL Signal Declaration warning at Pipelined.vhdl(288): used implicit default value for signal "IF_ID_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 288
Warning (10036): Verilog HDL or VHDL warning at Pipelined.vhdl(297): object "ID_RR_IN" assigned a value but never read File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 297
Warning (10541): VHDL Signal Declaration warning at Pipelined.vhdl(308): used implicit default value for signal "ID_RR_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 308
Warning (10541): VHDL Signal Declaration warning at Pipelined.vhdl(364): used implicit default value for signal "RR_EX_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 364
Warning (10541): VHDL Signal Declaration warning at Pipelined.vhdl(391): used implicit default value for signal "EX_MA_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 391
Warning (10541): VHDL Signal Declaration warning at Pipelined.vhdl(413): used implicit default value for signal "MA_WB_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 413
Info (12128): Elaborating entity "Stage1" for hierarchy "Stage1:Stage11" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 421
Info (12128): Elaborating entity "instruction_memory" for hierarchy "Stage1:Stage11|instruction_memory:INSTR_MEM1" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage1.vhdl Line: 53
Info (12128): Elaborating entity "PC_adder" for hierarchy "Stage1:Stage11|PC_adder:PC_AD" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage1.vhdl Line: 57
Warning (10492): VHDL Process Statement warning at PC_adder.vhdl(24): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/PC_adder.vhdl Line: 24
Info (12128): Elaborating entity "MUX_2x16" for hierarchy "Stage1:Stage11|MUX_2x16:PC_B_MUX" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage1.vhdl Line: 62
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(120): signal "sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 120
Info (12128): Elaborating entity "IF_ID_reg" for hierarchy "IF_ID_reg:IF_ID" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 432
Info (10041): Inferred latch for "buffer_2[0]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[1]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[2]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[3]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[4]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[5]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[6]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[7]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[8]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[9]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[10]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[11]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[12]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[13]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[14]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_2[15]" at IF_ID_register.vhdl(19) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 19
Info (10041): Inferred latch for "buffer_1[0]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[1]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[2]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[3]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[4]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[5]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[6]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[7]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[8]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[9]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[10]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[11]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[12]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[13]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[14]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (10041): Inferred latch for "buffer_1[15]" at IF_ID_register.vhdl(18) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/IF_ID_register.vhdl Line: 18
Info (12128): Elaborating entity "Stage2" for hierarchy "Stage2:Stage21" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 443
Info (12128): Elaborating entity "ID_RR_reg" for hierarchy "ID_RR_reg:ID_RR" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 461
Info (10041): Inferred latch for "buffer_8[0]" at ID_RR_register.vhdl(46) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 46
Info (10041): Inferred latch for "buffer_8[1]" at ID_RR_register.vhdl(46) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 46
Info (10041): Inferred latch for "buffer_8[2]" at ID_RR_register.vhdl(46) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 46
Info (10041): Inferred latch for "buffer_8[3]" at ID_RR_register.vhdl(46) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 46
Info (10041): Inferred latch for "buffer_7[0]" at ID_RR_register.vhdl(45) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 45
Info (10041): Inferred latch for "buffer_7[1]" at ID_RR_register.vhdl(45) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 45
Info (10041): Inferred latch for "buffer_6[0]" at ID_RR_register.vhdl(44) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 44
Info (10041): Inferred latch for "buffer_6[1]" at ID_RR_register.vhdl(44) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 44
Info (10041): Inferred latch for "buffer_6[2]" at ID_RR_register.vhdl(44) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 44
Info (10041): Inferred latch for "buffer_5[0]" at ID_RR_register.vhdl(43) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 43
Info (10041): Inferred latch for "buffer_5[1]" at ID_RR_register.vhdl(43) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 43
Info (10041): Inferred latch for "buffer_5[2]" at ID_RR_register.vhdl(43) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 43
Info (10041): Inferred latch for "buffer_4[0]" at ID_RR_register.vhdl(42) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 42
Info (10041): Inferred latch for "buffer_4[1]" at ID_RR_register.vhdl(42) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 42
Info (10041): Inferred latch for "buffer_4[2]" at ID_RR_register.vhdl(42) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 42
Info (10041): Inferred latch for "buffer_3" at ID_RR_register.vhdl(41) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 41
Info (10041): Inferred latch for "buffer_9[0]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[1]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[2]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[3]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[4]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[5]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[6]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[7]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[8]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[9]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[10]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[11]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[12]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[13]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[14]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_9[15]" at ID_RR_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_2[0]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[1]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[2]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[3]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[4]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[5]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[6]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[7]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[8]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[9]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[10]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[11]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[12]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[13]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[14]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[15]" at ID_RR_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_1[0]" at ID_RR_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_1[1]" at ID_RR_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_1[2]" at ID_RR_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_1[3]" at ID_RR_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_1[4]" at ID_RR_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_1[5]" at ID_RR_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ID_RR_register.vhdl Line: 38
Info (12128): Elaborating entity "Stage3" for hierarchy "Stage3:Stage31" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 489
Info (12128): Elaborating entity "RF" for hierarchy "Stage3:Stage31|RF:RF1" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage3.vhdl Line: 69
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(47): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 47
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(75): signal "RF_D0_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 75
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(84): signal "R0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 84
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(87): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 87
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(90): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 90
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(93): signal "R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 93
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(96): signal "R4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 96
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(99): signal "R5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 99
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(102): signal "R6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 102
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(105): signal "R7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(109): signal "R0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(112): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 112
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(115): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 115
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(118): signal "R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 118
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(121): signal "R4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 121
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(124): signal "R5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 124
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(127): signal "R6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 127
Warning (10492): VHDL Process Statement warning at RegisterFile.vhdl(130): signal "R7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 130
Warning (10631): VHDL Process Statement warning at RegisterFile.vhdl(81): inferring latch(es) for signal or variable "RF_DA_temp1", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Warning (10631): VHDL Process Statement warning at RegisterFile.vhdl(81): inferring latch(es) for signal or variable "RF_DA_temp2", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[0]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[1]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[2]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[3]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[4]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[5]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[6]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[7]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[8]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[9]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[10]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[11]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[12]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[13]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[14]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[15]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[0]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[1]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[2]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[3]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[4]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[5]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[6]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[7]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[8]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[9]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[10]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[11]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[12]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[13]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[14]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[15]" at RegisterFile.vhdl(81) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl Line: 81
Info (12128): Elaborating entity "RR_EX_reg" for hierarchy "RR_EX_reg:RR_EX" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 520
Info (10041): Inferred latch for "buffer_10[0]" at RR_EX_register.vhdl(46) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 46
Info (10041): Inferred latch for "buffer_10[1]" at RR_EX_register.vhdl(46) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 46
Info (10041): Inferred latch for "buffer_9[0]" at RR_EX_register.vhdl(45) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 45
Info (10041): Inferred latch for "buffer_9[1]" at RR_EX_register.vhdl(45) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 45
Info (10041): Inferred latch for "buffer_9[2]" at RR_EX_register.vhdl(45) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 45
Info (10041): Inferred latch for "buffer_9[3]" at RR_EX_register.vhdl(45) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 45
Info (10041): Inferred latch for "buffer_8[0]" at RR_EX_register.vhdl(44) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 44
Info (10041): Inferred latch for "buffer_8[1]" at RR_EX_register.vhdl(44) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 44
Info (10041): Inferred latch for "buffer_8[2]" at RR_EX_register.vhdl(44) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 44
Info (10041): Inferred latch for "buffer_7[0]" at RR_EX_register.vhdl(43) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 43
Info (10041): Inferred latch for "buffer_7[1]" at RR_EX_register.vhdl(43) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 43
Info (10041): Inferred latch for "buffer_7[2]" at RR_EX_register.vhdl(43) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 43
Info (10041): Inferred latch for "buffer_6[0]" at RR_EX_register.vhdl(42) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 42
Info (10041): Inferred latch for "buffer_6[1]" at RR_EX_register.vhdl(42) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 42
Info (10041): Inferred latch for "buffer_6[2]" at RR_EX_register.vhdl(42) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 42
Info (10041): Inferred latch for "buffer_5" at RR_EX_register.vhdl(41) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 41
Info (10041): Inferred latch for "buffer_4[0]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[1]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[2]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[3]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[4]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[5]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[6]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[7]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[8]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[9]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[10]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[11]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[12]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[13]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[14]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_4[15]" at RR_EX_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_3[0]" at RR_EX_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_3[1]" at RR_EX_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_3[2]" at RR_EX_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_3[3]" at RR_EX_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_3[4]" at RR_EX_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_3[5]" at RR_EX_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_2[0]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[1]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[2]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[3]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[4]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[5]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[6]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[7]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[8]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[9]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[10]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[11]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[12]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[13]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[14]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_2[15]" at RR_EX_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_1[0]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[1]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[2]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[3]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[4]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[5]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[6]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[7]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[8]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[9]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[10]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[11]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[12]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[13]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[14]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_1[15]" at RR_EX_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_11[0]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[1]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[2]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[3]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[4]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[5]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[6]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[7]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[8]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[9]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[10]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[11]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[12]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[13]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[14]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_11[15]" at RR_EX_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RR_EX_register.vhdl Line: 36
Info (12128): Elaborating entity "Stage4" for hierarchy "Stage4:stage41" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 549
Info (12128): Elaborating entity "ALU" for hierarchy "Stage4:stage41|ALU:ALU1" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage4.vhdl Line: 130
Warning (10492): VHDL Process Statement warning at ALU.vhdl(26): signal "C_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 26
Warning (10492): VHDL Process Statement warning at ALU.vhdl(28): signal "C_init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 28
Warning (10492): VHDL Process Statement warning at ALU.vhdl(29): signal "C_init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 29
Warning (10492): VHDL Process Statement warning at ALU.vhdl(37): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 37
Warning (10492): VHDL Process Statement warning at ALU.vhdl(38): signal "C_init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 38
Warning (10492): VHDL Process Statement warning at ALU.vhdl(39): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 39
Warning (10492): VHDL Process Statement warning at ALU.vhdl(41): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 41
Warning (10492): VHDL Process Statement warning at ALU.vhdl(41): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 41
Warning (10492): VHDL Process Statement warning at ALU.vhdl(44): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 44
Warning (10631): VHDL Process Statement warning at ALU.vhdl(23): inferring latch(es) for signal or variable "C_init", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Warning (10631): VHDL Process Statement warning at ALU.vhdl(23): inferring latch(es) for signal or variable "op1", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[0]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[1]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[2]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[3]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[4]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[5]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[6]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[7]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[8]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[9]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[10]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[11]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[12]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[13]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[14]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "op1[15]" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (10041): Inferred latch for "C_init" at ALU.vhdl(23) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/ALU.vhdl Line: 23
Info (12128): Elaborating entity "MUX_4x16" for hierarchy "Stage4:stage41|MUX_4x16:ALU_MUX_B" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage4.vhdl Line: 168
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(154): signal "sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 154
Info (12128): Elaborating entity "SE6" for hierarchy "Stage4:stage41|SE6:SIGN_EXTENDED" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage4.vhdl Line: 177
Info (12128): Elaborating entity "MUX_2x1" for hierarchy "Stage4:stage41|MUX_2x1:CARRY_MUX" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage4.vhdl Line: 182
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(190): signal "sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 190
Info (12128): Elaborating entity "flop" for hierarchy "Stage4:stage41|flop:CARRY_FLOP" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage4.vhdl Line: 189
Info (10041): Inferred latch for "buf" at flop.vhdl(14) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/flop.vhdl Line: 14
Info (12128): Elaborating entity "compliment" for hierarchy "Stage4:stage41|compliment:complimenter" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage4.vhdl Line: 223
Info (12128): Elaborating entity "EX_MA_reg" for hierarchy "EX_MA_reg:EX_MA" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 577
Info (10041): Inferred latch for "buffer_11[0]" at EX_MA_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_11[1]" at EX_MA_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_7[0]" at EX_MA_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_7[1]" at EX_MA_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_6[0]" at EX_MA_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_6[1]" at EX_MA_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_6[2]" at EX_MA_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_6[3]" at EX_MA_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_5[0]" at EX_MA_register.vhdl(35) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 35
Info (10041): Inferred latch for "buffer_5[1]" at EX_MA_register.vhdl(35) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 35
Info (10041): Inferred latch for "buffer_5[2]" at EX_MA_register.vhdl(35) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 35
Info (10041): Inferred latch for "buffer_4[0]" at EX_MA_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_4[1]" at EX_MA_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_4[2]" at EX_MA_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_3[0]" at EX_MA_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_3[1]" at EX_MA_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_3[2]" at EX_MA_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[0]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[1]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[2]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[3]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[4]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[5]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[6]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[7]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[8]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[9]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[10]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[11]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[12]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[13]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[14]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_2[15]" at EX_MA_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[0]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[1]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[2]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[3]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[4]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[5]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[6]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[7]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[8]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[9]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[10]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[11]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[12]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[13]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[14]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_1[15]" at EX_MA_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_8[0]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[1]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[2]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[3]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[4]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[5]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[6]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[7]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[8]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[9]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[10]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[11]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[12]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[13]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[14]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_8[15]" at EX_MA_register.vhdl(30) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 30
Info (10041): Inferred latch for "buffer_9[0]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[1]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[2]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[3]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[4]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[5]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[6]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[7]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[8]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[9]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[10]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[11]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[12]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[13]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[14]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_9[15]" at EX_MA_register.vhdl(29) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 29
Info (10041): Inferred latch for "buffer_10[0]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[1]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[2]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[3]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[4]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[5]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[6]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[7]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[8]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[9]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[10]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[11]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[12]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[13]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[14]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (10041): Inferred latch for "buffer_10[15]" at EX_MA_register.vhdl(28) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/EX_MA_register.vhdl Line: 28
Info (12128): Elaborating entity "Stage5" for hierarchy "Stage5:Stage51" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 608
Info (12128): Elaborating entity "data_memory" for hierarchy "Stage5:Stage51|data_memory:DM1" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage5.vhdl Line: 56
Info (12128): Elaborating entity "MA_WB_reg" for hierarchy "MA_WB_reg:MA_WB" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 632
Info (10041): Inferred latch for "buffer_10[0]" at MA_WB_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_10[1]" at MA_WB_register.vhdl(40) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 40
Info (10041): Inferred latch for "buffer_7[0]" at MA_WB_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_7[1]" at MA_WB_register.vhdl(39) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 39
Info (10041): Inferred latch for "buffer_6[0]" at MA_WB_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_6[1]" at MA_WB_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_6[2]" at MA_WB_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_6[3]" at MA_WB_register.vhdl(38) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 38
Info (10041): Inferred latch for "buffer_5[0]" at MA_WB_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_5[1]" at MA_WB_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_5[2]" at MA_WB_register.vhdl(37) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 37
Info (10041): Inferred latch for "buffer_4[0]" at MA_WB_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_4[1]" at MA_WB_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_4[2]" at MA_WB_register.vhdl(36) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 36
Info (10041): Inferred latch for "buffer_3[0]" at MA_WB_register.vhdl(35) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 35
Info (10041): Inferred latch for "buffer_3[1]" at MA_WB_register.vhdl(35) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 35
Info (10041): Inferred latch for "buffer_3[2]" at MA_WB_register.vhdl(35) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 35
Info (10041): Inferred latch for "buffer_8[0]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[1]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[2]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[3]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[4]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[5]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[6]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[7]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[8]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[9]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[10]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[11]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[12]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[13]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[14]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_8[15]" at MA_WB_register.vhdl(34) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 34
Info (10041): Inferred latch for "buffer_2[0]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[1]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[2]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[3]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[4]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[5]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[6]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[7]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[8]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[9]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[10]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[11]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[12]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[13]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[14]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_2[15]" at MA_WB_register.vhdl(33) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 33
Info (10041): Inferred latch for "buffer_1[0]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[1]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[2]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[3]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[4]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[5]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[6]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[7]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[8]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[9]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[10]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[11]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[12]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[13]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[14]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_1[15]" at MA_WB_register.vhdl(32) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 32
Info (10041): Inferred latch for "buffer_9[0]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[1]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[2]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[3]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[4]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[5]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[6]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[7]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[8]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[9]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[10]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[11]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[12]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[13]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[14]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (10041): Inferred latch for "buffer_9[15]" at MA_WB_register.vhdl(31) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/MA_WB_register.vhdl Line: 31
Info (12128): Elaborating entity "Stage6" for hierarchy "Stage6:Stage61" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 661
Warning (10492): VHDL Process Statement warning at Stage6.vhdl(28): signal "PC_PLUS_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 28
Warning (10492): VHDL Process Statement warning at Stage6.vhdl(30): signal "DM_D_OUT_WB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 30
Warning (10492): VHDL Process Statement warning at Stage6.vhdl(32): signal "imm9_16_WB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 32
Warning (10492): VHDL Process Statement warning at Stage6.vhdl(34): signal "result_WB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 34
Warning (10492): VHDL Process Statement warning at Stage6.vhdl(41): signal "flags_WB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 41
Warning (10492): VHDL Process Statement warning at Stage6.vhdl(42): signal "AND_NAND_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 42
Warning (10492): VHDL Process Statement warning at Stage6.vhdl(43): signal "rc_WB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 43
Warning (10492): VHDL Process Statement warning at Stage6.vhdl(45): signal "rb_WB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 45
Warning (10492): VHDL Process Statement warning at Stage6.vhdl(47): signal "ra_WB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Stage6.vhdl Line: 47
Info (12128): Elaborating entity "HazardUnit" for hierarchy "HazardUnit:Hazard" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 679
Warning (10492): VHDL Process Statement warning at HazardUnit.vhdl(60): signal "stage_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/HazardUnit.vhdl Line: 60
Warning (10631): VHDL Process Statement warning at HazardUnit.vhdl(55): inferring latch(es) for signal or variable "BUBBLE_TEMP", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/HazardUnit.vhdl Line: 55
Info (10041): Inferred latch for "BUBBLE_TEMP" at HazardUnit.vhdl(55) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/HazardUnit.vhdl Line: 55
Info (12128): Elaborating entity "DEMUX_4x1" for hierarchy "HazardUnit:Hazard|DEMUX_4x1:DEM" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/HazardUnit.vhdl Line: 66
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(336): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 336
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(337): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 337
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(338): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 338
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(339): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 339
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(340): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 340
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(342): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 342
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(343): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 343
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(344): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 344
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(345): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 345
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(346): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 346
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(347): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 347
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(351): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 351
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(353): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 353
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(354): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 354
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(355): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 355
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(356): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 356
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(358): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 358
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(359): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 359
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(360): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 360
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(361): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 361
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(362): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 362
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(363): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 363
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(367): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 367
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(368): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 368
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(370): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 370
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(371): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 371
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(372): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 372
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(374): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 374
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(375): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 375
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(376): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 376
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(377): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 377
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(378): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 378
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(379): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 379
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(383): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 383
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(384): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 384
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(385): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 385
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(387): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 387
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(388): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 388
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(390): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 390
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(391): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 391
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(392): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 392
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(393): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 393
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(394): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 394
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(395): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 395
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(399): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 399
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(400): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 400
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(401): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 401
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(402): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 402
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(404): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 404
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(406): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 406
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(407): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 407
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(408): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 408
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(409): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 409
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(410): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 410
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(411): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 411
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(415): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 415
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(416): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 416
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(417): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 417
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(418): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 418
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(419): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(422): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 422
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(423): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 423
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(424): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(425): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 425
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(426): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 426
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(427): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 427
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(430): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 430
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(431): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 431
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(432): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 432
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(433): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 433
Warning (10492): VHDL Process Statement warning at Muxes.vhdl(434): signal "default_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 434
Warning (10631): VHDL Process Statement warning at Muxes.vhdl(330): inferring latch(es) for signal or variable "P4", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 330
Info (10041): Inferred latch for "P4" at Muxes.vhdl(330) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Muxes.vhdl Line: 330
Info (12128): Elaborating entity "sub_flop" for hierarchy "HazardUnit:Hazard|sub_flop:sub_f" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/HazardUnit.vhdl Line: 80
Warning (10492): VHDL Process Statement warning at SubFlop.vhdl(23): signal "set6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 23
Warning (10492): VHDL Process Statement warning at SubFlop.vhdl(28): signal "up" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 28
Warning (10492): VHDL Process Statement warning at SubFlop.vhdl(29): signal "buf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 29
Warning (10492): VHDL Process Statement warning at SubFlop.vhdl(31): signal "buf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 31
Warning (10631): VHDL Process Statement warning at SubFlop.vhdl(17): inferring latch(es) for signal or variable "data_out", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[0]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[1]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[2]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[3]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[4]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[5]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[6]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[7]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[8]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[9]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[10]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[11]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[12]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[13]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[14]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[15]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[16]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[17]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[18]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[19]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[20]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[21]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[22]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[23]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[24]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[25]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[26]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[27]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[28]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[29]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[30]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "data_out[31]" at SubFlop.vhdl(17) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 17
Info (10041): Inferred latch for "buf[0]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[1]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[2]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[3]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[4]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[5]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[6]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[7]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[8]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[9]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[10]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[11]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[12]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[13]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[14]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[15]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[16]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[17]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[18]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[19]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[20]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[21]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[22]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[23]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[24]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[25]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[26]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[27]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[28]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[29]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[30]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (10041): Inferred latch for "buf[31]" at SubFlop.vhdl(15) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/SubFlop.vhdl Line: 15
Info (12128): Elaborating entity "DATA_FWD_UNIT" for hierarchy "DATA_FWD_UNIT:DFU" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 710
Warning (10631): VHDL Process Statement warning at DATA_FWD_UNIT.vhdl(24): inferring latch(es) for signal or variable "RR_S", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 24
Warning (10631): VHDL Process Statement warning at DATA_FWD_UNIT.vhdl(24): inferring latch(es) for signal or variable "RR_T", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 24
Warning (10631): VHDL Process Statement warning at DATA_FWD_UNIT.vhdl(50): inferring latch(es) for signal or variable "EX_D", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 50
Warning (10631): VHDL Process Statement warning at DATA_FWD_UNIT.vhdl(50): inferring latch(es) for signal or variable "EX_D_EN", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 50
Warning (10631): VHDL Process Statement warning at DATA_FWD_UNIT.vhdl(65): inferring latch(es) for signal or variable "MA_D", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 65
Warning (10631): VHDL Process Statement warning at DATA_FWD_UNIT.vhdl(65): inferring latch(es) for signal or variable "MA_D_EN", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 65
Warning (10631): VHDL Process Statement warning at DATA_FWD_UNIT.vhdl(80): inferring latch(es) for signal or variable "WB_D", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 80
Warning (10631): VHDL Process Statement warning at DATA_FWD_UNIT.vhdl(80): inferring latch(es) for signal or variable "WB_D_EN", which holds its previous value in one or more paths through the process File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 80
Info (10041): Inferred latch for "WB_D_EN" at DATA_FWD_UNIT.vhdl(80) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 80
Info (10041): Inferred latch for "WB_D[0]" at DATA_FWD_UNIT.vhdl(80) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 80
Info (10041): Inferred latch for "WB_D[1]" at DATA_FWD_UNIT.vhdl(80) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 80
Info (10041): Inferred latch for "WB_D[2]" at DATA_FWD_UNIT.vhdl(80) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 80
Info (10041): Inferred latch for "MA_D_EN" at DATA_FWD_UNIT.vhdl(65) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 65
Info (10041): Inferred latch for "MA_D[0]" at DATA_FWD_UNIT.vhdl(65) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 65
Info (10041): Inferred latch for "MA_D[1]" at DATA_FWD_UNIT.vhdl(65) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 65
Info (10041): Inferred latch for "MA_D[2]" at DATA_FWD_UNIT.vhdl(65) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 65
Info (10041): Inferred latch for "EX_D_EN" at DATA_FWD_UNIT.vhdl(50) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 50
Info (10041): Inferred latch for "EX_D[0]" at DATA_FWD_UNIT.vhdl(50) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 50
Info (10041): Inferred latch for "EX_D[1]" at DATA_FWD_UNIT.vhdl(50) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 50
Info (10041): Inferred latch for "EX_D[2]" at DATA_FWD_UNIT.vhdl(50) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 50
Info (10041): Inferred latch for "RR_T[0]" at DATA_FWD_UNIT.vhdl(24) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 24
Info (10041): Inferred latch for "RR_T[1]" at DATA_FWD_UNIT.vhdl(24) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 24
Info (10041): Inferred latch for "RR_T[2]" at DATA_FWD_UNIT.vhdl(24) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 24
Info (10041): Inferred latch for "RR_S[0]" at DATA_FWD_UNIT.vhdl(24) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 24
Info (10041): Inferred latch for "RR_S[1]" at DATA_FWD_UNIT.vhdl(24) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 24
Info (10041): Inferred latch for "RR_S[2]" at DATA_FWD_UNIT.vhdl(24) File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/DATA_FWD_UNIT.vhdl Line: 24
Info (12128): Elaborating entity "M_CONTROl_UNIT" for hierarchy "M_CONTROl_UNIT:M_UNIT" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 735
Info (12128): Elaborating entity "Multi_FLOP" for hierarchy "M_CONTROl_UNIT:M_UNIT|Multi_FLOP:counter" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/M_CONTROL_UNIT.vhdl Line: 30
Warning (10492): VHDL Process Statement warning at Multi_FLOP.vhdl(22): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Multi_FLOP.vhdl Line: 22
Warning (10492): VHDL Process Statement warning at Multi_FLOP.vhdl(22): signal "ov_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Multi_FLOP.vhdl Line: 22
Warning (10492): VHDL Process Statement warning at Multi_FLOP.vhdl(25): signal "ov_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Multi_FLOP.vhdl Line: 25
Warning (10492): VHDL Process Statement warning at Multi_FLOP.vhdl(28): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Multi_FLOP.vhdl Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 9
    Warning (15610): No output dependent on input pin "reset" File: E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/Pipelined.vhdl Line: 10
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Sat May 06 16:24:54 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


