<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.02.13.12:01:38"
 outputDirectory="C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780I5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="clk_reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="master_reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port name="master_reset_reset" direction="output" role="reset" width="1" />
  </interface>
  <interface name="master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="master_address" direction="output" role="address" width="32" />
   <port name="master_readdata" direction="input" role="readdata" width="32" />
   <port name="master_read" direction="output" role="read" width="1" />
   <port name="master_write" direction="output" role="write" width="1" />
   <port
       name="master_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="master_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="master_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
  </interface>
 </perimeter>
 <entity kind="alt_jtag_csr_master" version="1.0" name="alt_jtag_csr_master">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="AUTO_MASTER_ADDRESS_WIDTH" value="-1" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\synth\alt_jtag_csr_master.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\synth\alt_jtag_csr_master.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_timing_adapter_1940_5ju4ddy"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_channel_adapter_1921_5wnzrci"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_channel_adapter_1921_fkajlia"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_jtag_avalon_master"
   version="19.1"
   name="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_avalon_master_191\synth\alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_avalon_master_191\synth\alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_jtag_csr_master" as="master_0" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_timing_adapter_1940_5ju4ddy"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_channel_adapter_1921_5wnzrci"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_channel_adapter_1921_fkajlia"</message>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_jtag_dc_streaming"
   version="19.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_jtag_interface.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_jtag_dc_streaming.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_jtag_sld_node.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_jtag_streaming.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_idle_remover.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_idle_inserter.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_jtag_interface.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_jtag_interface.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_jtag_dc_streaming.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_jtag_sld_node.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_jtag_streaming.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_idle_remover.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_idle_inserter.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_jtag_dc_streaming_191\synth\altera_avalon_st_jtag_interface.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_st_jtag_interface"</message>
  </messages>
 </entity>
 <entity
   kind="timing_adapter"
   version="19.4.0"
   name="alt_jtag_csr_master_timing_adapter_1940_5ju4ddy">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\timing_adapter_1940\synth\alt_jtag_csr_master_timing_adapter_1940_5ju4ddy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\timing_adapter_1940\synth\alt_jtag_csr_master_timing_adapter_1940_5ju4ddy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"
     as="timing_adt" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_timing_adapter_1940_5ju4ddy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.1"
   name="alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_avalon_sc_fifo_1931\synth\alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_avalon_sc_fifo_1931\synth\alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"
     as="fifo" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_bytes_to_packets"
   version="19.2.2"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_avalon_st_bytes_to_packets_1922\synth\altera_avalon_st_bytes_to_packets.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_avalon_st_bytes_to_packets_1922\synth\altera_avalon_st_bytes_to_packets.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"
     as="b2p" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_st_bytes_to_packets"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_packets_to_bytes"
   version="19.2.2"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_avalon_st_packets_to_bytes_1922\synth\altera_avalon_st_packets_to_bytes.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_avalon_st_packets_to_bytes_1922\synth\altera_avalon_st_packets_to_bytes.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"
     as="p2b" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_st_packets_to_bytes"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_packets_to_master"
   version="19.2.2"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_avalon_packets_to_master_1922\synth\altera_avalon_packets_to_master.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_avalon_packets_to_master_1922\synth\altera_avalon_packets_to_master.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"
     as="transacto" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_avalon_packets_to_master"</message>
  </messages>
 </entity>
 <entity
   kind="channel_adapter"
   version="19.2.1"
   name="alt_jtag_csr_master_channel_adapter_1921_5wnzrci">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\channel_adapter_1921\synth\alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\channel_adapter_1921\synth\alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"
     as="b2p_adapter" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_channel_adapter_1921_5wnzrci"</message>
  </messages>
 </entity>
 <entity
   kind="channel_adapter"
   version="19.2.1"
   name="alt_jtag_csr_master_channel_adapter_1921_fkajlia">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\channel_adapter_1921\synth\alt_jtag_csr_master_channel_adapter_1921_fkajlia.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\channel_adapter_1921\synth\alt_jtag_csr_master_channel_adapter_1921_fkajlia.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"
     as="p2b_adapter" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: alt_jtag_csr_master_channel_adapter_1921_fkajlia"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.2"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_reset_controller_1922\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_reset_controller_1922\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_reset_controller_1922\synth\altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_reset_controller_1922\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_reset_controller_1922\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\gitwork\LL10G_Cyclone10GX_1\rtl\jtag_avalon_master\alt_jtag_csr_master\altera_reset_controller_1922\synth\altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/intelfpga_pro/23.4/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_jtag_csr_master_altera_jtag_avalon_master_191_3zppvky"
     as="rst_controller" />
  <messages>
   <message level="Info" culprit="alt_jtag_csr_master">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
</deploy>
