Timing Analyzer report for final
Sun Apr 19 10:35:10 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_clk_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'main_clk_50'
 17. Slow 1200mV 85C Model Hold: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 20. Slow 1200mV 85C Model Recovery: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'main_clk_50'
 24. Slow 1200mV 85C Model Removal: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'main_clk_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'main_clk_50'
 36. Slow 1200mV 0C Model Hold: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 39. Slow 1200mV 0C Model Recovery: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'main_clk_50'
 43. Slow 1200mV 0C Model Removal: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'main_clk_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'main_clk_50'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Hold: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 56. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 57. Fast 1200mV 0C Model Recovery: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'main_clk_50'
 61. Fast 1200mV 0C Model Removal: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; final                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.1%      ;
;     Processor 3            ;   6.3%      ;
;     Processor 4            ;   4.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; lab8_soc/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sun Apr 19 10:35:05 2020 ;
; lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sun Apr 19 10:35:05 2020 ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc                ; OK     ; Sun Apr 19 10:35:05 2020 ;
; final.sdc                                                                  ; OK     ; Sun Apr 19 10:35:06 2020 ;
+----------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { altera_reserved_tck }                  ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab8_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab8_soc|sdram_pll|sd1|pll7|clk[0] } ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab8_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab8_soc|sdram_pll|sd1|pll7|clk[1] } ;
; main_clk_50                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { CLOCK_50 }                             ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 84.96 MHz  ; 84.96 MHz       ; main_clk_50                          ;      ;
; 90.93 MHz  ; 90.93 MHz       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 131.61 MHz ; 131.61 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.000         ;
; main_clk_50                          ; 8.230  ; 0.000         ;
; altera_reserved_tck                  ; 46.201 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.381 ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.402 ; 0.000         ;
; altera_reserved_tck                  ; 0.403 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 14.076 ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 15.175 ; 0.000         ;
; altera_reserved_tck                  ; 47.994 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.401 ; 0.000         ;
; main_clk_50                          ; 2.936 ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 3.287 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.622  ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 9.697  ; 0.000         ;
; altera_reserved_tck                  ; 49.620 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.141 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.859      ;
; 9.002 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 10.759     ;
; 9.383 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 10.386     ;
; 9.395 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 10.354     ;
; 9.412 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 10.342     ;
; 9.423 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 10.346     ;
; 9.516 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 10.238     ;
; 9.665 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.072     ;
; 9.666 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.071     ;
; 9.681 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.982      ;
; 9.688 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.320     ; 3.992      ;
; 9.688 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.340     ; 3.972      ;
; 9.692 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.346     ; 3.962      ;
; 9.698 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.350     ; 3.952      ;
; 9.698 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.350     ; 3.952      ;
; 9.698 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.340     ; 3.962      ;
; 9.701 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.962      ;
; 9.702 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.346     ; 3.952      ;
; 9.703 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.972      ;
; 9.705 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.343     ; 3.952      ;
; 9.707 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.942      ;
; 9.707 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.942      ;
; 9.710 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.962      ;
; 9.713 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[3]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 10.036     ;
; 9.715 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.333     ; 3.952      ;
; 9.715 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.343     ; 3.942      ;
; 9.716 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.332     ; 3.952      ;
; 9.719 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.349     ; 3.932      ;
; 9.723 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.952      ;
; 9.727 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.331     ; 3.942      ;
; 9.728 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.350     ; 3.922      ;
; 9.729 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.349     ; 3.922      ;
; 9.733 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.942      ;
; 9.735 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.323     ; 3.942      ;
; 9.737 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.912      ;
; 9.738 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.350     ; 3.912      ;
; 9.739 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.349     ; 3.912      ;
; 9.742 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.326     ; 3.932      ;
; 9.743 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.942      ;
; 9.743 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.932      ;
; 9.745 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.323     ; 3.932      ;
; 9.752 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.326     ; 3.922      ;
; 9.758 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.320     ; 3.922      ;
; 9.758 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[2]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.176     ; 9.971      ;
; 9.760 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.912      ;
; 9.761 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.307     ; 3.932      ;
; 9.763 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.922      ;
; 9.763 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.912      ;
; 9.763 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.942      ;
; 9.765 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.922      ;
; 9.767 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.301     ; 3.932      ;
; 9.768 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.320     ; 3.912      ;
; 9.768 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.320     ; 3.912      ;
; 9.771 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.307     ; 3.922      ;
; 9.775 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.293     ; 3.932      ;
; 9.776 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 9.981      ;
; 9.777 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.301     ; 3.922      ;
; 9.778 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 9.991      ;
; 9.781 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.287     ; 3.932      ;
; 9.783 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.922      ;
; 9.793 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.912      ;
; 9.793 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 9.969      ;
; 9.812 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[59] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 9.957      ;
; 9.816 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 9.941      ;
; 9.819 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 9.924      ;
; 9.821 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.349     ; 3.830      ;
; 9.823 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.307     ; 3.870      ;
; 9.830 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[7]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 9.938      ;
; 9.832 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.840      ;
; 9.833 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 9.929      ;
; 9.847 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.333     ; 3.820      ;
; 9.857 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.830      ;
; 9.871 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.871 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.871 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.872 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.336     ; 3.792      ;
; 9.872 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.336     ; 3.792      ;
; 9.872 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.336     ; 3.792      ;
; 9.873 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.335     ; 3.792      ;
; 9.876 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.332     ; 3.792      ;
; 9.879 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.792      ;
; 9.879 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.792      ;
; 9.882 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.326     ; 3.792      ;
; 9.882 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.326     ; 3.792      ;
; 9.883 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.287     ; 3.830      ;
; 9.885 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.323     ; 3.792      ;
; 9.885 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.323     ; 3.792      ;
; 9.888 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[47] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 9.882      ;
; 9.890 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.318     ; 3.792      ;
; 9.891 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.317     ; 3.792      ;
; 9.893 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.287     ; 3.820      ;
; 9.894 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.792      ;
; 9.896 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.312     ; 3.792      ;
; 9.896 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.312     ; 3.792      ;
; 9.897 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.311     ; 3.792      ;
; 9.897 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.311     ; 3.792      ;
; 9.897 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 9.865      ;
; 9.897 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.311     ; 3.792      ;
; 9.897 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.311     ; 3.792      ;
; 9.899 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.792      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.230  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 12.115     ;
; 8.238  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.689     ;
; 8.239  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.688     ;
; 8.250  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 12.094     ;
; 8.258  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.668     ;
; 8.259  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.667     ;
; 8.373  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.552     ;
; 8.374  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.552     ;
; 8.396  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 11.949     ;
; 8.416  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 11.928     ;
; 8.458  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 11.887     ;
; 8.466  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.461     ;
; 8.467  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.460     ;
; 8.508  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.419     ;
; 8.528  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.398     ;
; 8.567  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 11.777     ;
; 8.570  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.356     ;
; 8.575  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.351     ;
; 8.576  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.350     ;
; 8.624  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 11.721     ;
; 8.669  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 11.256     ;
; 8.733  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 11.611     ;
; 8.736  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.191     ;
; 8.837  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.089     ;
; 8.947  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.354      ; 11.425     ;
; 8.968  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.355      ; 11.405     ;
; 8.976  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.979     ;
; 8.977  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.978     ;
; 8.984  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.970     ;
; 8.984  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.970     ;
; 9.024  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 11.321     ;
; 9.048  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.905     ;
; 9.049  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 10.878     ;
; 9.050  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 10.877     ;
; 9.067  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 11.278     ;
; 9.097  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 10.830     ;
; 9.098  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 10.829     ;
; 9.114  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.840     ;
; 9.125  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.801     ;
; 9.134  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.355      ; 11.239     ;
; 9.135  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 11.209     ;
; 9.141  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.354      ; 11.231     ;
; 9.157  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.355      ; 11.216     ;
; 9.164  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.762     ;
; 9.165  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.761     ;
; 9.165  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.790     ;
; 9.166  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.789     ;
; 9.168  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.758     ;
; 9.207  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 11.138     ;
; 9.216  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.738     ;
; 9.236  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 10.689     ;
; 9.246  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.709     ;
; 9.255  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 11.090     ;
; 9.293  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 10.634     ;
; 9.293  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.661     ;
; 9.322  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 11.022     ;
; 9.323  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.355      ; 11.050     ;
; 9.336  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 10.591     ;
; 9.352  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.354      ; 11.020     ;
; 9.360  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.594     ;
; 9.361  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.593     ;
; 9.382  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.355      ; 10.991     ;
; 9.386  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 10.959     ;
; 9.390  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.565     ;
; 9.391  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.564     ;
; 9.404  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.522     ;
; 9.419  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 10.925     ;
; 9.423  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 10.504     ;
; 9.423  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 10.504     ;
; 9.427  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.499     ;
; 9.428  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.498     ;
; 9.435  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.520     ;
; 9.456  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.354      ; 10.916     ;
; 9.464  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.490     ;
; 9.465  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.489     ;
; 9.487  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.439     ;
; 9.493  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.461     ;
; 9.498  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.455     ;
; 9.518  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.354      ; 10.854     ;
; 9.524  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 10.401     ;
; 9.548  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.355      ; 10.825     ;
; 9.580  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.327      ; 10.765     ;
; 9.583  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.348      ; 10.783     ;
; 9.585  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 10.759     ;
; 9.586  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.367     ;
; 9.591  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.357     ;
; 9.592  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.356     ;
; 9.622  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.354      ; 10.750     ;
; 9.630  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.324     ;
; 9.655  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 10.272     ;
; 9.660  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.295     ;
; 9.692  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.234     ;
; 9.710  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 10.237     ;
; 9.734  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.220     ;
; 9.749  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.348      ; 10.617     ;
; 9.861  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.087     ;
; 10.035 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 9.885      ;
; 10.035 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 9.885      ;
; 10.055 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 9.864      ;
; 10.055 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 9.864      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 3.907      ;
; 46.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 3.460      ;
; 46.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 3.354      ;
; 46.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 3.306      ;
; 46.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.211      ;
; 46.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.208      ;
; 46.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 3.129      ;
; 47.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 3.113      ;
; 47.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 3.081      ;
; 47.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.923      ;
; 47.207 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 2.874      ;
; 47.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.910      ;
; 47.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.723      ;
; 47.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 2.442      ;
; 47.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.181      ;
; 47.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.143      ;
; 48.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.076      ;
; 48.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 1.917      ;
; 48.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 1.888      ;
; 48.815 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 1.280      ;
; 48.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 1.140      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.858      ;
; 95.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.860      ;
; 95.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.835      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.720      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.611      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.611      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.611      ;
; 95.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.611      ;
; 95.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.404      ;
; 95.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.233      ;
; 95.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.233      ;
; 95.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.240      ;
; 95.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.220      ;
; 95.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.220      ;
; 95.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.207      ;
; 95.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.220      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.195      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.195      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.195      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.195      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.195      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.195      ;
; 95.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.131      ;
; 95.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.012      ;
; 95.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.972      ;
; 95.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.972      ;
; 95.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.972      ;
; 95.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.972      ;
; 95.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.968      ;
; 95.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.968      ;
; 95.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.968      ;
; 95.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.968      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.910      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.910      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.910      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.910      ;
; 96.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.924      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.905      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.905      ;
; 96.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.905      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.912      ;
; 96.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.894      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.874      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.874      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.849      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.849      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.849      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.849      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.849      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.849      ;
; 96.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.855      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.827      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.827      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.815      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.815      ;
; 96.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.822      ;
; 96.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.792      ;
; 96.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.792      ;
; 96.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.766      ;
; 96.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.785      ;
; 96.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.754      ;
; 96.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.774      ;
; 96.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.759      ;
; 96.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.740      ;
; 96.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.740      ;
; 96.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.715      ;
; 96.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.715      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.699      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.699      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.717      ;
; 96.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.722      ;
; 96.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.721      ;
; 96.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.690      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.448      ; 1.051      ;
; 0.385 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.390 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 0.674      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                                                     ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga_controller_instance|v_counter[0]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[0]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga_controller_instance|v_counter[2]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[2]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga_controller_instance|v_counter[7]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[7]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga_controller_instance|v_counter[6]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[6]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga_controller_instance|v_counter[4]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[4]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga_controller_instance|v_counter[1]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[1]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.415 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.448      ; 1.085      ;
; 0.422 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.023      ;
; 0.424 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.025      ;
; 0.427 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.031      ;
; 0.436 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.037      ;
; 0.441 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.042      ;
; 0.445 ; Reset_h                                                                                                                                                                                                                                                                                                                                                                                                                     ; hpi_io_intf:hpi_io_inst|from_sw_data_in[7]                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.710      ;
; 0.454 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.055      ;
; 0.455 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.056      ;
; 0.455 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.721      ;
; 0.464 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.065      ;
; 0.464 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.065      ;
; 0.471 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.379      ; 1.072      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.426 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[1]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_data[1]                                                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[0]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_data[0]                                                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.430 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.438 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.010                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.010                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.111                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.449 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.451 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.457 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.723      ;
; 0.464 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|f_pop                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.731      ;
; 0.477 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.111                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.743      ;
; 0.481 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[6]                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 1.176      ;
; 0.481 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.748      ;
; 0.484 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[7]                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 1.179      ;
; 0.504 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.770      ;
; 0.507 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.774      ;
; 0.509 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.776      ;
; 0.510 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[28]                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 1.208      ;
; 0.547 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.814      ;
; 0.550 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[35]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[3]                                                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.550 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[33]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[1]                                                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.550 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[32]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[0]                                                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.550 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[56]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[20]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.550 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[53]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[17]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.550 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[55]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[19]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.551 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[37]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[1]                                                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.551 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[57]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[21]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.551 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[54]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[18]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.552 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[34]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[2]                                                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[45]                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[39]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[3]                                                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.556 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.823      ;
; 0.585 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.851      ;
; 0.585 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.851      ;
; 0.587 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.853      ;
; 0.587 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.853      ;
; 0.587 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000000010                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.853      ;
; 0.589 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.001                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.592 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.860      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.412 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.696      ;
; 0.419 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.703      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.687      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.687      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.688      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.437 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.442 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.706      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.713      ;
; 0.451 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.717      ;
; 0.461 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.727      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.732      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.782      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.783      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.788      ;
; 0.550 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.816      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.818      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.561 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.561 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.828      ;
; 0.563 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.832      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.839      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.578 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.844      ;
; 0.583 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.849      ;
; 0.583 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.867      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.868      ;
; 0.604 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.870      ;
; 0.608 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.876      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.877      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.877      ;
; 0.622 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.889      ;
; 0.639 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.907      ;
; 0.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.909      ;
; 0.647 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.914      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.918      ;
; 0.659 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.076 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.887      ;
; 14.076 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 5.887      ;
; 14.094 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.860      ;
; 14.094 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.860      ;
; 14.094 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.860      ;
; 14.094 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.860      ;
; 14.094 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.860      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.836      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.836      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.836      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.836      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.107 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.830      ;
; 14.108 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.835      ;
; 14.109 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 5.836      ;
; 14.109 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 5.836      ;
; 14.109 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 5.836      ;
; 14.109 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 5.836      ;
; 14.114 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[5]                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.834      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.122 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.839      ;
; 14.123 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.837      ;
; 14.123 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.837      ;
; 14.123 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.837      ;
; 14.123 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.837      ;
; 14.130 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.819      ;
; 14.130 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.819      ;
; 14.134 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.827      ;
; 14.134 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.827      ;
; 14.135 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.826      ;
; 14.135 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.826      ;
; 14.135 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.826      ;
; 14.135 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.826      ;
; 14.135 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 5.826      ;
; 14.145 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|prev_reset                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 5.780      ;
; 14.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.324      ; 5.887      ;
; 14.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.324      ; 5.887      ;
; 14.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.324      ; 5.887      ;
; 14.496 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 5.445      ;
; 14.496 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 5.445      ;
; 14.496 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 5.445      ;
; 14.496 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 5.445      ;
; 14.496 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 5.445      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.497 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.435      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.425      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.425      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.425      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.425      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.425      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.498 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.437      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 5.426      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 5.426      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 5.426      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 5.426      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.427      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 5.431      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 5.428      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 5.428      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 5.428      ;
; 14.499 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 5.428      ;
+--------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 15.175 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[16]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.273     ; 4.447      ;
; 15.175 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[19]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.276     ; 4.444      ;
; 15.175 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[20]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.276     ; 4.444      ;
; 15.175 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[22]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.273     ; 4.447      ;
; 15.177 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[21]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.305     ; 4.413      ;
; 15.179 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[17]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.283     ; 4.433      ;
; 15.183 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[3]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 4.566      ;
; 15.183 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 4.560      ;
; 15.183 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[20]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 4.557      ;
; 15.183 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 4.557      ;
; 15.183 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[16]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 4.560      ;
; 15.183 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[3]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 4.566      ;
; 15.185 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 4.526      ;
; 15.187 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[2]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 4.546      ;
; 15.187 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[17]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 4.546      ;
; 15.190 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[18]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.269     ; 4.436      ;
; 15.194 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[23]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.279     ; 4.422      ;
; 15.198 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[18]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 4.549      ;
; 15.198 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[3]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 4.449      ;
; 15.199 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[7]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 4.470      ;
; 15.199 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[28]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 4.470      ;
; 15.199 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[30]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 4.470      ;
; 15.200 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[6]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 4.459      ;
; 15.200 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[5]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 4.459      ;
; 15.200 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[4]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.233     ; 4.462      ;
; 15.200 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[10]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 4.456      ;
; 15.200 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[29]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 4.468      ;
; 15.200 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[12]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 4.456      ;
; 15.200 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[2]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.233     ; 4.462      ;
; 15.201 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[14]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.267     ; 4.427      ;
; 15.201 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[31]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 4.464      ;
; 15.201 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[0]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.267     ; 4.427      ;
; 15.202 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 4.535      ;
; 15.203 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[9]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.250     ; 4.442      ;
; 15.203 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[8]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.250     ; 4.442      ;
; 15.203 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[24]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.250     ; 4.442      ;
; 15.203 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[15]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.250     ; 4.442      ;
; 15.205 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[11]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.279     ; 4.411      ;
; 15.206 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[3]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.562      ;
; 15.207 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[30]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 4.583      ;
; 15.207 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[28]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 4.583      ;
; 15.207 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[7]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 4.583      ;
; 15.207 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[0]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 4.583      ;
; 15.208 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[29]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 4.581      ;
; 15.208 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[12]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 4.569      ;
; 15.208 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[10]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 4.569      ;
; 15.208 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[6]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 4.572      ;
; 15.208 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[5]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 4.572      ;
; 15.208 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[4]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 4.575      ;
; 15.208 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[2]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 4.575      ;
; 15.208 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[10]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 4.581      ;
; 15.209 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[0]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.577      ;
; 15.209 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[31]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.577      ;
; 15.209 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[14]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 4.540      ;
; 15.209 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[0]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 4.540      ;
; 15.209 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 4.540      ;
; 15.209 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 4.545      ;
; 15.209 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 4.545      ;
; 15.210 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[1]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 4.533      ;
; 15.211 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[24]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 4.555      ;
; 15.211 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[15]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 4.555      ;
; 15.211 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[9]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 4.555      ;
; 15.211 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[8]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 4.555      ;
; 15.211 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 4.550      ;
; 15.211 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[2]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.176     ; 4.518      ;
; 15.211 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[12]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 4.550      ;
; 15.211 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[11]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 4.555      ;
; 15.211 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[0]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.176     ; 4.518      ;
; 15.213 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[11]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 4.524      ;
; 15.213 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 4.524      ;
; 15.213 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 4.524      ;
; 15.215 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[25]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.225     ; 4.455      ;
; 15.215 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[26]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.225     ; 4.455      ;
; 15.215 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[27]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.225     ; 4.455      ;
; 15.215 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[1]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 4.437      ;
; 15.219 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[13]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 4.421      ;
; 15.222 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[7]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 4.546      ;
; 15.223 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[27]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 4.568      ;
; 15.223 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[26]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 4.568      ;
; 15.223 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[25]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 4.568      ;
; 15.223 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[1]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 4.550      ;
; 15.223 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[1]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 4.566      ;
; 15.227 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[13]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 4.534      ;
; 15.267 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 4.659      ;
; 15.267 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 4.659      ;
; 15.267 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 4.659      ;
; 15.274 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 4.624      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 4.611      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 4.611      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 4.615      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.614      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.614      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.614      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.614      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.614      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 4.613      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 4.613      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 4.615      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 4.613      ;
; 15.275 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.614      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.109      ;
; 48.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 1.816      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.385      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.385      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.385      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.385      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.385      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.385      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.385      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.385      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.372      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.371      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.347      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.155      ;
; 97.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.161      ;
; 97.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.116      ;
; 97.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.116      ;
; 97.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.116      ;
; 97.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.116      ;
; 97.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.096      ;
; 97.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.096      ;
; 97.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.096      ;
; 97.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.096      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.032      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.032      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.032      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.032      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.032      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.032      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.892      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.790      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.790      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.790      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.790      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.668      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.668      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.668      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.668      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.936      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.969      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.975      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.975      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.975      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.975      ;
; 1.754  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.022      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.027      ;
; 1.960  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.223      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.243      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.249      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.261      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.261      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.261      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.261      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.261      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.261      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.261      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.261      ;
; 51.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.265      ; 1.701      ;
; 51.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.245      ; 1.983      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.936 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.484      ; 3.606      ;
; 2.936 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[15]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.484      ; 3.606      ;
; 3.332 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.605      ;
; 3.332 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.605      ;
; 3.332 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.605      ;
; 3.332 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.605      ;
; 3.332 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.605      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.579      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.579      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.579      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[6]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.579      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[7]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.579      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[4]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[3]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.580      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[0]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.581      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.591      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.591      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[11]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 3.592      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[12]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.591      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[13]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.591      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[14]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.591      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.591      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[15]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.606      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[13]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.606      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.606      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[6]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.606      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[5]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.606      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.606      ;
; 3.339 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.606      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.592      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[9]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.592      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.592      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[3]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.575      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[7]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.575      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[6]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.575      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[5]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.575      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[4]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.575      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[2]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.575      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[1]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.575      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[0]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.575      ;
; 3.340 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[0]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 3.577      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.603      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.602      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.602      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.602      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.602      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.602      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.601      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.601      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.601      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.601      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.601      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.603      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.603      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.603      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.603      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.601      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.601      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.601      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.602      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.602      ;
; 3.342 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 3.589      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[1]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.626      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.626      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.626      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.598      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 3.600      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
; 3.344 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.602      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.287 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.985      ;
; 3.307 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.985      ;
; 3.307 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.985      ;
; 3.307 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.985      ;
; 3.307 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.985      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.336 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 3.991      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.985      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.985      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.985      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.985      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.985      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.985      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.985      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.985      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.985      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.984      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.982      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.974      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.975      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.974      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.974      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.974      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.974      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.975      ;
; 3.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.975      ;
; 3.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.968      ;
; 3.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.968      ;
; 3.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.966      ;
; 3.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.968      ;
; 3.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.975      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 32.999 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 92.34 MHz  ; 92.34 MHz       ; main_clk_50                          ;      ;
; 97.89 MHz  ; 97.89 MHz       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 146.97 MHz ; 146.97 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 3.692  ; 0.000         ;
; main_clk_50                          ; 9.170  ; 0.000         ;
; altera_reserved_tck                  ; 46.598 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.337 ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.352 ; 0.000         ;
; altera_reserved_tck                  ; 0.355 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 14.713 ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 15.669 ; 0.000         ;
; altera_reserved_tck                  ; 48.272 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.289 ; 0.000         ;
; main_clk_50                          ; 2.606 ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 2.920 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.642  ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 9.684  ; 0.000         ;
; altera_reserved_tck                  ; 49.566 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.692  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.308      ;
; 9.784  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 9.991      ;
; 10.133 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 9.649      ;
; 10.139 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 9.642      ;
; 10.243 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 9.520      ;
; 10.243 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 9.526      ;
; 10.340 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 9.429      ;
; 10.465 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 9.317      ;
; 10.473 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 9.277      ;
; 10.474 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 9.276      ;
; 10.478 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[59] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 9.304      ;
; 10.536 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[3]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 9.233      ;
; 10.570 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[47] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 9.213      ;
; 10.573 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[58] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 9.208      ;
; 10.590 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[2]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 9.153      ;
; 10.592 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 9.178      ;
; 10.592 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 9.184      ;
; 10.598 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 9.171      ;
; 10.598 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 9.177      ;
; 10.606 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[7]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 9.178      ;
; 10.612 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 9.169      ;
; 10.639 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 9.123      ;
; 10.639 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[51] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 9.142      ;
; 10.648 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 9.107      ;
; 10.667 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[13] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 9.108      ;
; 10.672 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[0]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 9.071      ;
; 10.686 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.826     ; 3.488      ;
; 10.689 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 9.087      ;
; 10.692 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.478      ;
; 10.693 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.809     ; 3.498      ;
; 10.695 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[59] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.496     ; 8.718      ;
; 10.695 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 9.080      ;
; 10.697 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.835     ; 3.468      ;
; 10.701 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.458      ;
; 10.701 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.458      ;
; 10.702 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.468      ;
; 10.705 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[51] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 9.076      ;
; 10.706 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.826     ; 3.468      ;
; 10.707 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.835     ; 3.458      ;
; 10.708 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.478      ;
; 10.709 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.833     ; 3.458      ;
; 10.710 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.448      ;
; 10.710 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.448      ;
; 10.713 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.468      ;
; 10.718 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.824     ; 3.458      ;
; 10.719 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.833     ; 3.448      ;
; 10.719 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.823     ; 3.458      ;
; 10.722 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.840     ; 3.438      ;
; 10.728 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.458      ;
; 10.730 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.822     ; 3.448      ;
; 10.730 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[60] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 9.053      ;
; 10.731 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.428      ;
; 10.733 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.839     ; 3.428      ;
; 10.738 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.448      ;
; 10.739 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.813     ; 3.448      ;
; 10.740 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.418      ;
; 10.741 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.418      ;
; 10.742 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.840     ; 3.418      ;
; 10.742 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[47] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 9.039      ;
; 10.745 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.438      ;
; 10.746 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.448      ;
; 10.748 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.438      ;
; 10.749 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.813     ; 3.438      ;
; 10.755 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.817     ; 3.428      ;
; 10.763 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.418      ;
; 10.763 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.809     ; 3.428      ;
; 10.763 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 8.996      ;
; 10.765 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.438      ;
; 10.766 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.428      ;
; 10.768 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.814     ; 3.418      ;
; 10.769 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.783     ; 3.448      ;
; 10.769 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.428      ;
; 10.772 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.810     ; 3.418      ;
; 10.772 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.790     ; 3.438      ;
; 10.773 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.809     ; 3.418      ;
; 10.775 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.428      ;
; 10.778 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.784     ; 3.438      ;
; 10.781 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[1]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 8.976      ;
; 10.782 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.790     ; 3.428      ;
; 10.782 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[55] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 9.000      ;
; 10.786 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.776     ; 3.438      ;
; 10.789 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.783     ; 3.428      ;
; 10.791 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[2]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 8.961      ;
; 10.799 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.783     ; 3.418      ;
; 10.804 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[58] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.496     ; 8.609      ;
; 10.816 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[60] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 8.965      ;
; 10.822 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 8.935      ;
; 10.823 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 8.934      ;
; 10.828 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 8.928      ;
; 10.829 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 8.927      ;
; 10.839 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.839     ; 3.322      ;
; 10.839 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 8.892      ;
; 10.841 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.797     ; 3.362      ;
; 10.844 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.844 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.829     ; 3.327      ;
; 10.845 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.828     ; 3.327      ;
; 10.845 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.828     ; 3.327      ;
; 10.845 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.828     ; 3.327      ;
; 10.847 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.826     ; 3.327      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.170  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.770     ;
; 9.170  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.770     ;
; 9.173  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.767     ;
; 9.173  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.767     ;
; 9.177  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 11.149     ;
; 9.180  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 11.146     ;
; 9.225  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.714     ;
; 9.228  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.711     ;
; 9.339  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.987     ;
; 9.339  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.601     ;
; 9.339  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.601     ;
; 9.342  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.984     ;
; 9.346  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.980     ;
; 9.394  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.545     ;
; 9.397  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.543     ;
; 9.400  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.540     ;
; 9.437  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.503     ;
; 9.437  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.503     ;
; 9.444  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.882     ;
; 9.492  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.447     ;
; 9.508  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.818     ;
; 9.566  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.374     ;
; 9.606  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.720     ;
; 9.664  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.276     ;
; 9.780  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 10.185     ;
; 9.780  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 10.185     ;
; 9.787  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.564     ;
; 9.835  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.129     ;
; 9.864  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.076     ;
; 9.864  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.076     ;
; 9.871  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.455     ;
; 9.881  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 10.084     ;
; 9.881  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 10.084     ;
; 9.888  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.463     ;
; 9.900  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.040     ;
; 9.900  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 10.040     ;
; 9.907  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.419     ;
; 9.919  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.020     ;
; 9.936  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 10.028     ;
; 9.949  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.402     ;
; 9.955  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 9.984      ;
; 9.976  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.964      ;
; 9.976  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.964      ;
; 9.983  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.343     ;
; 10.007 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.958      ;
; 10.031 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 9.908      ;
; 10.033 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.293     ;
; 10.036 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.929      ;
; 10.036 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.929      ;
; 10.043 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.308     ;
; 10.050 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.301     ;
; 10.069 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.257     ;
; 10.091 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.849      ;
; 10.091 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 9.873      ;
; 10.108 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.857      ;
; 10.127 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.813      ;
; 10.145 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.181     ;
; 10.183 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.757      ;
; 10.183 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.757      ;
; 10.190 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.136     ;
; 10.203 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.737      ;
; 10.205 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.146     ;
; 10.213 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.752      ;
; 10.213 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.752      ;
; 10.220 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.131     ;
; 10.225 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.740      ;
; 10.225 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.740      ;
; 10.232 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.119     ;
; 10.238 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 9.701      ;
; 10.239 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.701      ;
; 10.239 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.701      ;
; 10.246 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 10.080     ;
; 10.263 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.702      ;
; 10.268 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 9.696      ;
; 10.280 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 9.684      ;
; 10.294 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 9.645      ;
; 10.305 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.660      ;
; 10.305 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.660      ;
; 10.312 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 10.039     ;
; 10.352 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 9.974      ;
; 10.360 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 9.604      ;
; 10.382 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 9.969      ;
; 10.394 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 9.957      ;
; 10.404 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.555      ;
; 10.404 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.555      ;
; 10.408 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 9.918      ;
; 10.410 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.530      ;
; 10.411 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 9.934      ;
; 10.440 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.525      ;
; 10.452 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.513      ;
; 10.459 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 9.499      ;
; 10.466 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 9.474      ;
; 10.474 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 9.877      ;
; 10.532 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 9.433      ;
; 10.573 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.326      ; 9.772      ;
; 10.631 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.328      ;
; 10.897 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 9.035      ;
; 10.897 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 9.035      ;
; 10.919 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 9.013      ;
; 10.919 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 9.013      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.577      ;
; 46.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.190      ;
; 47.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.054      ;
; 47.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.026      ;
; 47.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.939      ;
; 47.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.914      ;
; 47.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.840      ;
; 47.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.833      ;
; 47.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.764      ;
; 47.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.717      ;
; 47.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.675      ;
; 47.517 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.633      ;
; 47.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.440      ;
; 47.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.256      ;
; 48.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.014      ;
; 48.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.948      ;
; 48.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.859      ;
; 48.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 1.743      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 1.731      ;
; 49.000 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 1.168      ;
; 49.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.023      ;
; 95.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.541      ;
; 95.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.504      ;
; 95.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.454      ;
; 95.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.407      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.201      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.201      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.201      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.201      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.074      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.933      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.933      ;
; 96.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.927      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.910      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.910      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.910      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.910      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.910      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.910      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.891      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.891      ;
; 96.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.868      ;
; 96.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.868      ;
; 96.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.868      ;
; 96.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.868      ;
; 96.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.868      ;
; 96.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.868      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.847      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.794      ;
; 96.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.784      ;
; 96.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.705      ;
; 96.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.705      ;
; 96.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.705      ;
; 96.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.705      ;
; 96.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.708      ;
; 96.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.650      ;
; 96.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.650      ;
; 96.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.650      ;
; 96.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.650      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.652      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.652      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.652      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.652      ;
; 96.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.650      ;
; 96.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.637      ;
; 96.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.637      ;
; 96.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.580      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.551      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.551      ;
; 96.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.568      ;
; 96.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.562      ;
; 96.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.528      ;
; 96.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.528      ;
; 96.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.528      ;
; 96.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.528      ;
; 96.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.528      ;
; 96.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.528      ;
; 96.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.506      ;
; 96.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.498      ;
; 96.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.461      ;
; 96.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.461      ;
; 96.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.450      ;
; 96.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.450      ;
; 96.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.469      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.444      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.444      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.438      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.439      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.439      ;
; 96.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.449      ;
; 96.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.427      ;
; 96.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.427      ;
; 96.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.423      ;
; 96.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.420      ;
; 96.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.422      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.348 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.608      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:vga_controller_instance|v_counter[0]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[0]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:vga_controller_instance|v_counter[2]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[2]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:vga_controller_instance|v_counter[7]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[7]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:vga_controller_instance|v_counter[6]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[6]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:vga_controller_instance|v_counter[4]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[4]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:vga_controller_instance|v_counter[1]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[1]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                                                     ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.608      ;
; 0.379 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.401      ; 0.981      ;
; 0.386 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.630      ;
; 0.403 ; Reset_h                                                                                                                                                                                                                                                                                                                                                                                                                     ; hpi_io_intf:hpi_io_inst|from_sw_data_in[7]                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.645      ;
; 0.409 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.401      ; 1.011      ;
; 0.418 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.336      ; 0.955      ;
; 0.419 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.662      ;
; 0.420 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.336      ; 0.957      ;
; 0.423 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.335      ; 0.959      ;
; 0.427 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.336      ; 0.964      ;
; 0.439 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.335      ; 0.975      ;
; 0.447 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.690      ;
; 0.448 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.335      ; 0.984      ;
; 0.449 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.335      ; 0.985      ;
; 0.458 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.335      ; 0.994      ;
; 0.461 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.336      ; 0.998      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.352 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.363 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.608      ;
; 0.385 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.630      ;
; 0.393 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[1]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_data[1]                                                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.637      ;
; 0.394 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[0]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_data[0]                                                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.111                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.010                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.010                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.406 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.650      ;
; 0.415 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.418 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|f_pop                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.663      ;
; 0.419 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.663      ;
; 0.438 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[6]                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 1.072      ;
; 0.441 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[7]                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 1.075      ;
; 0.441 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.111                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.685      ;
; 0.446 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.690      ;
; 0.454 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.698      ;
; 0.457 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.702      ;
; 0.458 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.703      ;
; 0.474 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[28]                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 1.110      ;
; 0.495 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.503 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[55]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[19]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.504 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[35]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[3]                                                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[33]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[1]                                                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[32]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[0]                                                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[37]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[1]                                                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[56]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[20]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[53]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[17]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.504 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[54]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[18]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.505 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[57]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[21]                                                                                                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[34]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[2]                                                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[39]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[3]                                                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[45]                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.508 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.509 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.509 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.532 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.001                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.776      ;
; 0.535 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.779      ;
; 0.535 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.779      ;
; 0.537 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.781      ;
; 0.537 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.781      ;
; 0.538 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000000010                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.781      ;
; 0.544 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.788      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.625      ;
; 0.387 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.646      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.398 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.642      ;
; 0.402 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.643      ;
; 0.404 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.406 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.648      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.648      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.648      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.649      ;
; 0.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.655      ;
; 0.416 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.426 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.668      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.668      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.708      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.716      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.721      ;
; 0.501 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.742      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.743      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.750      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.751      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.752      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.755      ;
; 0.515 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.516 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.517 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.768      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.770      ;
; 0.531 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.773      ;
; 0.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.773      ;
; 0.533 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.792      ;
; 0.534 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.776      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.800      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.801      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.801      ;
; 0.565 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.808      ;
; 0.569 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.812      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.825      ;
; 0.585 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.828      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.833      ;
; 0.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.835      ;
; 0.595 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.836      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.840      ;
; 0.602 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.841      ;
; 0.603 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.847      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.713 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.261      ;
; 14.713 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.261      ;
; 14.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.238      ;
; 14.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.238      ;
; 14.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.238      ;
; 14.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.238      ;
; 14.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 5.238      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.735 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 5.214      ;
; 14.736 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.221      ;
; 14.736 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 5.220      ;
; 14.736 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.221      ;
; 14.736 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.221      ;
; 14.736 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.221      ;
; 14.736 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.221      ;
; 14.736 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.221      ;
; 14.736 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.221      ;
; 14.736 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.221      ;
; 14.740 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[5]                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.217      ;
; 14.751 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 5.219      ;
; 14.751 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 5.219      ;
; 14.751 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 5.219      ;
; 14.751 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 5.219      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.752 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.220      ;
; 14.756 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.205      ;
; 14.756 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.205      ;
; 14.762 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.209      ;
; 14.762 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.209      ;
; 14.762 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.209      ;
; 14.762 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.209      ;
; 14.762 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.209      ;
; 14.762 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.210      ;
; 14.762 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.210      ;
; 14.767 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|prev_reset                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 5.168      ;
; 15.059 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.301      ; 5.261      ;
; 15.059 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.301      ; 5.261      ;
; 15.059 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.301      ; 5.261      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.875      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.875      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.875      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.875      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.875      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 4.856      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 4.856      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 4.856      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 4.856      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 4.858      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 4.856      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 4.865      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 4.861      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.876      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.859      ;
; 15.080 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.876      ;
+--------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 15.669 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[16]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 3.977      ;
; 15.669 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[17]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.264     ; 3.967      ;
; 15.669 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[19]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.257     ; 3.974      ;
; 15.669 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[20]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.257     ; 3.974      ;
; 15.669 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[22]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 3.977      ;
; 15.670 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[21]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 3.945      ;
; 15.683 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[18]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 3.968      ;
; 15.684 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[23]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.261     ; 3.955      ;
; 15.687 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[29]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.213     ; 4.000      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[6]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 3.990      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[5]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 3.990      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[4]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 3.993      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[3]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 3.980      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[10]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.225     ; 3.987      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[7]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 4.002      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[28]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 4.002      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[30]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 4.002      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[31]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 3.995      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[12]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.225     ; 3.987      ;
; 15.688 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[2]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 3.993      ;
; 15.689 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 4.073      ;
; 15.689 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[16]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 4.073      ;
; 15.689 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[9]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 3.975      ;
; 15.689 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[8]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 3.975      ;
; 15.689 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[24]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 3.975      ;
; 15.689 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[15]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 3.975      ;
; 15.690 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[3]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 4.079      ;
; 15.690 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[20]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 4.069      ;
; 15.690 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 4.069      ;
; 15.690 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[3]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 4.079      ;
; 15.690 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[14]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 3.957      ;
; 15.690 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[11]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 3.944      ;
; 15.690 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[0]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 3.957      ;
; 15.691 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[2]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.061      ;
; 15.691 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[17]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.061      ;
; 15.693 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 4.038      ;
; 15.703 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 4.052      ;
; 15.703 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[25]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 3.987      ;
; 15.703 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[26]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 3.987      ;
; 15.703 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[27]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 3.987      ;
; 15.704 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[18]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 4.063      ;
; 15.704 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[13]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.241     ; 3.955      ;
; 15.704 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[1]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.228     ; 3.968      ;
; 15.708 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.229      ;
; 15.708 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.229      ;
; 15.708 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 4.229      ;
; 15.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[29]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 4.093      ;
; 15.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[4]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.087      ;
; 15.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[2]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 4.087      ;
; 15.710 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[10]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 4.093      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[0]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.088      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[31]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 4.088      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[30]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 4.095      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[28]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 4.095      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[12]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 4.080      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[10]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 4.080      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[7]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 4.095      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[6]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 4.083      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[5]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 4.083      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 4.058      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 4.058      ;
; 15.711 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[0]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 4.095      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[24]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.068      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[15]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.068      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[14]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 4.051      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[11]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.038      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[9]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.068      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[8]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.068      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[3]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 4.072      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[0]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 4.051      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 4.051      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 4.063      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.038      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.038      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[12]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 4.063      ;
; 15.712 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[11]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.068      ;
; 15.713 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[1]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 4.044      ;
; 15.714 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[2]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.029      ;
; 15.714 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[0]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.029      ;
; 15.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 4.194      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 4.181      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 4.185      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 4.185      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 4.185      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 4.184      ;
; 15.718 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 4.181      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.902      ;
; 48.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 1.635      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.161      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.151      ;
; 97.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.139      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.991      ;
; 97.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.983      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.900      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.900      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.900      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.900      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.892      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.892      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.892      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.892      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.852      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.852      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.852      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.852      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.852      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.852      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.703      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.703      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.703      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.703      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.703      ;
; 98.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.703      ;
; 98.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.605      ;
; 98.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.605      ;
; 98.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.605      ;
; 98.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.605      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.289  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.532      ;
; 1.289  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.532      ;
; 1.289  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.532      ;
; 1.289  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.532      ;
; 1.359  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.604      ;
; 1.359  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.604      ;
; 1.359  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.604      ;
; 1.359  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.604      ;
; 1.359  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.604      ;
; 1.359  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.604      ;
; 1.506  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.755      ;
; 1.506  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.755      ;
; 1.506  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.755      ;
; 1.506  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.755      ;
; 1.506  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.755      ;
; 1.506  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.755      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.805      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.805      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.805      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.805      ;
; 1.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.820      ;
; 1.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.820      ;
; 1.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.820      ;
; 1.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.820      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.823      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.821      ;
; 1.776  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.016      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.043      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.044      ;
; 1.817  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.057      ;
; 1.817  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.057      ;
; 1.817  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.057      ;
; 1.817  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.057      ;
; 1.817  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.057      ;
; 1.817  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.057      ;
; 1.817  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.057      ;
; 1.817  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.057      ;
; 51.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.316      ; 1.556      ;
; 51.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.301      ; 1.817      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.606 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 3.217      ;
; 2.606 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[15]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 3.217      ;
; 2.967 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.215      ;
; 2.967 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.215      ;
; 2.967 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.215      ;
; 2.967 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.215      ;
; 2.967 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.215      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 3.188      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 3.188      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 3.188      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[6]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 3.188      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[7]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 3.188      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[4]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[3]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.189      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[0]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.971 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.190      ;
; 2.972 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[11]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.200      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.199      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.199      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.200      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[9]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.200      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.200      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[12]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.199      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[13]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.199      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[14]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.199      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.199      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[15]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 3.215      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[13]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 3.215      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 3.215      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[6]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 3.215      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[5]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 3.215      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 3.215      ;
; 2.973 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 3.215      ;
; 2.974 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[3]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.183      ;
; 2.974 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[7]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.183      ;
; 2.974 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[6]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.183      ;
; 2.974 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[5]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.183      ;
; 2.974 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[4]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.183      ;
; 2.974 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[2]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.183      ;
; 2.974 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[1]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.183      ;
; 2.974 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[0]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.183      ;
; 2.975 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[0]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 3.186      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 3.212      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[1]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.226      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.226      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.211      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.211      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.211      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.211      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.211      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.226      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.226      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.226      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.226      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.226      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 3.212      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 3.212      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 3.212      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 3.212      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.211      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.211      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.211      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[9]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[9]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.976 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.232      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.212      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.212      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.212      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.212      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.212      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.212      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.212      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.210      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.210      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.210      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.210      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.210      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.210      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.206      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.206      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.206      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.206      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.206      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 3.206      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 3.208      ;
; 2.977 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 3.208      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.920 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 3.558      ;
; 2.934 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.556      ;
; 2.934 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.556      ;
; 2.934 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.556      ;
; 2.934 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 3.556      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 2.963 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.563      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.558      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.558      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.558      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.558      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.557      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.555      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.548      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.548      ;
; 3.309 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.548      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.559      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.559      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.559      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.559      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.559      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.558      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.556      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.547      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.547      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.547      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.547      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.547      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.548      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.548      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.548      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.548      ;
; 3.310 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.548      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 33.617 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 5.328  ; 0.000         ;
; main_clk_50                          ; 14.031 ; 0.000         ;
; altera_reserved_tck                  ; 48.282 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.153 ; 0.000         ;
; altera_reserved_tck                  ; 0.181 ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.181 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 16.790 ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 17.439 ; 0.000         ;
; altera_reserved_tck                  ; 49.203 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.660 ; 0.000         ;
; main_clk_50                          ; 1.534 ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 1.717 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.371  ; 0.000         ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 9.779  ; 0.000         ;
; altera_reserved_tck                  ; 49.474 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.328  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 2.672      ;
; 13.447 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.215      ;
; 13.453 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.342     ; 2.205      ;
; 13.455 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.320     ; 2.225      ;
; 13.459 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.195      ;
; 13.462 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.185      ;
; 13.462 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.185      ;
; 13.463 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.342     ; 2.195      ;
; 13.467 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.195      ;
; 13.469 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.185      ;
; 13.470 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.205      ;
; 13.471 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.185      ;
; 13.472 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.175      ;
; 13.472 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.175      ;
; 13.475 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.185      ;
; 13.475 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.195      ;
; 13.481 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.175      ;
; 13.481 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.334     ; 2.185      ;
; 13.483 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.165      ;
; 13.487 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.175      ;
; 13.490 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.185      ;
; 13.492 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.155      ;
; 13.494 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.351     ; 2.155      ;
; 13.496 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.329     ; 2.175      ;
; 13.500 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.175      ;
; 13.502 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.145      ;
; 13.502 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.145      ;
; 13.503 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.165      ;
; 13.503 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.145      ;
; 13.505 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.320     ; 2.175      ;
; 13.506 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.329     ; 2.165      ;
; 13.510 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.165      ;
; 13.513 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.155      ;
; 13.525 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.320     ; 2.155      ;
; 13.525 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.145      ;
; 13.525 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.320     ; 2.155      ;
; 13.526 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.309     ; 2.165      ;
; 13.530 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.145      ;
; 13.530 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.145      ;
; 13.530 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.295     ; 2.175      ;
; 13.530 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.315     ; 2.155      ;
; 13.532 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.165      ;
; 13.535 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.300     ; 2.165      ;
; 13.535 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.320     ; 2.145      ;
; 13.536 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.309     ; 2.155      ;
; 13.542 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.155      ;
; 13.547 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.288     ; 2.165      ;
; 13.548 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.351     ; 2.101      ;
; 13.550 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.309     ; 2.141      ;
; 13.550 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.295     ; 2.155      ;
; 13.559 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.111      ;
; 13.560 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.295     ; 2.145      ;
; 13.565 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.090      ;
; 13.565 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.090      ;
; 13.565 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.090      ;
; 13.565 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.090      ;
; 13.565 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.090      ;
; 13.565 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.090      ;
; 13.567 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.090      ;
; 13.569 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.091      ;
; 13.572 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.090      ;
; 13.574 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.090      ;
; 13.574 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.090      ;
; 13.576 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.334     ; 2.090      ;
; 13.576 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.334     ; 2.090      ;
; 13.580 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.090      ;
; 13.580 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.090      ;
; 13.580 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.090      ;
; 13.584 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.315     ; 2.101      ;
; 13.584 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.090      ;
; 13.586 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.324     ; 2.090      ;
; 13.586 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.324     ; 2.090      ;
; 13.588 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.090      ;
; 13.589 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.090      ;
; 13.589 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.090      ;
; 13.593 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.317     ; 2.090      ;
; 13.593 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.317     ; 2.090      ;
; 13.593 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.317     ; 2.090      ;
; 13.593 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.317     ; 2.090      ;
; 13.593 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.317     ; 2.090      ;
; 13.598 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.312     ; 2.090      ;
; 13.598 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.312     ; 2.090      ;
; 13.609 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.301     ; 2.090      ;
; 13.611 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.288     ; 2.101      ;
; 13.618 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.292     ; 2.090      ;
; 13.621 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.288     ; 2.091      ;
; 13.623 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.287     ; 2.090      ;
; 13.664 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.301     ; 2.035      ;
; 14.332 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 5.538      ;
; 14.507 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.371      ;
; 14.540 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[48] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.339      ;
; 14.547 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 5.318      ;
; 14.551 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 5.308      ;
; 14.617 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 5.248      ;
; 14.665 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 5.181      ;
; 14.671 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 5.175      ;
; 14.700 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.179      ;
; 14.722 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[59] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.157      ;
; 14.722 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 5.151      ;
; 14.726 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[49] ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.141      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.031 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.935      ;
; 14.032 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.934      ;
; 14.034 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.932      ;
; 14.035 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.931      ;
; 14.069 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 6.097      ;
; 14.072 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 6.094      ;
; 14.103 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.862      ;
; 14.106 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.859      ;
; 14.126 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.840      ;
; 14.127 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.839      ;
; 14.141 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 6.025      ;
; 14.144 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 6.022      ;
; 14.164 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 6.002      ;
; 14.179 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.787      ;
; 14.180 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.786      ;
; 14.189 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.777      ;
; 14.192 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.774      ;
; 14.198 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.767      ;
; 14.217 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.949      ;
; 14.236 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.930      ;
; 14.251 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.714      ;
; 14.284 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.682      ;
; 14.289 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.877      ;
; 14.337 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.629      ;
; 14.387 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.596      ;
; 14.388 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.595      ;
; 14.425 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.758      ;
; 14.443 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.523      ;
; 14.444 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.522      ;
; 14.452 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.531      ;
; 14.453 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.530      ;
; 14.458 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.508      ;
; 14.459 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.507      ;
; 14.459 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 5.523      ;
; 14.481 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.685      ;
; 14.490 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.693      ;
; 14.496 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.670      ;
; 14.497 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.686      ;
; 14.515 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.450      ;
; 14.517 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.449      ;
; 14.518 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.448      ;
; 14.524 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 5.458      ;
; 14.530 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.435      ;
; 14.545 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.438      ;
; 14.545 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.438      ;
; 14.546 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.437      ;
; 14.553 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.613      ;
; 14.555 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.611      ;
; 14.562 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.621      ;
; 14.568 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.598      ;
; 14.583 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.600      ;
; 14.589 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.376      ;
; 14.601 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.365      ;
; 14.610 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.373      ;
; 14.611 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.355      ;
; 14.612 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.354      ;
; 14.616 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.350      ;
; 14.617 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 5.365      ;
; 14.627 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.539      ;
; 14.627 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.356      ;
; 14.628 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.355      ;
; 14.628 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.355      ;
; 14.629 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.354      ;
; 14.649 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.517      ;
; 14.649 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.317      ;
; 14.650 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.316      ;
; 14.655 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.528      ;
; 14.665 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.518      ;
; 14.666 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.517      ;
; 14.675 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.291      ;
; 14.683 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.282      ;
; 14.687 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.479      ;
; 14.690 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.293      ;
; 14.691 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.292      ;
; 14.699 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 5.283      ;
; 14.700 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 5.282      ;
; 14.703 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.280      ;
; 14.721 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.445      ;
; 14.721 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.244      ;
; 14.728 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.455      ;
; 14.729 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.248      ;
; 14.730 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.247      ;
; 14.737 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.446      ;
; 14.738 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.445      ;
; 14.759 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 5.407      ;
; 14.762 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 5.220      ;
; 14.767 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.170      ; 5.410      ;
; 14.769 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.197      ;
; 14.785 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.198      ;
; 14.786 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.197      ;
; 14.800 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 5.383      ;
; 14.801 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 5.175      ;
; 14.807 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.159      ;
; 14.839 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.170      ; 5.338      ;
; 14.848 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 5.135      ;
; 14.887 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.090      ;
; 14.972 ; KEY[0]                                                                                                ; Reset_h                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.549      ; 3.584      ;
; 14.981 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.962      ;
; 14.981 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.962      ;
; 14.981 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.962      ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.997      ;
; 48.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.661      ;
; 48.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.663      ;
; 48.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.621      ;
; 48.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.556      ;
; 48.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.555      ;
; 48.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.544      ;
; 48.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.525      ;
; 48.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.522      ;
; 48.814 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.443      ;
; 48.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.443      ;
; 48.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.427      ;
; 48.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.353      ;
; 49.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.202      ;
; 49.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.034      ;
; 49.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.019      ;
; 49.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.016      ;
; 49.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 0.945      ;
; 49.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 0.946      ;
; 49.627 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 0.645      ;
; 49.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.543      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.482      ;
; 97.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.474      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.399      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.387      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.324      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.324      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.324      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.324      ;
; 97.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.283      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.097      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.094      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.094      ;
; 97.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.106      ;
; 97.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.048      ;
; 97.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.024      ;
; 97.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.024      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.014      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.014      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.014      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.014      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.014      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.014      ;
; 97.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.992      ;
; 97.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.992      ;
; 97.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.992      ;
; 97.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.992      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.990      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.990      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.990      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.990      ;
; 97.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.996      ;
; 97.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.973      ;
; 97.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.973      ;
; 97.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.971      ;
; 98.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.952      ;
; 98.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.952      ;
; 98.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.952      ;
; 98.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.952      ;
; 98.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.951      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.962      ;
; 98.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.964      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.909      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.907      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.882      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.882      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.883      ;
; 98.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.874      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.873      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.873      ;
; 98.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.874      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.881      ;
; 98.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.862      ;
; 98.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.862      ;
; 98.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.858      ;
; 98.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.858      ;
; 98.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 1.887      ;
; 98.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.876      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 1.883      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.852      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.852      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.852      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.852      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.852      ;
; 98.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.852      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.852      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.852      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.852      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.852      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.852      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.852      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.864      ;
; 98.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.846      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.153 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.493      ;
; 0.164 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.504      ;
; 0.173 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga_controller_instance|v_counter[0]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[0]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga_controller_instance|v_counter[2]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[2]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga_controller_instance|v_counter[7]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[7]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga_controller_instance|v_counter[6]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[6]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga_controller_instance|v_counter[4]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[4]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga_controller_instance|v_counter[1]                                                                                                                                                                                                                                                                                                                                                                         ; VGA_controller:vga_controller_instance|v_counter[1]                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                                                     ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.481      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.484      ;
; 0.187 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.486      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.488      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.489      ;
; 0.193 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.492      ;
; 0.193 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.492      ;
; 0.193 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.319      ;
; 0.197 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.323      ;
; 0.200 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.499      ;
; 0.201 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.500      ;
; 0.203 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.503      ;
; 0.207 ; Reset_h                                                                                                                                                                                                                                                                                                                                                                                                                     ; hpi_io_intf:hpi_io_inst|from_sw_data_in[7]                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.331      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.199 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.204 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.207 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.332      ;
; 0.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.340      ;
; 0.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.360      ;
; 0.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.365      ;
; 0.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.370      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.252 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.388      ;
; 0.255 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.380      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.395      ;
; 0.271 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.398      ;
; 0.273 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.410      ;
; 0.290 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.295 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.422      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[1]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_data[1]                                                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[0]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_data[0]                                                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.010                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.195 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.199 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                             ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.205 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.208 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[6]                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 0.534      ;
; 0.210 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[7]                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 0.536      ;
; 0.212 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|f_pop                                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.338      ;
; 0.216 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.342      ;
; 0.219 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.344      ;
; 0.229 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[28]                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.556      ;
; 0.233 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.359      ;
; 0.234 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.360      ;
; 0.239 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.365      ;
; 0.247 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[35]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[3]                                                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[32]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[0]                                                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[37]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[1]                                                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[56]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[20]                                                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[55]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[19]                                                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[33]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[1]                                                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[39]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[3]                                                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[53]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[17]                                                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[54]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[18]                                                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[34]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_dqm[2]                                                                                                                                                                      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[57]                                                                                                ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[21]                                                                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                          ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[45]                                                                                                ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.255 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                   ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.382      ;
; 0.263 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[1]                                                                                                 ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_valid                                                                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[2]                                                                                                 ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_data[2]                                                                                                                                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.790 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 3.198      ;
; 16.790 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 3.198      ;
; 16.802 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 3.175      ;
; 16.802 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 3.175      ;
; 16.802 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 3.175      ;
; 16.802 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 3.175      ;
; 16.802 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 3.175      ;
; 16.803 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.171      ;
; 16.803 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 3.169      ;
; 16.803 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.171      ;
; 16.803 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.171      ;
; 16.803 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.171      ;
; 16.803 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.171      ;
; 16.803 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.171      ;
; 16.803 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.171      ;
; 16.803 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.171      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.163      ;
; 16.810 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[5]                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 3.159      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.168      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.168      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.168      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.168      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.815 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.170      ;
; 16.816 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.163      ;
; 16.816 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.163      ;
; 16.821 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.165      ;
; 16.821 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.165      ;
; 16.822 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.163      ;
; 16.822 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.163      ;
; 16.822 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.163      ;
; 16.822 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.163      ;
; 16.822 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.163      ;
; 16.826 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|prev_reset                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.124      ;
; 16.969 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.160      ; 3.198      ;
; 16.969 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                        ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.160      ; 3.198      ;
; 16.969 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.160      ; 3.198      ;
; 17.007 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 2.965      ;
; 17.007 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 2.965      ;
; 17.007 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 2.965      ;
; 17.007 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 2.965      ;
; 17.007 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 2.965      ;
; 17.007 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 2.966      ;
; 17.007 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 2.966      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 2.946      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 2.946      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 2.946      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 2.946      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 2.948      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 2.946      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.955      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 2.951      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 2.949      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.957      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.957      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.957      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.957      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.955      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.957      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.957      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.955      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.955      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.955      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.957      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.955      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 2.957      ;
; 17.008 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 2.955      ;
+--------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 17.439 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[3]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.434      ;
; 17.439 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[3]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.434      ;
; 17.440 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 2.426      ;
; 17.440 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[16]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 2.426      ;
; 17.441 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[2]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 2.414      ;
; 17.441 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[20]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 2.422      ;
; 17.441 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 2.422      ;
; 17.441 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[17]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 2.414      ;
; 17.442 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[16]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 2.368      ;
; 17.442 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[22]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 2.368      ;
; 17.443 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[17]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 2.356      ;
; 17.443 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[19]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 2.364      ;
; 17.443 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[20]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 2.364      ;
; 17.444 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 2.391      ;
; 17.446 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[21]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 2.333      ;
; 17.449 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.410      ;
; 17.450 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[18]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 2.422      ;
; 17.451 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[23]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 2.352      ;
; 17.452 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[18]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 2.364      ;
; 17.454 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 2.488      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[12]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.431      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[10]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 2.431      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 2.498      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 2.498      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 2.498      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 2.472      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 2.473      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 2.477      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.475      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.475      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 2.477      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.475      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.476      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.475      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 2.477      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.475      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 2.472      ;
; 17.455 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.475      ;
; 17.456 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[0]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 2.439      ;
; 17.456 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[31]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 2.439      ;
; 17.456 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[29]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 2.443      ;
; 17.456 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[6]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.434      ;
; 17.456 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[5]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.434      ;
; 17.456 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[4]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 2.437      ;
; 17.456 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[2]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 2.437      ;
; 17.456 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[10]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 2.443      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[30]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.444      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[28]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.444      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[24]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 2.417      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[15]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 2.417      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[9]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 2.417      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[8]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 2.417      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[7]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.444      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[3]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 2.423      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[11]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 2.417      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[0]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.444      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[10]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 2.373      ;
; 17.457 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[12]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 2.373      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[11]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.388      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[8]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 2.407      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[6]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 2.407      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[5]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 2.412      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.388      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[1]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.388      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[12]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 2.412      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[6]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 2.376      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[5]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 2.376      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[4]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 2.379      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[29]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.385      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[31]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 2.381      ;
; 17.458 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[2]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 2.379      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[1]                                                                                                                              ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 2.394      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[14]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.400      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[0]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.400      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.400      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[2]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 2.380      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_bank[0]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 2.380      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[3]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 2.365      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[9]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 2.359      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[8]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 2.359      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[7]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 2.386      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[24]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 2.359      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[28]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 2.386      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[30]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 2.386      ;
; 17.459 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[15]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 2.359      ;
; 17.460 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[11]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 2.330      ;
; 17.461 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[14]                                                                                                                           ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 2.342      ;
; 17.461 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|za_data[0]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 2.342      ;
; 17.463 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[1]                                                                                                                             ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.420      ;
; 17.464 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[27]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.437      ;
; 17.464 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[26]                                                                                                                            ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.437      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.072      ;
; 49.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 0.920      ;
; 98.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.234      ;
; 98.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.234      ;
; 98.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.234      ;
; 98.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.234      ;
; 98.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.234      ;
; 98.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.234      ;
; 98.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.234      ;
; 98.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.234      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.228      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.220      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.202      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.078      ;
; 98.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.078      ;
; 98.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.078      ;
; 98.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.078      ;
; 98.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.065      ;
; 98.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.065      ;
; 98.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.065      ;
; 98.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.065      ;
; 98.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.037      ;
; 98.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.037      ;
; 98.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.037      ;
; 98.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.037      ;
; 98.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.037      ;
; 98.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.037      ;
; 99.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.956      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.895      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.895      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.895      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.895      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.660  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.787      ;
; 0.660  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.787      ;
; 0.660  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.787      ;
; 0.660  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.787      ;
; 0.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.833      ;
; 0.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.833      ;
; 0.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.833      ;
; 0.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.833      ;
; 0.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.833      ;
; 0.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.833      ;
; 0.793  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.923      ;
; 0.793  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.923      ;
; 0.793  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.923      ;
; 0.793  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.923      ;
; 0.793  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.923      ;
; 0.793  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.923      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.932      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.932      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.932      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.932      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.939      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.939      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.939      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.939      ;
; 0.817  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.826  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.944      ;
; 0.924  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.048      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.074      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.079      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.079      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.079      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.079      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.079      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.079      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.079      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.079      ;
; 50.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.368      ; 0.819      ;
; 50.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.355      ; 0.939      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.534 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.230      ; 1.848      ;
; 1.534 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[15]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.230      ; 1.848      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[6]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[7]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[4]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[3]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[0]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.720 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.821      ;
; 1.721 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.846      ;
; 1.721 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.846      ;
; 1.721 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.846      ;
; 1.721 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.846      ;
; 1.721 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.846      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.828      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.828      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.022      ; 1.829      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[9]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.022      ; 1.829      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.022      ; 1.829      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[11]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 1.830      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[12]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.828      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[13]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.828      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[14]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.828      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.021      ; 1.828      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[15]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.846      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[13]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.846      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.846      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[6]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.846      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[5]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.846      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.846      ;
; 1.723 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.846      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[1]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[9]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[9]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[1]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[1]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.724 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 1.859      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.850      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.850      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.850      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.850      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.850      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.850      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.850      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[3]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.813      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[7]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.813      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[6]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.813      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[5]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.813      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[4]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.813      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[2]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.813      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.813      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode|data_out[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.004      ; 1.813      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 1.828      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 1.828      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write1                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.017      ; 1.826      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write2                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 1.828      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 1.828      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 1.828      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 1.828      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 1.828      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.019      ; 1.828      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 1.851      ;
; 1.725 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.006      ; 1.815      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 1.844      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.843      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.843      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.843      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.843      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.843      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 1.842      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 1.842      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 1.842      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 1.842      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 1.842      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 1.844      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 1.844      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 1.844      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 1.844      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 1.842      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 1.842      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 1.842      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.843      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.033      ; 1.843      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 1.834      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 1.834      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 1.834      ;
; 1.726 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 1.834      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'm_lab8_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.717 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.048      ;
; 1.729 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 2.039      ;
; 1.729 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 2.039      ;
; 1.729 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 2.039      ;
; 1.729 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 2.039      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.742 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 2.046      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.914 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.048      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.048      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.048      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.048      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.048      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.048      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.048      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.048      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.048      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.047      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.046      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.033      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.027      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.027      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.035      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.027      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.033      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.033      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.033      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.033      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.035      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]       ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.035      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.035      ;
; 1.915 ; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]      ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.035      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 36.552 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 3.141  ; 0.153 ; 14.076   ; 0.660   ; 9.371               ;
;  altera_reserved_tck                  ; 46.201 ; 0.181 ; 47.994   ; 0.660   ; 49.474              ;
;  m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.181 ; 15.175   ; 1.717   ; 9.684               ;
;  main_clk_50                          ; 8.230  ; 0.153 ; 14.076   ; 1.534   ; 9.371               ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1531       ; 0          ; 40       ; 3        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 26196      ; 0          ; 0        ; 0        ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 47908      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1531       ; 0          ; 40       ; 3        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 26196      ; 0          ; 0        ; 0        ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 47908      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 69       ; 0        ; 2        ; 0        ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 802      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 69       ; 0        ; 2        ; 0        ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 802      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 58    ; 58   ;
; Unconstrained Output Port Paths ; 818   ; 818  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                  ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; Target                               ; Clock                                ; Type      ; Status      ;
+--------------------------------------+--------------------------------------+-----------+-------------+
; CLOCK_50                             ; main_clk_50                          ; Base      ; Constrained ;
; altera_reserved_tck                  ; altera_reserved_tck                  ; Base      ; Constrained ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; m_lab8_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab8_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
+--------------------------------------+--------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; CLOCK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; HEX0[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RD_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RST_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_WR_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; CLOCK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; HEX0[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RD_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RST_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_WR_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 19 10:35:04 2020
Info: Command: quartus_sta final -c final
Info: qsta_default_script.tcl version: #2
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'final.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at final.sdc(229): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 229
Warning (332174): Ignored filter at final.sdc(229): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 229
Warning (332049): Ignored set_false_path at final.sdc(229): Argument <from> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 229
    Info (332050): set_false_path -from [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 229
Warning (332049): Ignored set_false_path at final.sdc(229): Argument <to> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 229
Warning (332174): Ignored filter at final.sdc(230): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 230
Warning (332174): Ignored filter at final.sdc(230): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 230
Warning (332049): Ignored set_false_path at final.sdc(230): Argument <from> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 230
    Info (332050): set_false_path -from [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}] File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 230
Warning (332049): Ignored set_false_path at final.sdc(230): Argument <to> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 230
Warning (332174): Ignored filter at final.sdc(231): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 231
Warning (332174): Ignored filter at final.sdc(231): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 231
Warning (332049): Ignored set_false_path at final.sdc(231): Argument <from> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 231
    Info (332050): set_false_path -from [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}] File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 231
Warning (332049): Ignored set_false_path at final.sdc(231): Argument <to> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 231
Warning (332174): Ignored filter at final.sdc(232): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 232
Warning (332174): Ignored filter at final.sdc(232): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 232
Warning (332049): Ignored set_false_path at final.sdc(232): Argument <from> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 232
    Info (332050): set_false_path -from [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}] File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 232
Warning (332049): Ignored set_false_path at final.sdc(232): Argument <to> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 232
Warning (332174): Ignored filter at final.sdc(233): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 233
Warning (332049): Ignored set_false_path at final.sdc(233): Argument <from> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 233
    Info (332050): set_false_path -from [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 233
Warning (332049): Ignored set_false_path at final.sdc(233): Argument <to> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 233
Warning (332174): Ignored filter at final.sdc(234): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 234
Warning (332049): Ignored set_false_path at final.sdc(234): Argument <from> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 234
    Info (332050): set_false_path -from [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}] File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 234
Warning (332049): Ignored set_false_path at final.sdc(234): Argument <to> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 234
Warning (332174): Ignored filter at final.sdc(235): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 235
Warning (332049): Ignored set_false_path at final.sdc(235): Argument <to> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 235
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}] File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 235
Warning (332174): Ignored filter at final.sdc(236): *lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 236
Warning (332049): Ignored set_false_path at final.sdc(236): Argument <to> is an empty collection File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 236
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab8_soc_nios2_qsys_0:*|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}] File: D:/0Xinyi/final/ECE385_FinalProject/final/final.sdc Line: 236
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Clock: m_lab8_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab8_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.141               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     8.230               0.000 main_clk_50 
    Info (332119):    46.201               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 main_clk_50 
    Info (332119):     0.402               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.076               0.000 main_clk_50 
    Info (332119):    15.175               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    47.994               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.401               0.000 altera_reserved_tck 
    Info (332119):     2.936               0.000 main_clk_50 
    Info (332119):     3.287               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 main_clk_50 
    Info (332119):     9.697               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.620               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 32.999 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Clock: m_lab8_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab8_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.692               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     9.170               0.000 main_clk_50 
    Info (332119):    46.598               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 main_clk_50 
    Info (332119):     0.352               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.355               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.713               0.000 main_clk_50 
    Info (332119):    15.669               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    48.272               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.289               0.000 altera_reserved_tck 
    Info (332119):     2.606               0.000 main_clk_50 
    Info (332119):     2.920               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.642               0.000 main_clk_50 
    Info (332119):     9.684               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.566               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 33.617 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Clock: m_lab8_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab8_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab8_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab8_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.328               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    14.031               0.000 main_clk_50 
    Info (332119):    48.282               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 main_clk_50 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 16.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.790               0.000 main_clk_50 
    Info (332119):    17.439               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.203               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.660               0.000 altera_reserved_tck 
    Info (332119):     1.534               0.000 main_clk_50 
    Info (332119):     1.717               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.371               0.000 main_clk_50 
    Info (332119):     9.779               0.000 m_lab8_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.474               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 36.552 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 779 megabytes
    Info: Processing ended: Sun Apr 19 10:35:10 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


