<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/platform/stm32nucleo-spirit1/stm32cube-lib/drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_206e9d4b2c9bc05aa0b079a803a973a3.html">platform</a></li><li class="navelem"><a class="el" href="dir_e2d39be6ca30b09e78cff250106b64f2.html">stm32nucleo-spirit1</a></li><li class="navelem"><a class="el" href="dir_4e23d31b5d0c9e819cbd42c59c7843b7.html">stm32cube-lib</a></li><li class="navelem"><a class="el" href="dir_7c6c8bd24154fb4cff906096cfdd7125.html">drivers</a></li><li class="navelem"><a class="el" href="dir_1cc1ee17e3d07d3161599902069ca75a.html">STM32L1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_40fc44aa017a1c55920b2beb7b0abaa3.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l1xx_hal_tim_ex.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l1xx__hal__tim__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32L1xx_HAL_TIM_EX_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32L1xx_HAL_TIM_EX_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32l1xx__hal__def_8h.html">stm32l1xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structTIM__MasterConfigTypeDef.html">   65</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structTIM__MasterConfigTypeDef.html#a908a6c1b46cb203c0b8b59b490e1114e">   66</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structTIM__MasterConfigTypeDef.html#a908a6c1b46cb203c0b8b59b490e1114e">MasterOutputTrigger</a>;   </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structTIM__MasterConfigTypeDef.html#a45ddfca310a1180e19fc24b36f8e9585">   68</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structTIM__MasterConfigTypeDef.html#a45ddfca310a1180e19fc24b36f8e9585">MasterSlaveMode</a>;       </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}<a class="code" href="structTIM__MasterConfigTypeDef.html">TIM_MasterConfigTypeDef</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#if defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define TIM_TIM2_ITR1_TIM10_OC        (0x00000000)       </span><span class="comment">/* !&lt; TIM2 ITR1 input is connected to TIM10 OC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define TIM_TIM2_ITR1_TIM5_TGO        TIM2_OR_ITR1_RMP   </span><span class="comment">/* !&lt; TIM2 ITR1 input is connected to TIM5 TGO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define TIM_TIM3_ITR2_TIM11_OC        (0x00000000)       </span><span class="comment">/* !&lt; TIM3 ITR2 input is connected to TIM11 OC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define TIM_TIM3_ITR2_TIM5_TGO        TIM2_OR_ITR1_RMP   </span><span class="comment">/* !&lt; TIM3 ITR2 input is connected to TIM5 TGO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#if defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define TIM_TIM9_ITR1_TIM3_TGO        (0x00000000)       </span><span class="comment">/* !&lt; TIM9 ITR1 input is connected to TIM3 TGO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define TIM_TIM9_ITR1_TS              TIM9_OR_ITR1_RMP   </span><span class="comment">/* !&lt; TIM9 ITR1 input is connected to touch sensing I/O */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#ga05cfad41533bf2756c340605363ed19f">  100</a></span>&#160;<span class="preprocessor">#define TIM_TIM9_GPIO                 (0x00000000)       </span><span class="comment">/* !&lt; TIM9 Channel1 is connected to GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#gac823cb02bf4f849764a4560358663908">  101</a></span>&#160;<span class="preprocessor">#define TIM_TIM9_LSE                  TIM_OR_TI1RMP_0    </span><span class="comment">/* !&lt; TIM9 Channel1 is connected to LSE internal clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#ga9be309e524529ea9f561bc86c98d057b">  102</a></span>&#160;<span class="preprocessor">#define TIM_TIM9_GPIO1                TIM_OR_TI1RMP_1    </span><span class="comment">/* !&lt; TIM9 Channel1 is connected to GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#gaa032a75b028bb983d7a023c8b3565fd5">  103</a></span>&#160;<span class="preprocessor">#define TIM_TIM9_GPIO2                TIM_OR_TI1RMP      </span><span class="comment">/* !&lt; TIM9 Channel1 is connected to GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#if defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define TIM_TIM10_TI1RMP              (0x00000000)       </span><span class="comment">/* !&lt; TIM10 Channel 1 depends on TI1_RMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define TIM_TIM10_RI                  TIM_OR_TI1_RMP_RI  </span><span class="comment">/* !&lt; TIM10 Channel 1 is connected to RI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define TIM_TIM10_ETR_LSE             (0x00000000)       </span><span class="comment">/* !&lt; TIM10 ETR input is connected to LSE clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define TIM_TIM10_ETR_TIM9_TGO        TIM_OR_ETR_RMP     </span><span class="comment">/* !&lt; TIM10 ETR input is connected to TIM9 TGO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#gaf7c4ce1f0999db337ec1706ed8a4c1c1">  112</a></span>&#160;<span class="preprocessor">#define TIM_TIM10_GPIO                (0x00000000) </span><span class="comment">/* !&lt; TIM10 Channel1 is connected to GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#ga3232168ebecf2973088dfee75ceffe62">  113</a></span>&#160;<span class="preprocessor">#define TIM_TIM10_LSI                 TIM_OR_TI1RMP_0    </span><span class="comment">/* !&lt; TIM10 Channel1 is connected to LSI internal clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#ga149ca8942b96738acba1740aebb52914">  114</a></span>&#160;<span class="preprocessor">#define TIM_TIM10_LSE                 TIM_OR_TI1RMP_1    </span><span class="comment">/* !&lt; TIM10 Channel1 is connected to LSE internal clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#ga286067059eb38127d949d72ba359a049">  115</a></span>&#160;<span class="preprocessor">#define TIM_TIM10_RTC                 TIM_OR_TI1RMP      </span><span class="comment">/* !&lt; TIM10 Channel1 is connected to RTC wakeup interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#if defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define TIM_TIM11_TI1RMP              (0x00000000)       </span><span class="comment">/* !&lt; TIM11 Channel 1 depends on TI1_RMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define TIM_TIM11_RI                  TIM_OR_TI1_RMP_RI  </span><span class="comment">/* !&lt; TIM11 Channel 1 is connected to RI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define TIM_TIM11_ETR_LSE             (0x00000000)       </span><span class="comment">/* !&lt; TIM11 ETR input is connected to LSE clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define TIM_TIM11_ETR_TIM9_TGO        TIM_OR_ETR_RMP     </span><span class="comment">/* !&lt; TIM11 ETR input is connected to TIM9 TGO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#gac8a0bac87924350651da1957081bc9ae">  123</a></span>&#160;<span class="preprocessor">#define TIM_TIM11_GPIO                (0x00000000)       </span><span class="comment">/* !&lt; TIM11 Channel1 is connected to GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#gaf035db5c13b0c2b3b82955af16185fe7">  124</a></span>&#160;<span class="preprocessor">#define TIM_TIM11_MSI                 TIM_OR_TI1RMP_0    </span><span class="comment">/* !&lt; TIM11 Channel1 is connected to MSI internal clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#ga60bc41ce7cbd8c5cee126115c2f2f1a4">  125</a></span>&#160;<span class="preprocessor">#define TIM_TIM11_HSE_RTC             TIM_OR_TI1RMP_1    </span><span class="comment">/* !&lt; TIM11 Channel1 is connected to HSE_RTC clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#gab089a04492fc362a2c51154b3400df8e">  126</a></span>&#160;<span class="preprocessor">#define TIM_TIM11_GPIO1               TIM_OR_TI1RMP      </span><span class="comment">/* !&lt; TIM11 Channel1 is connected to GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#if defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP(INSTANCE, TIM_REMAP)               \</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">        ( (((INSTANCE) == TIM2)  &amp;&amp; (((TIM_REMAP) == TIM_TIM2_ITR1_TIM10_OC) || ((TIM_REMAP) == TIM_TIM2_ITR1_TIM5_TGO)))  || \</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">          (((INSTANCE) == TIM3)  &amp;&amp; (((TIM_REMAP) == TIM_TIM3_ITR2_TIM11_OC) || ((TIM_REMAP) == TIM_TIM3_ITR2_TIM5_TGO)))  || \</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">          (((INSTANCE) == TIM9)  &amp;&amp; ((TIM_REMAP) &lt;= (TIM_TIM9_ITR1_TS | TIM_TIM9_GPIO2)))                                  || \</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">          (((INSTANCE) == TIM10) &amp;&amp; ((TIM_REMAP) &lt;= (TIM_TIM10_RI | TIM_TIM10_ETR_TIM9_TGO | TIM_TIM10_RTC)))              || \</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">          (((INSTANCE) == TIM11) &amp;&amp; ((TIM_REMAP) &lt;= (TIM_TIM11_RI | TIM_TIM11_ETR_TIM9_TGO | TIM_TIM11_GPIO1)))               \</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">        )</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* defined (STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined (STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined (STM32L151xE) || defined (STM32L152xE) || defined (STM32L162xE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__TIMEx__Remap.html#gaeedfcda4bf88568f27112e5378ad9183">  138</a></span>&#160;<span class="preprocessor">#define IS_TIM_REMAP(INSTANCE, TIM_REMAP)               \</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">        ( (((INSTANCE) == TIM9)  &amp;&amp; (((TIM_REMAP) == TIM_TIM9_GPIO) || ((TIM_REMAP) == TIM_TIM9_LSE) || ((TIM_REMAP) == TIM_TIM9_GPIO1) || ((TIM_REMAP) == TIM_TIM9_GPIO2)))       || \</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">          (((INSTANCE) == TIM10) &amp;&amp; (((TIM_REMAP) == TIM_TIM10_GPIO) || ((TIM_REMAP) == TIM_TIM10_LSI) || ((TIM_REMAP) == TIM_TIM10_LSE) || ((TIM_REMAP) == TIM_TIM10_RTC)))       || \</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">          (((INSTANCE) == TIM11) &amp;&amp; (((TIM_REMAP) == TIM_TIM11_GPIO) || ((TIM_REMAP) == TIM_TIM11_MSI) || ((TIM_REMAP) == TIM_TIM11_HSE_RTC) || ((TIM_REMAP) == TIM_TIM11_GPIO1)))    \</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">        )</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#endif </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* Extension Control functions  ************************************************/</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<a class="code" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__TIMEx__Exported__Functions__Group1.html#ga056fd97d3be6c60dcfa12963f6ec8aad">HAL_TIMEx_MasterConfigSynchronization</a>(<a class="code" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, <a class="code" href="structTIM__MasterConfigTypeDef.html">TIM_MasterConfigTypeDef</a> * sMasterConfig);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<a class="code" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__TIMEx__Exported__Functions__Group1.html#ga683118282daf3aa2e319eb8eea93af31">HAL_TIMEx_RemapConfig</a>(<a class="code" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> Remap);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* Extension Callback *********************************************************/</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* Extension Peripheral State functions  **************************************/</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32L1xx_HAL_TIM_EX_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="structTIM__MasterConfigTypeDef_html_a908a6c1b46cb203c0b8b59b490e1114e"><div class="ttname"><a href="structTIM__MasterConfigTypeDef.html#a908a6c1b46cb203c0b8b59b490e1114e">TIM_MasterConfigTypeDef::MasterOutputTrigger</a></div><div class="ttdeci">uint32_t MasterOutputTrigger</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__tim__ex_8h_source.html#l00066">stm32l1xx_hal_tim_ex.h:66</a></div></div>
<div class="ttc" id="stm32l1xx__hal__def_8h_html"><div class="ttname"><a href="stm32l1xx__hal__def_8h.html">stm32l1xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="structTIM__MasterConfigTypeDef_html_a45ddfca310a1180e19fc24b36f8e9585"><div class="ttname"><a href="structTIM__MasterConfigTypeDef.html#a45ddfca310a1180e19fc24b36f8e9585">TIM_MasterConfigTypeDef::MasterSlaveMode</a></div><div class="ttdeci">uint32_t MasterSlaveMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__tim__ex_8h_source.html#l00068">stm32l1xx_hal_tim_ex.h:68</a></div></div>
<div class="ttc" id="group__TIMEx__Exported__Functions__Group1_html_ga056fd97d3be6c60dcfa12963f6ec8aad"><div class="ttname"><a href="group__TIMEx__Exported__Functions__Group1.html#ga056fd97d3be6c60dcfa12963f6ec8aad">HAL_TIMEx_MasterConfigSynchronization</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef *sMasterConfig)</div></div>
<div class="ttc" id="jn516x_2platform-conf_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="jn516x_2platform-conf_8h_source.html#l00230">platform-conf.h:230</a></div></div>
<div class="ttc" id="structTIM__HandleTypeDef_html"><div class="ttname"><a href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a></div><div class="ttdoc">TIM Time Base Handle Structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__tim_8h_source.html#l00261">stm32l1xx_hal_tim.h:261</a></div></div>
<div class="ttc" id="structTIM__MasterConfigTypeDef_html"><div class="ttname"><a href="structTIM__MasterConfigTypeDef.html">TIM_MasterConfigTypeDef</a></div><div class="ttdoc">TIM Master configuration Structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__tim__ex_8h_source.html#l00065">stm32l1xx_hal_tim_ex.h:65</a></div></div>
<div class="ttc" id="stm32l1xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__def_8h_source.html#l00055">stm32l1xx_hal_def.h:55</a></div></div>
<div class="ttc" id="group__TIMEx__Exported__Functions__Group1_html_ga683118282daf3aa2e319eb8eea93af31"><div class="ttname"><a href="group__TIMEx__Exported__Functions__Group1.html#ga683118282daf3aa2e319eb8eea93af31">HAL_TIMEx_RemapConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:09:21 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
