// Seed: 2634246071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_4 = 0;
  output uwire id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd66,
    parameter id_2 = 32'd59
) (
    input tri0 id_0,
    input supply1 _id_1,
    input supply0 _id_2
);
  supply0 id_4;
  integer [-1 : id_2  |  1] id_5[id_1  ?  -1 : 1 'b0 : 1 'h0];
  ;
  assign id_4 = -1'b0;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign id_5 = 1 - id_2 | -1;
  wire id_6;
endmodule
