/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire [25:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_0z[5:4], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_4z[11:6], celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[10:8], celloutsig_0_1z, _00_ };
  assign celloutsig_0_8z = celloutsig_0_7z[10:0] % { 1'h1, in_data[78:77], _00_ };
  assign celloutsig_0_11z = { in_data[64:62], celloutsig_0_9z } % { 1'h1, celloutsig_0_4z[15:6] };
  assign celloutsig_0_17z = celloutsig_0_11z[6:0] % { 1'h1, in_data[8:3] };
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] % { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_2z = celloutsig_1_1z % { 1'h1, in_data[165:164] };
  assign celloutsig_1_5z = celloutsig_1_4z[9:7] % { 1'h1, celloutsig_1_4z[2:1] };
  assign celloutsig_1_18z = { celloutsig_1_10z[6:5], celloutsig_1_5z } % { 1'h1, celloutsig_1_2z[1], celloutsig_1_1z };
  assign celloutsig_0_0z = ~ in_data[67:56];
  assign celloutsig_0_4z = ~ { in_data[79:62], _00_ };
  assign celloutsig_0_9z = ~ celloutsig_0_7z[10:3];
  assign celloutsig_0_1z = ~ in_data[63:61];
  assign celloutsig_0_16z = ~ celloutsig_0_8z[9:0];
  assign celloutsig_1_0z = ~ in_data[136:132];
  assign celloutsig_1_7z = ~ celloutsig_1_4z[10:6];
  assign celloutsig_1_9z = ~ in_data[140:133];
  assign celloutsig_1_15z = ~ { celloutsig_1_4z[6], celloutsig_1_4z[2:0] };
  assign celloutsig_1_19z = { celloutsig_1_3z[6:3], celloutsig_1_3z[5:4], celloutsig_1_11z } ~^ { celloutsig_1_9z[7:5], celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_0_6z = in_data[35:27] ~^ celloutsig_0_4z[8:0];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_7z } ~^ { celloutsig_1_4z[6], celloutsig_1_3z[6:3], celloutsig_1_3z[5:3] };
  assign celloutsig_1_11z = celloutsig_1_0z[3:0] ~^ in_data[121:118];
  assign celloutsig_1_13z = celloutsig_1_7z[2:0] ~^ { celloutsig_1_3z[4:3], celloutsig_1_3z[5] };
  assign celloutsig_1_3z[6:3] = { celloutsig_1_2z[0], celloutsig_1_1z } ~^ { celloutsig_1_1z[1], celloutsig_1_2z };
  assign { celloutsig_1_4z[12:10], celloutsig_1_4z[2:0], celloutsig_1_4z[9:6], celloutsig_1_4z[15:13] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z[6:3], in_data[187:185] };
  assign celloutsig_1_3z[2:0] = celloutsig_1_3z[5:3];
  assign celloutsig_1_4z[5:3] = celloutsig_1_4z[8:6];
  assign { out_data[132:128], out_data[105:96], out_data[41:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
