

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_softmax_loop_1'
================================================================
* Date:           Sat Sep 27 10:31:03 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3088|     3088|  30.880 us|  30.880 us|  3088|  3088|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- softmax_loop_1  |     3086|     3086|        18|          3|          1|  1024|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|     719|    1553|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     293|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|    1012|    1732|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_no_dsp_1_U358    |fadd_32ns_32ns_32_4_no_dsp_1    |        0|   0|  168|  434|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U359  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U357  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   9|  719| 1553|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln248_fu_132_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln248_fu_126_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i         |   9|          2|   11|         22|
    |ap_sig_allocacmp_sum_load  |   9|          2|   32|         64|
    |i_1_fu_52                  |   9|          2|   11|         22|
    |sum_fu_48                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  83|         18|   90|        182|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_1_fu_52                         |  11|   0|   11|          0|
    |icmp_ln248_reg_181                |   1|   0|    1|          0|
    |sum_fu_48                         |  32|   0|   32|          0|
    |tmp_reg_205                       |  32|   0|   32|          0|
    |x_assign_reg_200                  |  32|   0|   32|          0|
    |xt_load_reg_195                   |  32|   0|   32|          0|
    |zext_ln248_reg_185                |  11|   0|   64|         53|
    |icmp_ln248_reg_181                |  64|  32|    1|          0|
    |zext_ln248_reg_185                |  64|  32|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 293|  64|  283|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|max_val_1_reload  |   in|   32|     ap_none|                            max_val_1_reload|        scalar|
|exp_x_address1    |  out|   10|   ap_memory|                                       exp_x|         array|
|exp_x_ce1         |  out|    1|   ap_memory|                                       exp_x|         array|
|exp_x_we1         |  out|    1|   ap_memory|                                       exp_x|         array|
|exp_x_d1          |  out|   32|   ap_memory|                                       exp_x|         array|
|sum_out           |  out|   32|      ap_vld|                                     sum_out|       pointer|
|sum_out_ap_vld    |  out|    1|      ap_vld|                                     sum_out|       pointer|
|xt_address0       |  out|   10|   ap_memory|                                          xt|         array|
|xt_ce0            |  out|    1|   ap_memory|                                          xt|         array|
|xt_q0             |   in|   32|   ap_memory|                                          xt|         array|
+------------------+-----+-----+------------+--------------------------------------------+--------------+

