

================================================================
== Vivado HLS Report for 'rinvToInvPt'
================================================================
* Date:           Thu Aug 23 18:03:55 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.53|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.92ns
ST_1: data_V_read_2 (3)  [1/1] 0.00ns
_ifconv:0  %data_V_read_2 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %data_V_read)

ST_1: OP1_V_cast (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:2  %OP1_V_cast = sext i24 %data_V_read_2 to i32

ST_1: tmp (6)  [3/3] 0.92ns  loc: src/tk-mu_simple.h:431
_ifconv:3  %tmp = mul i32 -175, %OP1_V_cast


 <State 2>: 0.92ns
ST_2: tmp (6)  [2/3] 0.92ns  loc: src/tk-mu_simple.h:431
_ifconv:3  %tmp = mul i32 -175, %OP1_V_cast


 <State 3>: 2.50ns
ST_3: tmp (6)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:3  %tmp = mul i32 -175, %OP1_V_cast

ST_3: r_V (7)  [1/1] 2.50ns  loc: src/tk-mu_simple.h:431
_ifconv:4  %r_V = add i32 4194304, %tmp

ST_3: tmp_9 (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:5  %tmp_9 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_V, i32 8, i32 31)

ST_3: tmp_17 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:8  %tmp_17 = trunc i32 %r_V to i8


 <State 4>: 3.53ns
ST_4: ret_V_cast_cast (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:6  %ret_V_cast_cast = sext i24 %tmp_9 to i25

ST_4: tmp_16 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431 (grouped into LUT with out node index)
_ifconv:7  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 31)

ST_4: p_Result_4 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:9  %p_Result_4 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %tmp_17, i14 0)

ST_4: tmp_5 (13)  [1/1] 1.34ns  loc: src/tk-mu_simple.h:431
_ifconv:10  %tmp_5 = icmp eq i22 %p_Result_4, 0

ST_4: ret_V (14)  [1/1] 1.51ns  loc: src/tk-mu_simple.h:431
_ifconv:11  %ret_V = add i25 1, %ret_V_cast_cast

ST_4: tmp_s (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431
_ifconv:12  %tmp_s = sext i24 %tmp_9 to i32

ST_4: tmp_2 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431 (grouped into LUT with out node index)
_ifconv:13  %tmp_2 = sext i25 %ret_V to i32

ST_4: tmp_3 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:431 (grouped into LUT with out node index)
_ifconv:14  %tmp_3 = select i1 %tmp_5, i32 %tmp_s, i32 %tmp_2

ST_4: index (18)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:431 (out node of the LUT)
_ifconv:15  %index = select i1 %tmp_16, i32 %tmp_3, i32 %tmp_s

ST_4: tmp_18 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:433
_ifconv:16  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

ST_4: tmp_19 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:434
_ifconv:17  %tmp_19 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %index, i32 14, i32 31)

ST_4: icmp (21)  [1/1] 1.31ns  loc: src/tk-mu_simple.h:434
_ifconv:18  %icmp = icmp sgt i18 %tmp_19, 0


 <State 5>: 2.39ns
ST_5: tmp_8 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435
_ifconv:19  %tmp_8 = zext i32 %index to i64

ST_5: rinvToInvPt_table9_a (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435
_ifconv:20  %rinvToInvPt_table9_a = getelementptr [16384 x i21]* @rinvToInvPt_table9, i64 0, i64 %tmp_8

ST_5: rinvToInvPt_table9_l (24)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:435
_ifconv:21  %rinvToInvPt_table9_l = load i21* %rinvToInvPt_table9_a, align 4


 <State 6>: 3.10ns
ST_6: StgValue_30 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:428
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: rinvToInvPt_table9_l (24)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:435
_ifconv:21  %rinvToInvPt_table9_l = load i21* %rinvToInvPt_table9_a, align 4

ST_6: sel_tmp1 (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:433 (grouped into LUT with out node sel_tmp2)
_ifconv:22  %sel_tmp1 = xor i1 %tmp_18, true

ST_6: sel_tmp2 (26)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:434 (out node of the LUT)
_ifconv:23  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_6: sel_tmp_cast (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:24  %sel_tmp_cast = select i1 %sel_tmp2, i21 0, i21 -128

ST_6: tmp_1 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:435 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:25  %tmp_1 = or i1 %sel_tmp2, %tmp_18

ST_6: ssdm_int_V_write_ass (29)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:435 (out node of the LUT)
_ifconv:26  %ssdm_int_V_write_ass = select i1 %tmp_1, i21 %sel_tmp_cast, i21 %rinvToInvPt_table9_l

ST_6: StgValue_37 (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:437
_ifconv:27  ret i21 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.11ns, clock uncertainty: 0.514ns.

 <State 1>: 0.92ns
The critical path consists of the following:
	wire read on port 'data_V_read' [3]  (0 ns)
	'mul' operation ('tmp', src/tk-mu_simple.h:431) [6]  (0.92 ns)

 <State 2>: 0.92ns
The critical path consists of the following:
	'mul' operation ('tmp', src/tk-mu_simple.h:431) [6]  (0.92 ns)

 <State 3>: 2.5ns
The critical path consists of the following:
	'mul' operation ('tmp', src/tk-mu_simple.h:431) [6]  (0 ns)
	'add' operation ('r.V', src/tk-mu_simple.h:431) [7]  (2.5 ns)

 <State 4>: 3.53ns
The critical path consists of the following:
	'add' operation ('ret.V', src/tk-mu_simple.h:431) [14]  (1.51 ns)
	'select' operation ('tmp_3', src/tk-mu_simple.h:431) [17]  (0 ns)
	'select' operation ('index', src/tk-mu_simple.h:431) [18]  (0.71 ns)
	'icmp' operation ('icmp', src/tk-mu_simple.h:434) [21]  (1.31 ns)

 <State 5>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('rinvToInvPt_table9_a', src/tk-mu_simple.h:435) [23]  (0 ns)
	'load' operation ('rinvToInvPt_table9_l', src/tk-mu_simple.h:435) on array 'rinvToInvPt_table9' [24]  (2.39 ns)

 <State 6>: 3.1ns
The critical path consists of the following:
	'load' operation ('rinvToInvPt_table9_l', src/tk-mu_simple.h:435) on array 'rinvToInvPt_table9' [24]  (2.39 ns)
	'select' operation ('ssdm_int<24 + 1024 * 0, true>.V', src/tk-mu_simple.h:435) [29]  (0.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
