[2020-10-24 22:48:12,541][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-24 22:48:12,541][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-24 22:48:13,507][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-24 22:48:13,736][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-24 22:48:13,736][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-24 22:48:13,736][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-24 22:48:13,736][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-24 22:48:13,737][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-24 22:48:13,737][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-24 22:48:13,737][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-24 22:48:13,737][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-24 22:48:13,737][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-24 22:48:13,737][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-24 22:48:13,737][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-24 22:48:13,737][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source']
[2020-10-24 22:48:13,737][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-24 22:48:13,737][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output
[2020-10-24 22:48:13,737][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-24 22:48:13,738][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-24 22:48:13,739][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,739][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-24 22:48:13,739][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-24 22:48:13,739][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-24 22:48:13,739][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-24 22:48:13,740][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-24 22:48:13,740][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-24 22:48:13,740][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-24 22:48:13,740][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-24 22:48:13,740][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-24 22:48:13,740][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-24 22:48:13,740][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-24 22:48:13,740][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-24 22:48:13,740][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 22:48:13,740][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 22:48:13,741][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 22:48:13,741][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 22:48:13,741][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,741][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-24 22:48:13,741][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 22:48:13,741][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 22:48:13,741][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 22:48:13,741][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 22:48:13,741][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 22:48:13,742][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 22:48:13,742][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 22:48:13,742][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 22:48:13,742][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 22:48:13,742][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 22:48:13,742][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 22:48:13,742][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 22:48:13,744][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 22:48:13,744][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,744][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,744][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,744][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,744][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,744][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,744][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,744][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,744][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 22:48:13,745][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 22:48:13,745][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 22:48:13,745][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 22:48:13,745][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 22:48:13,745][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-24 22:48:13,747][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-24 22:48:13,747][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-24 22:48:13,748][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-24 22:48:13,748][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-24 22:48:13,748][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 22:48:13,748][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,748][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,749][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-24 22:48:13,749][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 22:48:13,749][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 22:48:13,749][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 22:48:13,749][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 22:48:13,749][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,749][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-24 22:48:13,749][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 22:48:13,749][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 22:48:13,749][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 22:48:13,749][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 22:48:13,749][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 22:48:13,750][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 22:48:13,750][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 22:48:13,750][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 22:48:13,750][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 22:48:13,750][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 22:48:13,750][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 22:48:13,750][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 22:48:13,750][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 22:48:13,750][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,750][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,751][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,751][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,751][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,751][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,751][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,751][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 22:48:13,751][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 22:48:13,751][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 22:48:13,751][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 22:48:13,751][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 22:48:13,751][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-24 22:48:13,752][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-24 22:48:13,753][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-24 22:48:13,753][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-24 22:48:13,753][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-24 22:48:13,753][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 22:48:13,753][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,754][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,754][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-24 22:48:13,754][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 22:48:13,754][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 22:48:13,754][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 22:48:13,754][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 22:48:13,754][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,754][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-24 22:48:13,754][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 22:48:13,754][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 22:48:13,755][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 22:48:13,755][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 22:48:13,755][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 22:48:13,755][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 22:48:13,755][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 22:48:13,755][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 22:48:13,755][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 22:48:13,755][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 22:48:13,755][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 22:48:13,755][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 22:48:13,755][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 22:48:13,756][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,756][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,756][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,756][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,756][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,756][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,756][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,756][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,756][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 22:48:13,756][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 22:48:13,756][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 22:48:13,756][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 22:48:13,756][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 22:48:13,757][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-24 22:48:13,758][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-24 22:48:13,758][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-24 22:48:13,758][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-24 22:48:13,759][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-24 22:48:13,759][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 22:48:13,759][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,759][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,759][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-24 22:48:13,760][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 22:48:13,760][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 22:48:13,760][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 22:48:13,760][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 22:48:13,761][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,761][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-24 22:48:13,761][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 22:48:13,761][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 41
[2020-10-24 22:48:13,762][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 22:48:13,762][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 22:48:13,762][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 22:48:13,762][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 22:48:13,762][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 22:48:13,762][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 22:48:13,762][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 22:48:13,764][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 22:48:13,765][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 22:48:13,765][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 40
[2020-10-24 22:48:13,765][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-24 22:48:13,765][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-24 22:48:13,765][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,765][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,774][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,774][slave.py:108][dec_route_add][DEBUG][MainThread]: 40
[2020-10-24 22:48:13,774][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-24 22:48:13,774][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,774][slave.py:111][dec_route_add][DEBUG][MainThread]: 40
[2020-10-24 22:48:13,777][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,779][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,779][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,779][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,779][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,779][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 22:48:13,779][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,779][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-24 22:48:13,779][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 22:48:13,779][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 22:48:13,779][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-24 22:48:13,779][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,779][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 22:48:13,779][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,779][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,779][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,779][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,780][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,782][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,784][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,784][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,784][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,784][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,784][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 22:48:13,784][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,784][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 22:48:13,784][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,784][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 22:48:13,784][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,784][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 22:48:13,784][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,784][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,784][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 22:48:13,784][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,784][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 22:48:13,785][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,785][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 22:48:13,785][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,785][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,785][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 22:48:13,785][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,785][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 22:48:13,785][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,785][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,785][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,785][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,785][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,785][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,785][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 22:48:13,785][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,785][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,785][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,785][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,785][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,787][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,790][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 22:48:13,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 22:48:13,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 22:48:13,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 22:48:13,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 22:48:13,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 22:48:13,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-24 22:48:13,790][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,790][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,790][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,790][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,790][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-24 22:48:13,791][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,791][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,791][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,791][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,791][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,791][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,791][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-24 22:48:13,791][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,791][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,791][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,791][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,791][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,791][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,791][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-24 22:48:13,791][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,791][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,791][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,791][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,791][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,791][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,791][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-24 22:48:13,791][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,791][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,791][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,791][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,791][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,791][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,791][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-24 22:48:13,791][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,792][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,792][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,792][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,792][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,792][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,792][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-24 22:48:13,792][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,792][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,792][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,792][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,792][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,792][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,792][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-24 22:48:13,792][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,792][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,792][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,792][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,792][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,795][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,797][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,797][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,797][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,797][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,797][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 22:48:13,797][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,797][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 22:48:13,797][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,797][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 22:48:13,797][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,797][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-24 22:48:13,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-24 22:48:13,798][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,798][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,798][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,799][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,799][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,799][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,799][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-24 22:48:13,799][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,799][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,799][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,799][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,799][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,799][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,799][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-24 22:48:13,799][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,799][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,799][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,799][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,799][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,799][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,799][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-24 22:48:13,799][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,799][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,799][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,799][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,799][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,799][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,799][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-24 22:48:13,799][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,799][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,799][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,799][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,800][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,800][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,800][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-24 22:48:13,800][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,800][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,800][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,800][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,800][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,800][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,800][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-24 22:48:13,800][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,800][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,800][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,800][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,800][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,800][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,800][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-24 22:48:13,800][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,800][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,800][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,800][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,800][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,800][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,800][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-24 22:48:13,800][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,800][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-24 22:48:13,800][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,800][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-24 22:48:13,800][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,800][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-24 22:48:13,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-24 22:48:13,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-24 22:48:13,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-24 22:48:13,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-24 22:48:13,803][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,805][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-24 22:48:13,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-24 22:48:13,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-24 22:48:13,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-24 22:48:13,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-24 22:48:13,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-24 22:48:13,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-24 22:48:13,808][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,808][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,808][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,808][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,808][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-24 22:48:13,808][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,808][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,808][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,808][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,808][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-24 22:48:13,808][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,808][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,808][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,808][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,808][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-24 22:48:13,809][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,809][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,809][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,809][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,809][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,809][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,809][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-24 22:48:13,809][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,809][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,809][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,809][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,809][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,809][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,809][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-24 22:48:13,809][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,809][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,809][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,809][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,809][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,809][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,809][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-24 22:48:13,809][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,809][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,809][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,809][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,809][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,809][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,809][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-24 22:48:13,809][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,810][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,810][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,810][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,810][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,810][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,810][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-24 22:48:13,810][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,810][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,810][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,810][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,810][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,810][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,810][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-24 22:48:13,810][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,810][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,810][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,810][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,810][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,810][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,810][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-24 22:48:13,810][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,810][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,810][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,810][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,810][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,810][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,810][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-24 22:48:13,810][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,810][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,810][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,810][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,811][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,811][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,811][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-24 22:48:13,811][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,811][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,811][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,811][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,811][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,811][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,811][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-24 22:48:13,811][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,811][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,811][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,811][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,811][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,811][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,811][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-24 22:48:13,811][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,811][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,811][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,811][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,811][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,811][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,811][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-24 22:48:13,811][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,811][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,811][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,811][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,811][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,814][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,816][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,816][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,816][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,816][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,816][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 22:48:13,816][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 22:48:13,816][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 22:48:13,816][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,816][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 22:48:13,816][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 22:48:13,816][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 22:48:13,816][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,816][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 22:48:13,816][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-24 22:48:13,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-24 22:48:13,818][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,818][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,819][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-24 22:48:13,819][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,820][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-24 22:48:13,820][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,821][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-24 22:48:13,821][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,822][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-24 22:48:13,822][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,822][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-24 22:48:13,822][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,822][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-24 22:48:13,822][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,822][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-24 22:48:13,824][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,825][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,825][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,825][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,825][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,825][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,825][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,825][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-24 22:48:13,825][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,825][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,825][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,825][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-24 22:48:13,825][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,825][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,825][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,825][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-24 22:48:13,825][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,826][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,826][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,826][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-24 22:48:13,826][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,826][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,826][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,826][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-24 22:48:13,826][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,826][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,826][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,826][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-24 22:48:13,826][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,826][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,826][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,826][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-24 22:48:13,826][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,826][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,826][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,826][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-24 22:48:13,826][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,826][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,826][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,826][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-24 22:48:13,826][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,826][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 22:48:13,826][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,826][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-24 22:48:13,826][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,826][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 22:48:13,826][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,826][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-24 22:48:13,826][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,826][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 22:48:13,827][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,827][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-24 22:48:13,827][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,827][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 22:48:13,827][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,827][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-24 22:48:13,827][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,827][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 22:48:13,827][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,827][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-24 22:48:13,827][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,827][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 22:48:13,827][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,827][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	152
[2020-10-24 22:48:13,827][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,827][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 22:48:13,827][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,827][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	156
[2020-10-24 22:48:13,827][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,827][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 22:48:13,827][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,827][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-24 22:48:13,827][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,827][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,827][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,827][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-24 22:48:13,827][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,827][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,827][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,827][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-24 22:48:13,827][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,827][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,827][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,828][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-24 22:48:13,828][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,828][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,828][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,828][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-24 22:48:13,828][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,828][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,828][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,828][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-24 22:48:13,828][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,828][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,828][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,828][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-24 22:48:13,828][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,828][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,828][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,828][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-24 22:48:13,828][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,828][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,828][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,828][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-24 22:48:13,828][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,828][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,828][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,828][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-24 22:48:13,828][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,828][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,828][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,828][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-24 22:48:13,828][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,828][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,828][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,829][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-24 22:48:13,829][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,829][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,829][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,829][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-24 22:48:13,829][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,829][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,829][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,829][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-24 22:48:13,829][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,829][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,829][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,829][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-24 22:48:13,829][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,829][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,829][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,829][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-24 22:48:13,829][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,829][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,829][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,829][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-24 22:48:13,829][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,829][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,829][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,829][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-24 22:48:13,829][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,829][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,829][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,829][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-24 22:48:13,829][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,829][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,829][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,829][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-24 22:48:13,830][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,830][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,830][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,830][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-24 22:48:13,830][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,830][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,830][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,830][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-24 22:48:13,830][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,830][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,830][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,830][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-24 22:48:13,830][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,830][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 22:48:13,830][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 22:48:13,830][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 22:48:13,830][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-24 22:48:13,831][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 152
[2020-10-24 22:48:13,832][slave.py:476][get_size][DEBUG][MainThread]: 156
[2020-10-24 22:48:13,834][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-24 22:48:13,838][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-24 22:48:13,838][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-24 22:48:13,839][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-24 22:48:13,839][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,839][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,839][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-24 22:48:13,839][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 22:48:13,839][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 22:48:13,839][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 22:48:13,840][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 22:48:13,840][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,840][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-24 22:48:13,840][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 22:48:13,840][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 22:48:13,840][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 22:48:13,840][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 22:48:13,840][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 22:48:13,840][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 22:48:13,840][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 22:48:13,841][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 22:48:13,841][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 22:48:13,841][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 22:48:13,841][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 22:48:13,841][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 22:48:13,841][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 22:48:13,841][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,842][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,842][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,842][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,842][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,842][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,842][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,842][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,842][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 22:48:13,842][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 22:48:13,842][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 22:48:13,843][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 22:48:13,843][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 22:48:13,843][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-24 22:48:13,844][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-24 22:48:13,844][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-24 22:48:13,845][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-24 22:48:13,845][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,845][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,845][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-24 22:48:13,845][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 22:48:13,846][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 22:48:13,846][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 22:48:13,846][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 22:48:13,846][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,846][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-24 22:48:13,846][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 22:48:13,846][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 22:48:13,846][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 22:48:13,846][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 22:48:13,847][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 22:48:13,847][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 22:48:13,847][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 22:48:13,847][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 22:48:13,847][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 22:48:13,847][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 22:48:13,847][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 22:48:13,847][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 22:48:13,847][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 22:48:13,848][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,848][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,848][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,848][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,848][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,848][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,848][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 22:48:13,848][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 22:48:13,848][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 22:48:13,849][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 22:48:13,849][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 22:48:13,849][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-24 22:48:13,850][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-24 22:48:13,851][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-24 22:48:13,851][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-24 22:48:13,851][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-24 22:48:13,851][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 22:48:13,851][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,852][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,852][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-24 22:48:13,852][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 22:48:13,852][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 22:48:13,852][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 22:48:13,852][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 22:48:13,852][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,852][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-24 22:48:13,853][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 22:48:13,853][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-24 22:48:13,853][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 22:48:13,853][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 22:48:13,853][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 22:48:13,853][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 22:48:13,853][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 22:48:13,853][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 22:48:13,854][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 22:48:13,854][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 22:48:13,854][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 22:48:13,854][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-24 22:48:13,854][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 22:48:13,855][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,855][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,855][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,855][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,856][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 22:48:13,856][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 22:48:13,856][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,856][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 22:48:13,856][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,857][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,857][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,857][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,857][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,857][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-24 22:48:13,857][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,857][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 22:48:13,857][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,857][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,857][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 22:48:13,857][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,858][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-24 22:48:13,858][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,858][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,858][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,858][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,858][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,858][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,859][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,859][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,859][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,859][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,859][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-24 22:48:13,859][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,859][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-24 22:48:13,859][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,859][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-24 22:48:13,859][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,859][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,859][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,860][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,860][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,860][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,860][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-24 22:48:13,860][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,860][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-24 22:48:13,860][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,860][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-24 22:48:13,860][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,861][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,861][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,861][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,861][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,861][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-24 22:48:13,861][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 22:48:13,861][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-24 22:48:13,861][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,861][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-24 22:48:13,861][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 22:48:13,862][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-24 22:48:13,862][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,862][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-24 22:48:13,862][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,862][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-24 22:48:13,862][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,862][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-24 22:48:13,862][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 22:48:13,862][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-24 22:48:13,862][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,863][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,863][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,863][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,863][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,863][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-24 22:48:13,863][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,863][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-24 22:48:13,863][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,863][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-24 22:48:13,863][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,863][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-24 22:48:13,863][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,863][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-24 22:48:13,863][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,863][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-24 22:48:13,863][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,863][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-24 22:48:13,863][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,864][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-24 22:48:13,864][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,864][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-24 22:48:13,864][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 22:48:13,864][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 22:48:13,864][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 22:48:13,864][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 22:48:13,864][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,864][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-24 22:48:13,864][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-24 22:48:13,864][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-24 22:48:13,865][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-24 22:48:13,866][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-24 22:48:13,867][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-24 22:48:13,867][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-24 22:48:13,867][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,867][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,867][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-24 22:48:13,868][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 22:48:13,868][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 22:48:13,868][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 22:48:13,868][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 22:48:13,868][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,868][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-24 22:48:13,868][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 22:48:13,869][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 22:48:13,869][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 22:48:13,869][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 22:48:13,869][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 22:48:13,869][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 22:48:13,869][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 22:48:13,869][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 22:48:13,869][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 22:48:13,869][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 22:48:13,869][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 22:48:13,869][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 22:48:13,870][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 22:48:13,870][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,870][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,870][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,870][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,870][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,870][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,870][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,871][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,871][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 22:48:13,871][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 22:48:13,871][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 22:48:13,871][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 22:48:13,871][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 22:48:13,871][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-24 22:48:13,872][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-24 22:48:13,873][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-24 22:48:13,873][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-24 22:48:13,873][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,874][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,874][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-24 22:48:13,874][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 22:48:13,874][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 22:48:13,874][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 22:48:13,874][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 22:48:13,874][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,874][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-24 22:48:13,875][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 22:48:13,875][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 22:48:13,875][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 22:48:13,875][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 22:48:13,875][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 22:48:13,875][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 22:48:13,875][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 22:48:13,875][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 22:48:13,875][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 22:48:13,875][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 22:48:13,876][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 22:48:13,876][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 22:48:13,876][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 22:48:13,876][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,876][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 22:48:13,876][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,877][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,877][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,877][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,877][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,877][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,877][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 22:48:13,877][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 22:48:13,877][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 22:48:13,877][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 22:48:13,877][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 22:48:13,878][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-24 22:48:13,879][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-24 22:48:13,879][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-24 22:48:13,880][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-24 22:48:13,880][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-24 22:48:13,880][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 22:48:13,880][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,880][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,881][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-24 22:48:13,881][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,881][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-24 22:48:13,881][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-24 22:48:13,881][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-24 22:48:13,886][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 22:48:13,886][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 22:48:13,887][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-24 22:48:13,888][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 22:48:13,888][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-24 22:48:13,888][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-24 22:48:13,888][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 9
[2020-10-24 22:48:13,889][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 22:48:13,889][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 22:48:13,889][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 22:48:13,889][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,890][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,890][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 9
[2020-10-24 22:48:13,890][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,890][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 22:48:13,890][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 9
[2020-10-24 22:48:13,890][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,891][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 22:48:13,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 22:48:13,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-24 22:48:13,891][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,891][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,891][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,891][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,891][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 22:48:13,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 22:48:13,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-24 22:48:13,891][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,891][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 22:48:13,891][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,891][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 22:48:13,891][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 22:48:13,892][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,893][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,893][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 22:48:13,893][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,893][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 22:48:13,893][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-24 22:48:13,893][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 22:48:13,893][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-24 22:48:13,893][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 22:48:13,893][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-24 22:48:13,893][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,893][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,893][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,893][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,893][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,893][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 22:48:13,893][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-24 22:48:13,893][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,893][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,893][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,893][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,894][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,894][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,894][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-24 22:48:13,894][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,894][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,894][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,894][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,894][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,894][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,894][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-24 22:48:13,894][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,894][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 22:48:13,894][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,894][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,894][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 22:48:13,895][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,895][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,895][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 22:48:13,895][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,895][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 22:48:13,895][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-24 22:48:13,895][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 22:48:13,895][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-24 22:48:13,895][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 22:48:13,895][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-24 22:48:13,896][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 22:48:13,896][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-24 22:48:13,896][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 22:48:13,896][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,896][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,896][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 22:48:13,896][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 22:48:13,897][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,898][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-24 22:48:13,898][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 22:48:13,898][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-24 22:48:13,899][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 22:48:13,899][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-24 22:48:13,899][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 22:48:13,899][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-24 22:48:13,899][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 22:48:13,899][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-24 22:48:13,899][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-24 22:48:13,899][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v0
[2020-10-24 22:48:13,899][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-24 22:48:13,899][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v1
[2020-10-24 22:48:13,899][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 22:48:13,900][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 22:48:13,900][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,900][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 22:48:13,900][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,900][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-24 22:48:13,900][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,900][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-24 22:48:13,900][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,900][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-24 22:48:13,900][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,900][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-24 22:48:13,900][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,900][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-24 22:48:13,900][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,900][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-24 22:48:13,900][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,900][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-24 22:48:13,900][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,900][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-24 22:48:13,900][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,900][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-24 22:48:13,900][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,900][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	589824
[2020-10-24 22:48:13,900][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,900][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-24 22:48:13,900][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,900][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-24 22:48:13,901][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,901][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-24 22:48:13,901][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,901][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	720896
[2020-10-24 22:48:13,901][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,901][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-24 22:48:13,901][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 22:48:13,901][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	721152
[2020-10-24 22:48:13,901][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 22:48:13,901][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-24 22:48:13,901][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-24 22:48:13,902][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-24 22:48:13,902][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-24 22:48:13,903][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-24 22:48:13,906][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-24 22:48:13,907][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-24 22:48:13,908][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,908][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,908][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,908][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,908][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,908][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,908][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,908][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,908][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,909][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0090', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B0094', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0098', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B009C', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-24 22:48:13,910][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-24 22:48:13,910][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-24 22:48:13,910][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 22:48:13,910][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 22:48:13,910][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 22:48:13,910][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,910][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,910][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-24 22:48:13,910][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,911][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,911][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,911][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,911][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 22:48:13,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-24 22:48:13,911][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-24 22:48:13,911][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-24 22:48:13,911][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,911][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,911][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-24 22:48:13,911][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-24 22:48:13,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-24 22:48:13,911][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-24 22:48:13,911][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-24 22:48:13,911][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,911][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,911][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-24 22:48:13,911][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-24 22:48:13,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 22:48:13,912][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 22:48:13,912][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 22:48:13,912][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,912][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,912][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-24 22:48:13,912][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 22:48:13,912][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-24 22:48:13,912][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-24 22:48:13,912][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-24 22:48:13,912][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,912][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,912][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-24 22:48:13,912][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-24 22:48:13,912][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-24 22:48:13,912][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-24 22:48:13,912][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-24 22:48:13,912][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,912][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,912][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-24 22:48:13,912][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-24 22:48:13,912][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 22:48:13,912][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 22:48:13,912][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 22:48:13,912][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,912][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,912][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-24 22:48:13,912][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 22:48:13,912][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 22:48:13,913][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 22:48:13,913][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 22:48:13,913][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,913][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,913][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-24 22:48:13,913][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 22:48:13,913][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,913][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,913][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,913][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,913][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 22:48:13,913][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 22:48:13,913][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 22:48:13,913][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 22:48:13,913][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,913][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,913][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-24 22:48:13,913][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 22:48:13,913][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 22:48:13,913][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 22:48:13,914][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 22:48:13,914][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,914][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,914][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-24 22:48:13,914][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 22:48:13,914][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 22:48:13,914][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 22:48:13,914][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 22:48:13,914][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,914][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,914][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-24 22:48:13,914][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 22:48:13,914][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 22:48:13,914][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 22:48:13,914][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 22:48:13,914][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,914][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,914][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-24 22:48:13,914][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 22:48:13,914][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 22:48:13,914][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 22:48:13,914][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 22:48:13,914][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,914][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,914][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-24 22:48:13,914][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 22:48:13,914][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 22:48:13,914][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 22:48:13,914][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 22:48:13,915][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,915][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,915][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-24 22:48:13,915][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 22:48:13,915][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 22:48:13,915][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 22:48:13,915][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 22:48:13,915][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,915][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,915][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-24 22:48:13,915][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 22:48:13,915][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 22:48:13,915][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 22:48:13,915][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 22:48:13,915][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,915][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,915][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-24 22:48:13,915][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 22:48:13,915][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 22:48:13,915][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 22:48:13,915][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 22:48:13,915][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,915][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,915][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-24 22:48:13,915][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 22:48:13,915][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 22:48:13,915][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 22:48:13,915][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 22:48:13,916][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,916][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,916][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-24 22:48:13,916][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 22:48:13,916][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 22:48:13,916][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 22:48:13,916][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 22:48:13,916][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,916][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,916][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-24 22:48:13,916][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 22:48:13,916][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 22:48:13,916][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 22:48:13,916][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 22:48:13,916][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,916][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,916][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-24 22:48:13,916][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 22:48:13,916][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 22:48:13,916][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 22:48:13,916][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 22:48:13,916][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,916][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,916][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-24 22:48:13,916][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 22:48:13,917][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,917][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,917][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,917][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,917][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 22:48:13,917][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 22:48:13,917][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 22:48:13,917][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 22:48:13,917][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,917][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,917][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-24 22:48:13,917][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 22:48:13,917][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 22:48:13,917][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 22:48:13,918][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 22:48:13,918][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,918][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,918][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-24 22:48:13,918][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 22:48:13,918][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 22:48:13,918][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 22:48:13,918][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 22:48:13,918][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,918][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,918][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-24 22:48:13,918][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 22:48:13,918][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 22:48:13,918][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 22:48:13,918][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 22:48:13,918][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,918][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,918][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-24 22:48:13,918][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 22:48:13,918][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 22:48:13,918][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 22:48:13,918][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 22:48:13,918][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,918][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,918][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-24 22:48:13,918][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 22:48:13,918][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 22:48:13,918][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 22:48:13,919][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 22:48:13,919][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,919][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,919][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-24 22:48:13,919][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 22:48:13,919][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 22:48:13,919][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 22:48:13,919][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 22:48:13,919][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,919][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,919][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-24 22:48:13,919][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 22:48:13,919][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 22:48:13,919][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 22:48:13,919][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 22:48:13,919][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,919][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,919][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-24 22:48:13,919][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 22:48:13,919][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 22:48:13,919][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 22:48:13,919][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 22:48:13,919][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,919][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,919][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-24 22:48:13,919][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 22:48:13,919][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 22:48:13,919][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 22:48:13,920][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 22:48:13,920][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,920][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,920][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-24 22:48:13,920][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 22:48:13,920][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 22:48:13,920][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 22:48:13,920][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 22:48:13,920][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,920][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,920][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-24 22:48:13,920][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 22:48:13,920][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 22:48:13,920][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 22:48:13,920][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 22:48:13,920][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,920][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,920][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-24 22:48:13,920][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 22:48:13,920][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 22:48:13,920][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 22:48:13,920][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 22:48:13,920][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,920][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,920][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-24 22:48:13,920][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 22:48:13,920][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 22:48:13,920][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 22:48:13,921][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 22:48:13,921][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,921][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,921][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-24 22:48:13,921][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 22:48:13,921][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-24 22:48:13,921][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-24 22:48:13,921][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-24 22:48:13,921][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,921][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,921][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-24 22:48:13,921][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_ip, Changed from: axi4lite_top.sw_reg.rst
[2020-10-24 22:48:13,921][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 22:48:13,921][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 22:48:13,921][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 22:48:13,921][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,921][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,921][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_ip, Field: rx_source_ip
[2020-10-24 22:48:13,921][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_port, Changed from: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 22:48:13,921][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 22:48:13,921][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 22:48:13,921][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 22:48:13,921][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,921][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0090', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,921][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_port, Field: rx_source_port
[2020-10-24 22:48:13,921][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 22:48:13,921][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 22:48:13,921][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 22:48:13,921][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 22:48:13,922][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,922][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B0094', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,922][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-24 22:48:13,922][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 22:48:13,922][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 22:48:13,922][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 22:48:13,922][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 22:48:13,922][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,922][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0098', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,922][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-24 22:48:13,922][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 22:48:13,922][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-24 22:48:13,922][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-24 22:48:13,922][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-24 22:48:13,922][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,922][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B009C', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,922][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-24 22:48:13,922][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-24 22:48:13,922][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-24 22:48:13,922][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-24 22:48:13,922][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-24 22:48:13,922][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,922][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-24 22:48:13,922][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-24 22:48:13,922][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-24 22:48:13,922][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 22:48:13,922][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 22:48:13,923][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 22:48:13,923][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,923][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-24 22:48:13,923][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-24 22:48:13,923][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 22:48:13,923][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 22:48:13,923][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 22:48:13,923][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 22:48:13,923][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,923][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-24 22:48:13,923][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-24 22:48:13,923][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 22:48:13,923][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 22:48:13,923][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 22:48:13,923][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 22:48:13,923][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,923][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-24 22:48:13,923][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-24 22:48:13,923][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 22:48:13,923][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 22:48:13,923][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-24 22:48:13,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0090000</tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0000</tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0004</tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0008</tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B000C</tt></td>
[2020-10-24 22:48:13,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0010</tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0014</tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0018</tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B001C</tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0020</tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0024</tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0028</tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B002C</tt></td>
[2020-10-24 22:48:13,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0030</tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0034</tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0038</tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B003C</tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0040</tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0044</tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0048</tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B004C</tt></td>
[2020-10-24 22:48:13,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0050</tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0054</tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0058</tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B005C</tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0060</tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0064</tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0068</tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-24 22:48:13,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B006C</tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0070</tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0074</tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0078</tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B007C</tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0080</tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0084</tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0088</tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-24 22:48:13,929][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B008C</tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_ip"><tt><a href="#axi4lite_top.sw_reg.rx_source_ip">axi4lite_top.sw_reg.rx_source_ip</a></tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0090</tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_port"><tt><a href="#axi4lite_top.sw_reg.rx_source_port">axi4lite_top.sw_reg.rx_source_port</a></tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0094</tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0098</tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B009C</tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0100</tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0104</tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B010C</tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0110</tt></td>
[2020-10-24 22:48:13,930][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,931][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 22:48:13,931][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-24 22:48:13,931][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0114</tt></td>
[2020-10-24 22:48:13,931][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 22:48:13,931][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-24 22:48:13,932][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-24 22:48:13,933][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-24 22:48:13,933][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 22:48:13,933][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-24 22:48:13,933][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-24 22:48:13,933][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-24 22:48:13,933][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx
[2020-10-24 22:48:13,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-24 22:48:13,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-24 22:48:13,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-24 22:48:13,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-24 22:48:13,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-24 22:48:13,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-24 22:48:13,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-24 22:48:13,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-24 22:48:13,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-24 22:48:13,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-24 22:48:13,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-24 22:48:13,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-24 22:48:13,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-24 22:48:13,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-24 22:48:13,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-24 22:48:13,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-24 22:48:13,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-24 22:48:13,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-24 22:48:13,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-24 22:48:13,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-24 22:48:13,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-24 22:48:13,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-24 22:48:13,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-24 22:48:13,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-24 22:48:13,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-24 22:48:13,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-24 22:48:13,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-24 22:48:13,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-24 22:48:13,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-24 22:48:13,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-24 22:48:13,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-24 22:48:13,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-24 22:48:13,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-24 22:48:13,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-24 22:48:13,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-24 22:48:13,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-24 22:48:13,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-24 22:48:13,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-24 22:48:13,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-24 22:48:13,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-24 22:48:13,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-24 22:48:13,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_rx_source_ip_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_rx_source_ip_user_data_in" is new
[2020-10-24 22:48:13,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_rx_source_port_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_rx_source_port_user_data_in" is new
[2020-10-24 22:48:13,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-24 22:48:13,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-24 22:48:13,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-24 22:48:13,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-24 22:48:13,946][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-24 22:48:13,946][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-24 22:48:13,946][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx
[2020-10-24 22:48:13,946][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway to top
[2020-10-24 22:48:13,946][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-24 22:48:13,946][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-24 22:48:13,946][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,946][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" is new
[2020-10-24 22:48:13,946][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led1_gbe0_up
[2020-10-24 22:48:13,946][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway to top
[2020-10-24 22:48:13,947][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-24 22:48:13,947][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-24 22:48:13,947][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,947][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" is new
[2020-10-24 22:48:13,947][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx
[2020-10-24 22:48:13,947][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway to top
[2020-10-24 22:48:13,947][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-24 22:48:13,947][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-24 22:48:13,947][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,947][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" is new
[2020-10-24 22:48:13,947][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led3_gbe1_up
[2020-10-24 22:48:13,947][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway to top
[2020-10-24 22:48:13,947][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-24 22:48:13,948][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-24 22:48:13,948][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,948][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" is new
[2020-10-24 22:48:13,948][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_ip
[2020-10-24 22:48:13,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-24 22:48:13,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" is new
[2020-10-24 22:48:13,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_user_data_out to top
[2020-10-24 22:48:13,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-24 22:48:13,948][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_port
[2020-10-24 22:48:13,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-24 22:48:13,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" is new
[2020-10-24 22:48:13,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_port_user_data_out to top
[2020-10-24 22:48:13,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-24 22:48:13,948][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxbadctr
[2020-10-24 22:48:13,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in to top
[2020-10-24 22:48:13,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-24 22:48:13,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-24 22:48:13,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" is new
[2020-10-24 22:48:13,949][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxctr
[2020-10-24 22:48:13,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in to top
[2020-10-24 22:48:13,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-24 22:48:13,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-24 22:48:13,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" is new
[2020-10-24 22:48:13,949][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxeofctr
[2020-10-24 22:48:13,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in to top
[2020-10-24 22:48:13,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-24 22:48:13,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-24 22:48:13,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" is new
[2020-10-24 22:48:13,949][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxofctr
[2020-10-24 22:48:13,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in to top
[2020-10-24 22:48:13,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-24 22:48:13,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-24 22:48:13,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" is new
[2020-10-24 22:48:13,949][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl
[2020-10-24 22:48:13,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-24 22:48:13,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" is new
[2020-10-24 22:48:13,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-24 22:48:13,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,950][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_status
[2020-10-24 22:48:13,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in to top
[2020-10-24 22:48:13,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-24 22:48:13,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-24 22:48:13,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" is new
[2020-10-24 22:48:13,950][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxvldctr
[2020-10-24 22:48:13,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in to top
[2020-10-24 22:48:13,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-24 22:48:13,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-24 22:48:13,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" is new
[2020-10-24 22:48:13,950][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txctr
[2020-10-24 22:48:13,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in to top
[2020-10-24 22:48:13,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-24 22:48:13,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-24 22:48:13,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" is new
[2020-10-24 22:48:13,951][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txfullctr
[2020-10-24 22:48:13,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in to top
[2020-10-24 22:48:13,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-24 22:48:13,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-24 22:48:13,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" is new
[2020-10-24 22:48:13,951][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txofctr
[2020-10-24 22:48:13,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in to top
[2020-10-24 22:48:13,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-24 22:48:13,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-24 22:48:13,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" is new
[2020-10-24 22:48:13,951][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl
[2020-10-24 22:48:13,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-24 22:48:13,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" is new
[2020-10-24 22:48:13,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-24 22:48:13,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,951][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_status
[2020-10-24 22:48:13,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in to top
[2020-10-24 22:48:13,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-24 22:48:13,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-24 22:48:13,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" is new
[2020-10-24 22:48:13,952][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txvldctr
[2020-10-24 22:48:13,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in to top
[2020-10-24 22:48:13,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-24 22:48:13,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-24 22:48:13,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" is new
[2020-10-24 22:48:13,952][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_linkup
[2020-10-24 22:48:13,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in to top
[2020-10-24 22:48:13,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-24 22:48:13,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-24 22:48:13,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" is new
[2020-10-24 22:48:13,952][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_tx_cnt
[2020-10-24 22:48:13,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in to top
[2020-10-24 22:48:13,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-24 22:48:13,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-24 22:48:13,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" is new
[2020-10-24 22:48:13,953][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxbadctr
[2020-10-24 22:48:13,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in to top
[2020-10-24 22:48:13,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-24 22:48:13,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-24 22:48:13,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" is new
[2020-10-24 22:48:13,953][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxctr
[2020-10-24 22:48:13,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in to top
[2020-10-24 22:48:13,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-24 22:48:13,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-24 22:48:13,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" is new
[2020-10-24 22:48:13,953][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxeofctr
[2020-10-24 22:48:13,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in to top
[2020-10-24 22:48:13,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-24 22:48:13,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-24 22:48:13,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" is new
[2020-10-24 22:48:13,954][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxofctr
[2020-10-24 22:48:13,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in to top
[2020-10-24 22:48:13,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-24 22:48:13,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-24 22:48:13,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" is new
[2020-10-24 22:48:13,954][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl
[2020-10-24 22:48:13,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-24 22:48:13,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" is new
[2020-10-24 22:48:13,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-24 22:48:13,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,954][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_status
[2020-10-24 22:48:13,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in to top
[2020-10-24 22:48:13,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-24 22:48:13,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-24 22:48:13,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" is new
[2020-10-24 22:48:13,954][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxvldctr
[2020-10-24 22:48:13,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in to top
[2020-10-24 22:48:13,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-24 22:48:13,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-24 22:48:13,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" is new
[2020-10-24 22:48:13,955][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txctr
[2020-10-24 22:48:13,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in to top
[2020-10-24 22:48:13,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-24 22:48:13,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-24 22:48:13,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" is new
[2020-10-24 22:48:13,955][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txfullctr
[2020-10-24 22:48:13,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in to top
[2020-10-24 22:48:13,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-24 22:48:13,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-24 22:48:13,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" is new
[2020-10-24 22:48:13,955][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txofctr
[2020-10-24 22:48:13,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in to top
[2020-10-24 22:48:13,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-24 22:48:13,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-24 22:48:13,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" is new
[2020-10-24 22:48:13,956][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl
[2020-10-24 22:48:13,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-24 22:48:13,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" is new
[2020-10-24 22:48:13,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-24 22:48:13,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,956][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_status
[2020-10-24 22:48:13,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in to top
[2020-10-24 22:48:13,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-24 22:48:13,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-24 22:48:13,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" is new
[2020-10-24 22:48:13,956][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txvldctr
[2020-10-24 22:48:13,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in to top
[2020-10-24 22:48:13,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-24 22:48:13,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-24 22:48:13,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" is new
[2020-10-24 22:48:13,957][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_linkup
[2020-10-24 22:48:13,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in to top
[2020-10-24 22:48:13,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-24 22:48:13,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-24 22:48:13,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" is new
[2020-10-24 22:48:13,957][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt
[2020-10-24 22:48:13,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-24 22:48:13,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-24 22:48:13,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-24 22:48:13,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" is new
[2020-10-24 22:48:13,957][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_enable
[2020-10-24 22:48:13,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-24 22:48:13,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" is new
[2020-10-24 22:48:13,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out to top
[2020-10-24 22:48:13,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-24 22:48:13,957][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_payload_len
[2020-10-24 22:48:13,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-24 22:48:13,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" is new
[2020-10-24 22:48:13,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out to top
[2020-10-24 22:48:13,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-24 22:48:13,958][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_period
[2020-10-24 22:48:13,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-24 22:48:13,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" is new
[2020-10-24 22:48:13,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out to top
[2020-10-24 22:48:13,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-24 22:48:13,958][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_rst
[2020-10-24 22:48:13,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-24 22:48:13,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" is new
[2020-10-24 22:48:13,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_rst_user_data_out to top
[2020-10-24 22:48:13,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-24 22:48:13,959][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_rx_source_ip
[2020-10-24 22:48:13,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_rx_source_ip_user_data_in to top
[2020-10-24 22:48:13,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_ip_user_data_in" is new
[2020-10-24 22:48:13,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_rx_source_ip_in to top
[2020-10-24 22:48:13,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_ip_in" is new
[2020-10-24 22:48:13,959][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_rx_source_port
[2020-10-24 22:48:13,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_rx_source_port_user_data_in to top
[2020-10-24 22:48:13,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_port_user_data_in" is new
[2020-10-24 22:48:13,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_rx_source_port_in to top
[2020-10-24 22:48:13,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_port_in" is new
[2020-10-24 22:48:13,959][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl
[2020-10-24 22:48:13,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-24 22:48:13,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" is new
[2020-10-24 22:48:13,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-24 22:48:13,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-24 22:48:13,960][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_status
[2020-10-24 22:48:13,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in to top
[2020-10-24 22:48:13,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-24 22:48:13,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-24 22:48:13,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" is new
[2020-10-24 22:48:13,960][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-24 22:48:13,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-24 22:48:13,960][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-24 22:48:13,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-24 22:48:13,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-24 22:48:13,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_sys_clkcounter_we to top
[2020-10-24 22:48:13,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_we" is new
[2020-10-24 22:48:13,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-24 22:48:13,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" is new
[2020-10-24 22:48:13,960][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-24 22:48:13,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-24 22:48:13,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-24 22:48:13,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-24 22:48:13,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-24 22:48:13,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr to top
[2020-10-24 22:48:13,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-24 22:48:13,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in to top
[2020-10-24 22:48:13,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-24 22:48:13,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out to top
[2020-10-24 22:48:13,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-24 22:48:13,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we to top
[2020-10-24 22:48:13,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-24 22:48:13,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr to top
[2020-10-24 22:48:13,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-24 22:48:13,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in to top
[2020-10-24 22:48:13,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-24 22:48:13,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out to top
[2020-10-24 22:48:13,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-24 22:48:13,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we to top
[2020-10-24 22:48:13,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-24 22:48:13,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr to top
[2020-10-24 22:48:13,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-24 22:48:13,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in to top
[2020-10-24 22:48:13,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-24 22:48:13,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out to top
[2020-10-24 22:48:13,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-24 22:48:13,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we to top
[2020-10-24 22:48:13,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-24 22:48:13,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr to top
[2020-10-24 22:48:13,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-24 22:48:13,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in to top
[2020-10-24 22:48:13,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-24 22:48:13,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out to top
[2020-10-24 22:48:13,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-24 22:48:13,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we to top
[2020-10-24 22:48:13,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-24 22:48:13,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr to top
[2020-10-24 22:48:13,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-24 22:48:13,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in to top
[2020-10-24 22:48:13,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-24 22:48:13,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out to top
[2020-10-24 22:48:13,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-24 22:48:13,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we to top
[2020-10-24 22:48:13,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-24 22:48:13,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-24 22:48:13,963][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" already exists
[2020-10-24 22:48:13,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_dest_ip_out_we to top
[2020-10-24 22:48:13,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out_we" is new
[2020-10-24 22:48:13,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-24 22:48:13,964][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" already exists
[2020-10-24 22:48:13,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_dest_port_out_we to top
[2020-10-24 22:48:13,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out_we" is new
[2020-10-24 22:48:13,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-24 22:48:13,964][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" already exists
[2020-10-24 22:48:13,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we to top
[2020-10-24 22:48:13,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we" is new
[2020-10-24 22:48:13,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-24 22:48:13,964][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" already exists
[2020-10-24 22:48:13,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we to top
[2020-10-24 22:48:13,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in_we" is new
[2020-10-24 22:48:13,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-24 22:48:13,964][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" already exists
[2020-10-24 22:48:13,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we to top
[2020-10-24 22:48:13,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we" is new
[2020-10-24 22:48:13,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-24 22:48:13,964][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" already exists
[2020-10-24 22:48:13,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we to top
[2020-10-24 22:48:13,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we" is new
[2020-10-24 22:48:13,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-24 22:48:13,965][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-24 22:48:13,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-24 22:48:13,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-24 22:48:13,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-24 22:48:13,965][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" already exists
[2020-10-24 22:48:13,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we to top
[2020-10-24 22:48:13,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we" is new
[2020-10-24 22:48:13,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-24 22:48:13,965][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" already exists
[2020-10-24 22:48:13,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we to top
[2020-10-24 22:48:13,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we" is new
[2020-10-24 22:48:13,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-24 22:48:13,965][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" already exists
[2020-10-24 22:48:13,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we to top
[2020-10-24 22:48:13,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in_we" is new
[2020-10-24 22:48:13,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-24 22:48:13,966][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" already exists
[2020-10-24 22:48:13,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we to top
[2020-10-24 22:48:13,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we" is new
[2020-10-24 22:48:13,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-24 22:48:13,966][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" already exists
[2020-10-24 22:48:13,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we to top
[2020-10-24 22:48:13,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in_we" is new
[2020-10-24 22:48:13,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-24 22:48:13,966][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" already exists
[2020-10-24 22:48:13,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we to top
[2020-10-24 22:48:13,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-24 22:48:13,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-24 22:48:13,966][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" already exists
[2020-10-24 22:48:13,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we to top
[2020-10-24 22:48:13,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we" is new
[2020-10-24 22:48:13,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-24 22:48:13,967][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" already exists
[2020-10-24 22:48:13,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we to top
[2020-10-24 22:48:13,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we" is new
[2020-10-24 22:48:13,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-24 22:48:13,967][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" already exists
[2020-10-24 22:48:13,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we to top
[2020-10-24 22:48:13,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in_we" is new
[2020-10-24 22:48:13,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-24 22:48:13,967][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" already exists
[2020-10-24 22:48:13,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we to top
[2020-10-24 22:48:13,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we" is new
[2020-10-24 22:48:13,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-24 22:48:13,967][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" already exists
[2020-10-24 22:48:13,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we to top
[2020-10-24 22:48:13,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we" is new
[2020-10-24 22:48:13,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-24 22:48:13,968][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" already exists
[2020-10-24 22:48:13,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we to top
[2020-10-24 22:48:13,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in_we" is new
[2020-10-24 22:48:13,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-24 22:48:13,968][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" already exists
[2020-10-24 22:48:13,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we to top
[2020-10-24 22:48:13,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we" is new
[2020-10-24 22:48:13,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-24 22:48:13,968][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" already exists
[2020-10-24 22:48:13,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we to top
[2020-10-24 22:48:13,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we" is new
[2020-10-24 22:48:13,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-24 22:48:13,968][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-24 22:48:13,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-24 22:48:13,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-24 22:48:13,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-24 22:48:13,969][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" already exists
[2020-10-24 22:48:13,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we to top
[2020-10-24 22:48:13,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we" is new
[2020-10-24 22:48:13,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-24 22:48:13,969][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" already exists
[2020-10-24 22:48:13,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we to top
[2020-10-24 22:48:13,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we" is new
[2020-10-24 22:48:13,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-24 22:48:13,969][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" already exists
[2020-10-24 22:48:13,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we to top
[2020-10-24 22:48:13,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in_we" is new
[2020-10-24 22:48:13,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-24 22:48:13,969][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" already exists
[2020-10-24 22:48:13,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we to top
[2020-10-24 22:48:13,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we" is new
[2020-10-24 22:48:13,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-24 22:48:13,970][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" already exists
[2020-10-24 22:48:13,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we to top
[2020-10-24 22:48:13,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in_we" is new
[2020-10-24 22:48:13,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-24 22:48:13,970][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" already exists
[2020-10-24 22:48:13,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we to top
[2020-10-24 22:48:13,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-24 22:48:13,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-24 22:48:13,970][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" already exists
[2020-10-24 22:48:13,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we to top
[2020-10-24 22:48:13,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we" is new
[2020-10-24 22:48:13,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-24 22:48:13,970][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" already exists
[2020-10-24 22:48:13,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we to top
[2020-10-24 22:48:13,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we" is new
[2020-10-24 22:48:13,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-24 22:48:13,971][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" already exists
[2020-10-24 22:48:13,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we to top
[2020-10-24 22:48:13,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in_we" is new
[2020-10-24 22:48:13,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-24 22:48:13,971][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" already exists
[2020-10-24 22:48:13,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we to top
[2020-10-24 22:48:13,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we" is new
[2020-10-24 22:48:13,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-24 22:48:13,971][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" already exists
[2020-10-24 22:48:13,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we to top
[2020-10-24 22:48:13,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out_we" is new
[2020-10-24 22:48:13,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-24 22:48:13,971][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" already exists
[2020-10-24 22:48:13,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we to top
[2020-10-24 22:48:13,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we" is new
[2020-10-24 22:48:13,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-24 22:48:13,972][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" already exists
[2020-10-24 22:48:13,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we to top
[2020-10-24 22:48:13,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out_we" is new
[2020-10-24 22:48:13,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-24 22:48:13,972][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" already exists
[2020-10-24 22:48:13,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_rst_out_we to top
[2020-10-24 22:48:13,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out_we" is new
[2020-10-24 22:48:13,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in as signal zcu111_tengbe_tx_rx_rx_source_ip_in to top
[2020-10-24 22:48:13,973][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_ip_in" already exists
[2020-10-24 22:48:13,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in_we as signal zcu111_tengbe_tx_rx_rx_source_ip_in_we to top
[2020-10-24 22:48:13,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_ip_in_we" is new
[2020-10-24 22:48:13,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in as signal zcu111_tengbe_tx_rx_rx_source_port_in to top
[2020-10-24 22:48:13,973][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_port_in" already exists
[2020-10-24 22:48:13,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in_we as signal zcu111_tengbe_tx_rx_rx_source_port_in_we to top
[2020-10-24 22:48:13,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_port_in_we" is new
[2020-10-24 22:48:13,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-24 22:48:13,973][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" already exists
[2020-10-24 22:48:13,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we to top
[2020-10-24 22:48:13,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-24 22:48:13,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-24 22:48:13,974][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" already exists
[2020-10-24 22:48:13,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we to top
[2020-10-24 22:48:13,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we" is new
[2020-10-24 22:48:13,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_sys_board_id_in to top
[2020-10-24 22:48:13,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in" is new
[2020-10-24 22:48:13,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_sys_board_id_in_we to top
[2020-10-24 22:48:13,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in_we" is new
[2020-10-24 22:48:13,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_sys_rev_in to top
[2020-10-24 22:48:13,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in" is new
[2020-10-24 22:48:13,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_sys_rev_in_we to top
[2020-10-24 22:48:13,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in_we" is new
[2020-10-24 22:48:13,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in to top
[2020-10-24 22:48:13,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in" is new
[2020-10-24 22:48:13,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we to top
[2020-10-24 22:48:13,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in_we" is new
[2020-10-24 22:48:13,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_sys_scratchpad_out to top
[2020-10-24 22:48:13,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out" is new
[2020-10-24 22:48:13,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we to top
[2020-10-24 22:48:13,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out_we" is new
[2020-10-24 22:48:13,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-24 22:48:13,975][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" already exists
[2020-10-24 22:48:13,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we to top
[2020-10-24 22:48:13,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in_we" is new
[2020-10-24 22:48:13,975][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_inst
[2020-10-24 22:48:13,975][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-24 22:48:13,975][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-24 22:48:13,975][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,975][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-24 22:48:13,975][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-24 22:48:13,975][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,975][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-24 22:48:13,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-24 22:48:13,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-24 22:48:13,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-24 22:48:13,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-24 22:48:13,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-24 22:48:13,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-24 22:48:13,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-24 22:48:13,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-24 22:48:13,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-24 22:48:13,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-24 22:48:13,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-24 22:48:13,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-24 22:48:13,976][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-24 22:48:13,976][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-24 22:48:13,977][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,977][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-24 22:48:13,977][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-24 22:48:13,977][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,977][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-24 22:48:13,977][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-24 22:48:13,977][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,977][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-24 22:48:13,977][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-24 22:48:13,977][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,977][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-24 22:48:13,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk1 to top
[2020-10-24 22:48:13,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" is new
[2020-10-24 22:48:13,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out1 to top
[2020-10-24 22:48:13,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" is new
[2020-10-24 22:48:13,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out1 to top
[2020-10-24 22:48:13,977][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-24 22:48:13,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out1 to top
[2020-10-24 22:48:13,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" is new
[2020-10-24 22:48:13,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-24 22:48:13,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-24 22:48:13,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-24 22:48:13,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-24 22:48:13,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock1 to top
[2020-10-24 22:48:13,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock1" is new
[2020-10-24 22:48:13,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out1 to top
[2020-10-24 22:48:13,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" is new
[2020-10-24 22:48:13,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-24 22:48:13,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-24 22:48:13,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-24 22:48:13,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-24 22:48:13,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset1 to top
[2020-10-24 22:48:13,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" is new
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all1 to top
[2020-10-24 22:48:13,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" is new
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out1 to top
[2020-10-24 22:48:13,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" is new
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out1 to top
[2020-10-24 22:48:13,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" is new
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-24 22:48:13,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-24 22:48:13,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-24 22:48:13,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-24 22:48:13,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-24 22:48:13,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-24 22:48:13,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-24 22:48:13,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-24 22:48:13,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-24 22:48:13,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-24 22:48:13,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-24 22:48:13,980][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset1
[2020-10-24 22:48:13,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk1 to top
[2020-10-24 22:48:13,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-24 22:48:13,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out1 to top
[2020-10-24 22:48:13,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-24 22:48:13,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out1 to top
[2020-10-24 22:48:13,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-24 22:48:13,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out1 to top
[2020-10-24 22:48:13,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" already exists
[2020-10-24 22:48:13,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out1 to top
[2020-10-24 22:48:13,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" already exists
[2020-10-24 22:48:13,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out1 to top
[2020-10-24 22:48:13,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" already exists
[2020-10-24 22:48:13,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out1 to top
[2020-10-24 22:48:13,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" already exists
[2020-10-24 22:48:13,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset1 to top
[2020-10-24 22:48:13,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" already exists
[2020-10-24 22:48:13,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all1 to top
[2020-10-24 22:48:13,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" already exists
[2020-10-24 22:48:13,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-24 22:48:13,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-24 22:48:13,981][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0
[2020-10-24 22:48:13,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-24 22:48:13,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-24 22:48:13,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-24 22:48:13,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-24 22:48:13,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-24 22:48:13,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-24 22:48:13,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-24 22:48:13,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-24 22:48:13,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk1 to top
[2020-10-24 22:48:13,982][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-24 22:48:13,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-24 22:48:13,982][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-24 22:48:13,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-24 22:48:13,982][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-24 22:48:13,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-24 22:48:13,982][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-24 22:48:13,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-24 22:48:13,982][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-24 22:48:13,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe0_rst to top
[2020-10-24 22:48:13,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-24 22:48:13,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe0_tx_valid to top
[2020-10-24 22:48:13,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-24 22:48:13,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe0_tx_afull to top
[2020-10-24 22:48:13,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-24 22:48:13,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe0_tx_overflow to top
[2020-10-24 22:48:13,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-24 22:48:13,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame to top
[2020-10-24 22:48:13,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-24 22:48:13,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe0_tx_data to top
[2020-10-24 22:48:13,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-24 22:48:13,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip to top
[2020-10-24 22:48:13,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-24 22:48:13,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port to top
[2020-10-24 22:48:13,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-24 22:48:13,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe0_rx_valid to top
[2020-10-24 22:48:13,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-24 22:48:13,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame to top
[2020-10-24 22:48:13,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-24 22:48:13,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe0_rx_data to top
[2020-10-24 22:48:13,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-24 22:48:13,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip to top
[2020-10-24 22:48:13,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-24 22:48:13,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe0_rx_source_port to top
[2020-10-24 22:48:13,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-24 22:48:13,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame to top
[2020-10-24 22:48:13,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-24 22:48:13,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun to top
[2020-10-24 22:48:13,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-24 22:48:13,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack to top
[2020-10-24 22:48:13,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-24 22:48:13,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_ack to top
[2020-10-24 22:48:13,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-24 22:48:13,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe0_led_up to top
[2020-10-24 22:48:13,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-24 22:48:13,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe0_led_rx to top
[2020-10-24 22:48:13,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-24 22:48:13,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe0_led_tx to top
[2020-10-24 22:48:13,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-24 22:48:13,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-24 22:48:13,985][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 22:48:13,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-24 22:48:13,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" is new
[2020-10-24 22:48:13,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-24 22:48:13,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" is new
[2020-10-24 22:48:13,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-24 22:48:13,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" is new
[2020-10-24 22:48:13,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-24 22:48:13,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" is new
[2020-10-24 22:48:13,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-24 22:48:13,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" is new
[2020-10-24 22:48:13,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-24 22:48:13,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" is new
[2020-10-24 22:48:13,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-24 22:48:13,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" is new
[2020-10-24 22:48:13,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-24 22:48:13,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" is new
[2020-10-24 22:48:13,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe0wb_err to top
[2020-10-24 22:48:13,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_err" is new
[2020-10-24 22:48:13,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-24 22:48:13,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" is new
[2020-10-24 22:48:13,986][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_wb2axi4lite
[2020-10-24 22:48:13,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-24 22:48:13,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 22:48:13,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-24 22:48:13,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-24 22:48:13,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-24 22:48:13,988][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-24 22:48:13,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-24 22:48:13,988][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-24 22:48:13,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-24 22:48:13,988][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-24 22:48:13,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-24 22:48:13,988][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-24 22:48:13,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-24 22:48:13,988][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-24 22:48:13,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-24 22:48:13,988][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-24 22:48:13,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-24 22:48:13,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-24 22:48:13,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-24 22:48:13,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-24 22:48:13,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-24 22:48:13,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-24 22:48:13,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-24 22:48:13,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-24 22:48:13,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-24 22:48:13,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-24 22:48:13,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-24 22:48:13,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-24 22:48:13,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-24 22:48:13,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-24 22:48:13,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-24 22:48:13,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-24 22:48:13,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-24 22:48:13,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-24 22:48:13,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-24 22:48:13,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-24 22:48:13,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-24 22:48:13,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-24 22:48:13,991][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy2
[2020-10-24 22:48:13,991][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-24 22:48:13,991][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p2" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,991][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p2" is new
[2020-10-24 22:48:13,991][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-24 22:48:13,991][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n2" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,991][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n2" is new
[2020-10-24 22:48:13,991][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-24 22:48:13,991][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p2" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,991][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p2" is new
[2020-10-24 22:48:13,991][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-24 22:48:13,991][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n2" (parent sig: False, parent port: False)
[2020-10-24 22:48:13,992][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n2" is new
[2020-10-24 22:48:13,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk2 to top
[2020-10-24 22:48:13,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" is new
[2020-10-24 22:48:13,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out2 to top
[2020-10-24 22:48:13,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" is new
[2020-10-24 22:48:13,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out2 to top
[2020-10-24 22:48:13,992][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-24 22:48:13,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out2 to top
[2020-10-24 22:48:13,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" is new
[2020-10-24 22:48:13,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd2 to top
[2020-10-24 22:48:13,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" is new
[2020-10-24 22:48:13,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc2 to top
[2020-10-24 22:48:13,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" is new
[2020-10-24 22:48:13,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock2 to top
[2020-10-24 22:48:13,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock2" is new
[2020-10-24 22:48:13,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out2 to top
[2020-10-24 22:48:13,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" is new
[2020-10-24 22:48:13,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd2 to top
[2020-10-24 22:48:13,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" is new
[2020-10-24 22:48:13,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc2 to top
[2020-10-24 22:48:13,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" is new
[2020-10-24 22:48:13,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset2 to top
[2020-10-24 22:48:13,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" is new
[2020-10-24 22:48:13,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all2 to top
[2020-10-24 22:48:13,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" is new
[2020-10-24 22:48:13,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out2 to top
[2020-10-24 22:48:13,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" is new
[2020-10-24 22:48:13,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out2 to top
[2020-10-24 22:48:13,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" is new
[2020-10-24 22:48:13,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-24 22:48:13,995][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-24 22:48:13,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-24 22:48:13,996][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-24 22:48:13,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-24 22:48:13,996][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-24 22:48:13,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-24 22:48:13,996][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-24 22:48:13,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-24 22:48:13,996][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-24 22:48:13,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-24 22:48:13,996][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-24 22:48:13,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-24 22:48:13,997][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-24 22:48:13,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-24 22:48:13,997][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-24 22:48:13,997][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset2
[2020-10-24 22:48:13,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk2 to top
[2020-10-24 22:48:13,997][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-24 22:48:13,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out2 to top
[2020-10-24 22:48:13,997][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-24 22:48:13,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out2 to top
[2020-10-24 22:48:13,997][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-24 22:48:13,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out2 to top
[2020-10-24 22:48:13,997][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" already exists
[2020-10-24 22:48:13,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out2 to top
[2020-10-24 22:48:13,997][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" already exists
[2020-10-24 22:48:13,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out2 to top
[2020-10-24 22:48:13,997][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" already exists
[2020-10-24 22:48:13,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out2 to top
[2020-10-24 22:48:13,998][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" already exists
[2020-10-24 22:48:13,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset2 to top
[2020-10-24 22:48:13,998][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" already exists
[2020-10-24 22:48:13,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all2 to top
[2020-10-24 22:48:13,998][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" already exists
[2020-10-24 22:48:13,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-24 22:48:13,998][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-24 22:48:13,998][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1
[2020-10-24 22:48:13,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis2 to top
[2020-10-24 22:48:13,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis2" is new
[2020-10-24 22:48:13,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis2 to top
[2020-10-24 22:48:13,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis2" is new
[2020-10-24 22:48:13,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl2 to top
[2020-10-24 22:48:13,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl2" is new
[2020-10-24 22:48:13,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix2 to top
[2020-10-24 22:48:13,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix2" is new
[2020-10-24 22:48:14,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk2 to top
[2020-10-24 22:48:14,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-24 22:48:14,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd2 to top
[2020-10-24 22:48:14,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" already exists
[2020-10-24 22:48:14,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc2 to top
[2020-10-24 22:48:14,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" already exists
[2020-10-24 22:48:14,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd2 to top
[2020-10-24 22:48:14,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" already exists
[2020-10-24 22:48:14,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc2 to top
[2020-10-24 22:48:14,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" already exists
[2020-10-24 22:48:14,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe1_rst to top
[2020-10-24 22:48:14,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-24 22:48:14,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe1_tx_valid to top
[2020-10-24 22:48:14,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-24 22:48:14,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe1_tx_afull to top
[2020-10-24 22:48:14,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-24 22:48:14,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe1_tx_overflow to top
[2020-10-24 22:48:14,002][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-24 22:48:14,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame to top
[2020-10-24 22:48:14,002][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-24 22:48:14,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe1_tx_data to top
[2020-10-24 22:48:14,002][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-24 22:48:14,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip to top
[2020-10-24 22:48:14,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-24 22:48:14,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port to top
[2020-10-24 22:48:14,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-24 22:48:14,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe1_rx_valid to top
[2020-10-24 22:48:14,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-24 22:48:14,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame to top
[2020-10-24 22:48:14,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-24 22:48:14,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe1_rx_data to top
[2020-10-24 22:48:14,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-24 22:48:14,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip to top
[2020-10-24 22:48:14,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-24 22:48:14,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe1_rx_source_port to top
[2020-10-24 22:48:14,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-24 22:48:14,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame to top
[2020-10-24 22:48:14,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-24 22:48:14,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun to top
[2020-10-24 22:48:14,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-24 22:48:14,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack to top
[2020-10-24 22:48:14,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-24 22:48:14,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_ack to top
[2020-10-24 22:48:14,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-24 22:48:14,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe1_led_up to top
[2020-10-24 22:48:14,006][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-24 22:48:14,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe1_led_rx to top
[2020-10-24 22:48:14,006][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-24 22:48:14,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe1_led_tx to top
[2020-10-24 22:48:14,006][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-24 22:48:14,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-24 22:48:14,007][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 22:48:14,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-24 22:48:14,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" is new
[2020-10-24 22:48:14,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-24 22:48:14,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" is new
[2020-10-24 22:48:14,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-24 22:48:14,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" is new
[2020-10-24 22:48:14,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-24 22:48:14,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" is new
[2020-10-24 22:48:14,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-24 22:48:14,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" is new
[2020-10-24 22:48:14,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-24 22:48:14,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" is new
[2020-10-24 22:48:14,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-24 22:48:14,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" is new
[2020-10-24 22:48:14,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-24 22:48:14,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" is new
[2020-10-24 22:48:14,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe1wb_err to top
[2020-10-24 22:48:14,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_err" is new
[2020-10-24 22:48:14,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-24 22:48:14,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" is new
[2020-10-24 22:48:14,010][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_wb2axi4lite
[2020-10-24 22:48:14,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-24 22:48:14,010][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" already exists
[2020-10-24 22:48:14,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-24 22:48:14,010][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" already exists
[2020-10-24 22:48:14,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-24 22:48:14,010][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" already exists
[2020-10-24 22:48:14,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-24 22:48:14,011][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" already exists
[2020-10-24 22:48:14,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-24 22:48:14,011][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" already exists
[2020-10-24 22:48:14,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-24 22:48:14,011][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" already exists
[2020-10-24 22:48:14,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-24 22:48:14,011][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" already exists
[2020-10-24 22:48:14,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-24 22:48:14,012][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" already exists
[2020-10-24 22:48:14,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-24 22:48:14,012][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" already exists
[2020-10-24 22:48:14,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-24 22:48:14,012][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 22:48:14,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-24 22:48:14,012][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-24 22:48:14,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-24 22:48:14,013][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-24 22:48:14,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-24 22:48:14,013][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-24 22:48:14,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-24 22:48:14,013][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-24 22:48:14,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-24 22:48:14,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-24 22:48:14,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-24 22:48:14,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-24 22:48:14,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-24 22:48:14,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-24 22:48:14,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-24 22:48:14,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-24 22:48:14,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-24 22:48:14,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-24 22:48:14,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-24 22:48:14,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-24 22:48:14,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-24 22:48:14,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-24 22:48:14,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-24 22:48:14,016][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-24 22:48:14,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-24 22:48:14,016][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-24 22:48:14,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-24 22:48:14,016][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-24 22:48:14,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-24 22:48:14,016][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-24 22:48:14,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-24 22:48:14,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-24 22:48:14,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-24 22:48:14,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-24 22:48:14,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-24 22:48:14,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-24 22:48:14,018][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-24 22:48:14,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-24 22:48:14,018][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 22:48:14,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-24 22:48:14,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-24 22:48:14,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-24 22:48:14,018][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-24 22:48:14,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-24 22:48:14,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-24 22:48:14,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-24 22:48:14,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-24 22:48:14,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-24 22:48:14,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-24 22:48:14,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-24 22:48:14,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-24 22:48:14,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-24 22:48:14,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-24 22:48:14,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-24 22:48:14,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-24 22:48:14,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-24 22:48:14,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-24 22:48:14,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-24 22:48:14,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-24 22:48:14,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-24 22:48:14,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-24 22:48:14,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-24 22:48:14,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-24 22:48:14,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-24 22:48:14,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-24 22:48:14,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-24 22:48:14,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-24 22:48:14,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-24 22:48:14,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-24 22:48:14,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-24 22:48:14,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-24 22:48:14,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-24 22:48:14,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-24 22:48:14,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-24 22:48:14,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-24 22:48:14,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-24 22:48:14,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-24 22:48:14,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-24 22:48:14,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-24 22:48:14,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-24 22:48:14,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-24 22:48:14,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-24 22:48:14,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-24 22:48:14,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-24 22:48:14,023][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-24 22:48:14,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-24 22:48:14,023][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-24 22:48:14,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-24 22:48:14,023][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-24 22:48:14,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-24 22:48:14,023][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-24 22:48:14,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-24 22:48:14,024][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-24 22:48:14,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-24 22:48:14,024][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-24 22:48:14,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-24 22:48:14,024][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-24 22:48:14,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-24 22:48:14,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-24 22:48:14,025][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-24 22:48:14,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-24 22:48:14,025][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-24 22:48:14,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-24 22:48:14,025][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-24 22:48:14,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-24 22:48:14,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-24 22:48:14,026][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-24 22:48:14,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-24 22:48:14,026][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-24 22:48:14,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-24 22:48:14,026][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-24 22:48:14,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-24 22:48:14,027][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-24 22:48:14,027][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-24 22:48:14,027][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-24 22:48:14,027][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-24 22:48:14,027][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-24 22:48:14,027][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-24 22:48:14,027][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-24 22:48:14,028][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-24 22:48:14,028][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-24 22:48:14,028][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-24 22:48:14,028][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-24 22:48:14,028][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-24 22:48:14,028][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-24 22:48:14,028][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-24 22:48:14,028][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-24 22:48:14,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-24 22:48:14,029][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-24 22:48:14,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-24 22:48:14,029][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-24 22:48:14,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-24 22:48:14,029][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-24 22:48:14,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-24 22:48:14,030][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-24 22:48:14,030][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-24 22:48:14,030][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-24 22:48:14,030][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-24 22:48:14,030][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-24 22:48:14,030][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-24 22:48:14,030][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-24 22:48:14,030][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n2
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p2
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n2
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p2
[2020-10-24 22:48:14,031][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-24 22:48:14,032][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-24 22:48:14,032][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 17 n_ports: 16
[2020-10-24 22:48:14,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway
[2020-10-24 22:48:14,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway
[2020-10-24 22:48:14,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway
[2020-10-24 22:48:14,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway
[2020-10-24 22:48:14,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out
[2020-10-24 22:48:14,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_user_data_out
[2020-10-24 22:48:14,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_user_data_out
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in
[2020-10-24 22:48:14,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in
[2020-10-24 22:48:14,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out
[2020-10-24 22:48:14,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_user_data_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_ip_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_ip_user_data_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_port_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_port_user_data_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in
[2020-10-24 22:48:14,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we
[2020-10-24 22:48:14,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr
[2020-10-24 22:48:14,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_ip_in_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_port_in_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in_we
[2020-10-24 22:48:14,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_we
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in_we
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in
[2020-10-24 22:48:14,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all1
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out1
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out1
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-24 22:48:14,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-24 22:48:14,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-24 22:48:14,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out1
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out1
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset1
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock1
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out1
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk1
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-24 22:48:14,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_rx
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_tx
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_up
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rst
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_ack
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_data
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame
[2020-10-24 22:48:14,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_port
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_valid
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_afull
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_data
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_overflow
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_valid
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_cyc
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_stb
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_we
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_ack
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_adr
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_i
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_o
[2020-10-24 22:48:14,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_err
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_rst
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_sel
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all2
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out2
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out2
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-24 22:48:14,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd2
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_rx
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_tx
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_up
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rst
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_ack
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_data
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun
[2020-10-24 22:48:14,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_port
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_valid
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_afull
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_data
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_overflow
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_valid
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_cyc
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_stb
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_we
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_ack
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_adr
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_i
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_o
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_err
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_rst
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_sel
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-24 22:48:14,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-24 22:48:14,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-24 22:48:14,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-24 22:48:14,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-24 22:48:14,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-24 22:48:14,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-24 22:48:14,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-24 22:48:14,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-24 22:48:14,053][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-24 22:48:14,056][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-24 22:48:14,056][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,056][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-24 22:48:14,056][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-24 22:48:14,056][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,056][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-24 22:48:14,056][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,056][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,056][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,057][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-24 22:48:14,057][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-24 22:48:14,057][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,057][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-24 22:48:14,057][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,057][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,057][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,057][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-24 22:48:14,057][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-24 22:48:14,057][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,057][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-24 22:48:14,057][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,057][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,057][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,057][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-24 22:48:14,057][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-24 22:48:14,058][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,058][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-24 22:48:14,058][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,058][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,058][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,058][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-24 22:48:14,058][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-24 22:48:14,058][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,058][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-24 22:48:14,058][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,058][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,058][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,058][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-24 22:48:14,058][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-24 22:48:14,058][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,058][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-24 22:48:14,058][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,058][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,058][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-24 22:48:14,058][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-24 22:48:14,058][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-24 22:48:14,058][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-24 22:48:14,058][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-24 22:48:14,058][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-24 22:48:14,059][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-24 22:48:14,059][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-24 22:48:14,059][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-24 22:48:14,059][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,059][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-24 22:48:14,059][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-24 22:48:14,059][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,059][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-24 22:48:14,059][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,059][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,059][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,059][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-24 22:48:14,059][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-24 22:48:14,059][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,059][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-24 22:48:14,059][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,059][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,059][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,059][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p2
[2020-10-24 22:48:14,059][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-24 22:48:14,059][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,059][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-24 22:48:14,059][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,059][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,060][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,060][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n2
[2020-10-24 22:48:14,060][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-24 22:48:14,060][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,060][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-24 22:48:14,060][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,060][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,060][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,060][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p2
[2020-10-24 22:48:14,060][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-24 22:48:14,060][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,060][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-24 22:48:14,060][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,060][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,060][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,060][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n2
[2020-10-24 22:48:14,060][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-24 22:48:14,060][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,060][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-24 22:48:14,060][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,060][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,060][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-24 22:48:14,060][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-24 22:48:14,061][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-24 22:48:14,061][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-24 22:48:14,061][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-24 22:48:14,061][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-24 22:48:14,061][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-24 22:48:14,061][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-24 22:48:14,061][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-24 22:48:14,061][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,061][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-24 22:48:14,061][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-24 22:48:14,061][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-24 22:48:14,061][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-24 22:48:14,061][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,061][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,061][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 22:48:14,061][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,061][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-24 22:48:14,061][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 22:48:14,061][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 22:48:14,061][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,061][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-24 22:48:14,061][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 22:48:14,061][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-24 22:48:14,062][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,062][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-24 22:48:14,062][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,062][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-24 22:48:14,062][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-24 22:48:14,062][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-24 22:48:14,062][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-24 22:48:14,062][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,062][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,062][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 22:48:14,062][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,062][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-24 22:48:14,062][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 22:48:14,062][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 22:48:14,062][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,062][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-24 22:48:14,062][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 22:48:14,062][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-24 22:48:14,062][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,062][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-24 22:48:14,062][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,062][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-24 22:48:14,063][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-24 22:48:14,063][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-24 22:48:14,063][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-24 22:48:14,063][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,063][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,063][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 22:48:14,063][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,063][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-24 22:48:14,063][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 22:48:14,063][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 22:48:14,063][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,063][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-24 22:48:14,063][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 22:48:14,063][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-24 22:48:14,063][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,063][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-24 22:48:14,063][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,063][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-24 22:48:14,063][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-24 22:48:14,063][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-24 22:48:14,063][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-24 22:48:14,063][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,063][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,063][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 22:48:14,064][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,064][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-24 22:48:14,064][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 22:48:14,064][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 22:48:14,064][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,064][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-24 22:48:14,064][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 22:48:14,064][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-24 22:48:14,064][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 22:48:14,064][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-24 22:48:14,064][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 22:48:14,064][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-24 22:48:14,064][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-24 22:48:14,064][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 22:48:14,064][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-24 22:48:14,064][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 22:48:14,064][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 22:48:14,064][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-24 22:48:14,064][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-24 22:48:14,064][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-24 22:48:14,064][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-24 22:48:14,064][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-24 22:48:14,064][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-24 22:48:14,064][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-24 22:48:14,065][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-24 22:48:14,065][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-24 22:48:14,065][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-24 22:48:14,065][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-24 22:48:14,065][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-24 22:48:14,065][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-24 22:48:14,065][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-24 22:48:14,065][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-24 22:48:14,065][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-24 22:48:14,065][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-24 22:48:14,065][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-24 22:48:14,065][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-24 22:48:14,065][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-24 22:48:14,065][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-24 22:48:14,065][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-24 22:48:14,065][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-24 22:48:14,065][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-24 22:48:14,065][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-24 22:48:14,066][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-24 22:48:14,066][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-24 22:48:14,066][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-24 22:48:14,066][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-24 22:48:14,066][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-24 22:48:14,066][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-24 22:48:14,066][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-24 22:48:14,066][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-24 22:48:14,066][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-24 22:48:14,066][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-24 22:48:14,066][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-24 22:48:14,066][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-24 22:48:14,066][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-24 22:48:14,066][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-24 22:48:14,066][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-24 22:48:14,067][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-24 22:48:14,067][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-24 22:48:14,067][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p2 on mgt_tx_p 
[2020-10-24 22:48:14,067][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p2 T35
[2020-10-24 22:48:14,067][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p2 None
[2020-10-24 22:48:14,067][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n2 on mgt_tx_n 
[2020-10-24 22:48:14,067][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n2 T36
[2020-10-24 22:48:14,067][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n2 None
[2020-10-24 22:48:14,067][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p2 on mgt_rx_p 
[2020-10-24 22:48:14,067][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p2 U38
[2020-10-24 22:48:14,067][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p2 None
[2020-10-24 22:48:14,067][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n2 on mgt_rx_n 
[2020-10-24 22:48:14,067][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n2 U39
[2020-10-24 22:48:14,067][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n2 None
[2020-10-24 22:48:14,067][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext on led 
[2020-10-24 22:48:14,067][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext AR13
[2020-10-24 22:48:14,067][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-24 22:48:14,067][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led1_gbe0_up_ext on led 
[2020-10-24 22:48:14,067][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led1_gbe0_up_ext AP13
[2020-10-24 22:48:14,067][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led1_gbe0_up_ext LVCMOS18
[2020-10-24 22:48:14,068][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext on led 
[2020-10-24 22:48:14,068][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext AR16
[2020-10-24 22:48:14,068][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-24 22:48:14,068][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led3_gbe1_up_ext on led 
[2020-10-24 22:48:14,068][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led3_gbe1_up_ext AP16
[2020-10-24 22:48:14,068][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led3_gbe1_up_ext LVCMOS18
[2020-10-24 22:48:14,068][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-24 22:48:14,068][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-24 22:48:14,068][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-24 22:48:14,068][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-24 22:48:14,068][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-24 22:48:14,069][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_ip
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_port
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-24 22:48:14,070][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-24 22:48:14,070][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-24 22:48:14,070][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-24 22:48:14,070][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-24 22:48:14,070][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-24 22:48:14,071][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-24 22:48:14,072][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-24 22:48:14,073][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-24 22:48:14,073][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-24 22:48:14,073][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_ip
[2020-10-24 22:48:14,073][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_port
[2020-10-24 22:48:14,073][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-24 22:48:14,073][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-24 22:48:14,073][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-24 22:48:14,073][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-24 22:48:14,183][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-24 22:48:14,183][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-24 22:48:14,183][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-24 22:48:14,227][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-24 22:48:14,227][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-24 22:48:14,227][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-24 22:48:14,299][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-24 22:48:14,299][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-24 22:48:14,299][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-24 22:48:14,299][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-24 22:48:14,299][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-24 22:48:14,300][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-24 22:48:14,300][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-24 22:48:14,300][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-24 22:48:14,300][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-24 22:48:14,300][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-24 22:48:14,300][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-24 22:48:14,300][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-24 22:48:14,300][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-24 22:48:14,300][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-24 22:48:14,300][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-24 22:48:14,301][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-24 22:48:14,301][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-24 22:48:14,302][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-24 22:48:14,302][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-24 22:48:14,303][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-24 22:48:14,303][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-24 22:48:14,303][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-24 22:48:14,303][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-24 22:48:14,303][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-24 22:48:14,303][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-24 22:48:14,303][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-24 22:48:14,303][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49cf8>
[2020-10-24 22:48:14,303][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-24 22:48:14,303][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,303][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-24 22:48:14,303][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,303][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49d30>
[2020-10-24 22:48:14,303][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-24 22:48:14,303][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,304][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-24 22:48:14,304][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,304][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49d68>
[2020-10-24 22:48:14,304][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-24 22:48:14,304][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,304][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-24 22:48:14,304][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,304][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49da0>
[2020-10-24 22:48:14,304][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-24 22:48:14,305][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,305][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-24 22:48:14,305][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,305][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49dd8>
[2020-10-24 22:48:14,305][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-24 22:48:14,305][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,305][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-24 22:48:14,305][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,305][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49e10>
[2020-10-24 22:48:14,305][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-24 22:48:14,305][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,305][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-24 22:48:14,305][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,305][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49e48>
[2020-10-24 22:48:14,306][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-24 22:48:14,306][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,306][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-24 22:48:14,306][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,306][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49e80>
[2020-10-24 22:48:14,306][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-24 22:48:14,306][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,306][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-24 22:48:14,306][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,306][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49eb8>
[2020-10-24 22:48:14,307][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p2 -> mgt_tx_p
[2020-10-24 22:48:14,307][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,307][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T35
[2020-10-24 22:48:14,307][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,307][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49ef0>
[2020-10-24 22:48:14,307][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n2 -> mgt_tx_n
[2020-10-24 22:48:14,307][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,307][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T36
[2020-10-24 22:48:14,307][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,307][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49f28>
[2020-10-24 22:48:14,307][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p2 -> mgt_rx_p
[2020-10-24 22:48:14,307][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,307][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U38
[2020-10-24 22:48:14,307][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,307][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49f60>
[2020-10-24 22:48:14,307][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n2 -> mgt_rx_n
[2020-10-24 22:48:14,307][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,307][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U39
[2020-10-24 22:48:14,307][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,308][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49f98>
[2020-10-24 22:48:14,308][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext -> led
[2020-10-24 22:48:14,308][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,308][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-24 22:48:14,308][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,308][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-24 22:48:14,308][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad49fd0>
[2020-10-24 22:48:14,308][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led1_gbe0_up_ext -> led
[2020-10-24 22:48:14,308][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,308][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-24 22:48:14,308][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,308][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-24 22:48:14,308][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad58048>
[2020-10-24 22:48:14,308][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext -> led
[2020-10-24 22:48:14,308][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,308][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-24 22:48:14,308][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,308][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-24 22:48:14,309][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad58080>
[2020-10-24 22:48:14,309][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led3_gbe1_up_ext -> led
[2020-10-24 22:48:14,309][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,309][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-24 22:48:14,309][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,309][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-24 22:48:14,309][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7feebad580b8>
[2020-10-24 22:48:14,309][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-24 22:48:14,309][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 22:48:14,309][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-24 22:48:14,309][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 22:48:14,309][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-24 22:48:14,309][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7feebad49898>
[2020-10-24 22:48:14,309][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-24 22:48:14,309][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7feebad498d0>
[2020-10-24 22:48:14,309][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-24 22:48:14,309][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7feebad49908>
[2020-10-24 22:48:14,309][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-24 22:48:14,310][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7feebad49940>
[2020-10-24 22:48:14,310][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-24 22:48:14,310][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7feebad49978>
[2020-10-24 22:48:14,310][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-24 22:48:14,310][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7feebad49ac8>
[2020-10-24 22:48:14,310][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-24 22:48:14,310][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7feebad49b00>
[2020-10-24 22:48:14,310][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-24 22:48:14,310][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7feebad49b38>
[2020-10-24 22:48:14,310][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-24 22:48:14,310][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7feebad49b70>
[2020-10-24 22:48:14,311][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-24 22:48:14,311][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7feebad49be0>
[2020-10-24 22:48:14,311][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-24 22:48:14,311][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7feebad49c18>
[2020-10-24 22:48:14,311][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-24 22:48:14,311][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7feebad49c50>
[2020-10-24 22:48:14,311][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-24 22:48:14,311][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7feebad49c88>
[2020-10-24 22:48:14,311][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-24 22:48:14,311][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7feebad499b0>
[2020-10-24 22:48:14,311][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-24 22:48:14,311][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7feebad499e8>
[2020-10-24 22:48:14,311][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-24 22:48:14,311][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7feebad49a20>
[2020-10-24 22:48:14,312][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-24 22:48:14,312][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7feebad49a58>
[2020-10-24 22:48:14,312][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-24 22:48:14,312][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7feebad580f0>
[2020-10-24 22:48:14,312][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 22:48:14,312][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7feebad58128>
[2020-10-24 22:48:14,312][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 22:48:14,312][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7feebad58160>
[2020-10-24 22:48:14,312][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 22:48:14,312][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7feebad58198>
[2020-10-24 22:48:14,312][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 22:48:14,312][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7feebad581d0>
[2020-10-24 22:48:14,312][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 22:48:14,312][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7feebad58208>
[2020-10-24 22:48:14,313][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 22:48:14,313][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN T35 [get_ports mgt_tx_p2]
set_property PACKAGE_PIN T36 [get_ports mgt_tx_n2]
set_property PACKAGE_PIN U38 [get_ports mgt_rx_p2]
set_property PACKAGE_PIN U39 [get_ports mgt_rx_n2]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-24 22:48:14,313][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-24 22:48:14,313][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-24 22:48:14,313][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-24 22:48:14,313][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-24 22:48:14,313][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-24 22:48:14,313][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-24 22:48:14,313][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-24 22:48:14,314][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-24 22:48:14,314][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-24 22:48:14,315][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 22:48:14,316][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-24 22:48:14,316][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-24 22:48:14,316][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-24 22:48:14,316][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-24 22:48:14,316][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-24 22:48:14,316][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-24 22:48:14,316][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-24 22:48:14,316][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-24 22:48:14,316][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-24 22:48:14,327][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-24 22:48:14,327][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-24 22:48:14,327][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-24 22:48:14,327][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/
[2020-10-24 22:48:14,327][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-24 23:16:59,966][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/core_info.tab
[2020-10-24 23:16:59,994][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/design_info.tab
[2020-10-24 23:16:59,995][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/git_info.tab
[2020-10-24 23:49:37,806][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-24 23:49:37,806][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-24 23:49:38,638][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-24 23:49:38,765][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-24 23:49:38,766][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-24 23:49:38,766][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-24 23:49:38,766][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-24 23:49:38,767][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-24 23:49:38,767][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source']
[2020-10-24 23:49:38,767][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-24 23:49:38,767][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output
[2020-10-24 23:49:38,767][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-24 23:49:38,767][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-24 23:49:38,768][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,768][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-24 23:49:38,768][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-24 23:49:38,769][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-24 23:49:38,769][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-24 23:49:38,769][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-24 23:49:38,769][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-24 23:49:38,769][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-24 23:49:38,769][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-24 23:49:38,769][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-24 23:49:38,769][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-24 23:49:38,769][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-24 23:49:38,769][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-24 23:49:38,769][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 23:49:38,770][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 23:49:38,770][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 23:49:38,770][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 23:49:38,770][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,770][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-24 23:49:38,770][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 23:49:38,770][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 23:49:38,770][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 23:49:38,770][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 23:49:38,770][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 23:49:38,771][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 23:49:38,771][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 23:49:38,771][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 23:49:38,771][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 23:49:38,771][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 23:49:38,771][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 23:49:38,771][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 23:49:38,771][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 23:49:38,772][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,772][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,772][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,772][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,772][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,772][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,772][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,772][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,772][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 23:49:38,772][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 23:49:38,772][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 23:49:38,773][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 23:49:38,773][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 23:49:38,773][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-24 23:49:38,775][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-24 23:49:38,775][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-24 23:49:38,776][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-24 23:49:38,776][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-24 23:49:38,776][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 23:49:38,776][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,776][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,776][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-24 23:49:38,777][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 23:49:38,777][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 23:49:38,777][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 23:49:38,777][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 23:49:38,777][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,777][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-24 23:49:38,778][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 23:49:38,778][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 23:49:38,778][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 23:49:38,778][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 23:49:38,778][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 23:49:38,778][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 23:49:38,779][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 23:49:38,779][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 23:49:38,779][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 23:49:38,779][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 23:49:38,779][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 23:49:38,779][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 23:49:38,780][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 23:49:38,780][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,780][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,780][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,780][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,781][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,781][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,781][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,781][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,781][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 23:49:38,781][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 23:49:38,781][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 23:49:38,781][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 23:49:38,781][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 23:49:38,782][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-24 23:49:38,783][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-24 23:49:38,784][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-24 23:49:38,784][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-24 23:49:38,784][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-24 23:49:38,785][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 23:49:38,785][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,785][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,785][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-24 23:49:38,785][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 23:49:38,785][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 23:49:38,786][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 23:49:38,786][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 23:49:38,786][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,786][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-24 23:49:38,786][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 23:49:38,786][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 23:49:38,787][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 23:49:38,787][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 23:49:38,787][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 23:49:38,787][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 23:49:38,787][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 23:49:38,787][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 23:49:38,787][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 23:49:38,787][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 23:49:38,787][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 23:49:38,787][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 23:49:38,788][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 23:49:38,788][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,788][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,788][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,788][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,788][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,789][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,789][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 23:49:38,789][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 23:49:38,789][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 23:49:38,789][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 23:49:38,789][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 23:49:38,789][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-24 23:49:38,790][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-24 23:49:38,791][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-24 23:49:38,791][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-24 23:49:38,791][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-24 23:49:38,792][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 23:49:38,792][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,792][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,792][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-24 23:49:38,793][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 23:49:38,793][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 23:49:38,793][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 23:49:38,793][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 23:49:38,793][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,793][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-24 23:49:38,794][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 23:49:38,794][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 41
[2020-10-24 23:49:38,794][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 23:49:38,794][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 23:49:38,794][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 23:49:38,794][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 23:49:38,794][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 23:49:38,795][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 23:49:38,795][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 23:49:38,797][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 23:49:38,797][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 23:49:38,797][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 40
[2020-10-24 23:49:38,797][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-24 23:49:38,798][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-24 23:49:38,798][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,798][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,806][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,806][slave.py:108][dec_route_add][DEBUG][MainThread]: 40
[2020-10-24 23:49:38,806][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-24 23:49:38,807][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,807][slave.py:111][dec_route_add][DEBUG][MainThread]: 40
[2020-10-24 23:49:38,809][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,812][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,812][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,812][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,812][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,812][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 23:49:38,812][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,812][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-24 23:49:38,812][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 23:49:38,812][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 23:49:38,812][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-24 23:49:38,812][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,812][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 23:49:38,812][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,812][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,812][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,812][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,812][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,814][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,816][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 23:49:38,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 23:49:38,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 23:49:38,817][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,817][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 23:49:38,817][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,817][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,817][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 23:49:38,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 23:49:38,817][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,817][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 23:49:38,817][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,817][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,817][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-24 23:49:38,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 23:49:38,817][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,817][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,817][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,817][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,817][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,817][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,817][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 23:49:38,818][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,818][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,818][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,818][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,818][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,820][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,822][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,822][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,822][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,823][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,823][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 23:49:38,823][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,823][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 23:49:38,823][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,823][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 23:49:38,823][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,823][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 23:49:38,823][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,823][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 23:49:38,823][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,823][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 23:49:38,823][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,823][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-24 23:49:38,823][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,823][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,823][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,823][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,823][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,823][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,823][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-24 23:49:38,823][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,823][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,823][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,823][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,823][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,823][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,823][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-24 23:49:38,823][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,824][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,824][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,824][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,824][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,824][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,824][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-24 23:49:38,824][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,824][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,824][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,824][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,824][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,824][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,824][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-24 23:49:38,824][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,824][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,824][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,824][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,824][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,824][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,824][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-24 23:49:38,824][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,824][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,824][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,824][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,824][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,824][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,824][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-24 23:49:38,824][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,824][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,824][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,825][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,825][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,825][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,825][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-24 23:49:38,825][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,825][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,825][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,825][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,825][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,827][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,829][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,829][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,829][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,829][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,829][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 23:49:38,829][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,829][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 23:49:38,829][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,829][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 23:49:38,829][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-24 23:49:38,830][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,830][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,830][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,830][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,830][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,830][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,830][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-24 23:49:38,831][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,831][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,831][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,831][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,831][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,831][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,831][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-24 23:49:38,831][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,831][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,831][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,831][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,831][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,831][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,831][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-24 23:49:38,831][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,831][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,831][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,831][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,831][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,831][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,831][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-24 23:49:38,831][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,831][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,831][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,831][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,831][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,831][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,831][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-24 23:49:38,831][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,831][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,832][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,832][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,832][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,832][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,832][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-24 23:49:38,832][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,832][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,832][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,832][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,832][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,832][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,832][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-24 23:49:38,832][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,832][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,832][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,832][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,832][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,832][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,832][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-24 23:49:38,832][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,832][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-24 23:49:38,832][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,832][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-24 23:49:38,832][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,832][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-24 23:49:38,832][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,832][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-24 23:49:38,832][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,832][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-24 23:49:38,832][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,833][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-24 23:49:38,833][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,833][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-24 23:49:38,835][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,837][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,837][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,837][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,837][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,837][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 23:49:38,837][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,837][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 23:49:38,837][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,837][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 23:49:38,837][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,837][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 23:49:38,837][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,837][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 23:49:38,837][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,837][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,838][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-24 23:49:38,838][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-24 23:49:38,839][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,839][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,839][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,839][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,839][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,839][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,839][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-24 23:49:38,839][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,840][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,840][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,840][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,840][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,840][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,840][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-24 23:49:38,840][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,840][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,840][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,840][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,840][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,840][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,840][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-24 23:49:38,840][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,840][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,840][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,840][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,840][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,840][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,840][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-24 23:49:38,840][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,840][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,840][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,840][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,840][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,840][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,840][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-24 23:49:38,840][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,840][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,840][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,840][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,841][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,841][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,841][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-24 23:49:38,841][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,841][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,841][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,841][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,841][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,841][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,841][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-24 23:49:38,841][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,841][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,841][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,841][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,841][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,841][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,841][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-24 23:49:38,841][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,841][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,841][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,841][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,841][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,841][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,841][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-24 23:49:38,841][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,841][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,841][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,841][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,841][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,841][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,841][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-24 23:49:38,842][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,842][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,842][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,842][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,842][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,842][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,842][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-24 23:49:38,842][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,842][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,842][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,842][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,842][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,842][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,842][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-24 23:49:38,842][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,842][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,842][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,842][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,842][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,842][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,842][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-24 23:49:38,842][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,842][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,842][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,842][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,842][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,842][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,842][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-24 23:49:38,842][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,842][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,842][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,843][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,843][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,843][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,843][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-24 23:49:38,843][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,843][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,843][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,843][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,843][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,845][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,847][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,847][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,847][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,847][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,847][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,848][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-24 23:49:38,848][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-24 23:49:38,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,850][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-24 23:49:38,850][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-24 23:49:38,851][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,851][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-24 23:49:38,852][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,852][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-24 23:49:38,853][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,853][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-24 23:49:38,853][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,853][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-24 23:49:38,853][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,853][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-24 23:49:38,853][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,853][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-24 23:49:38,853][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,853][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-24 23:49:38,855][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,856][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,856][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,856][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,856][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,856][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,856][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,856][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-24 23:49:38,856][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,856][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,856][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,856][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-24 23:49:38,856][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,856][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,856][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,856][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-24 23:49:38,856][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,857][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,857][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,857][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-24 23:49:38,857][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,857][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,857][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,857][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-24 23:49:38,857][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,857][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,857][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,857][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-24 23:49:38,857][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,857][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,857][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,857][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-24 23:49:38,857][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,857][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,857][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,857][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-24 23:49:38,857][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,857][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,857][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,857][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-24 23:49:38,857][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,857][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 23:49:38,857][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,857][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-24 23:49:38,857][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,857][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 23:49:38,857][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,857][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-24 23:49:38,857][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,858][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 23:49:38,858][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,858][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-24 23:49:38,858][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,858][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 23:49:38,858][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,858][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-24 23:49:38,858][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,858][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 23:49:38,858][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,858][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-24 23:49:38,858][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,858][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 23:49:38,858][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,858][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	152
[2020-10-24 23:49:38,858][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,858][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 23:49:38,858][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,858][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	156
[2020-10-24 23:49:38,858][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,858][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-24 23:49:38,858][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,858][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-24 23:49:38,858][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,858][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,858][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,858][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-24 23:49:38,858][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,858][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,858][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,858][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-24 23:49:38,858][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,859][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,859][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-24 23:49:38,859][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,859][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,859][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-24 23:49:38,859][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,859][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,859][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-24 23:49:38,859][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,859][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,859][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-24 23:49:38,859][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,859][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,859][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-24 23:49:38,859][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,859][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,859][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-24 23:49:38,859][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,859][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,859][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-24 23:49:38,859][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,859][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,859][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-24 23:49:38,859][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,860][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,860][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-24 23:49:38,860][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,860][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,860][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,860][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-24 23:49:38,860][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,860][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,860][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,860][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-24 23:49:38,860][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,860][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,860][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,860][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-24 23:49:38,860][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,860][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,860][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,860][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-24 23:49:38,860][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,860][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,860][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,860][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-24 23:49:38,860][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,860][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,860][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,860][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-24 23:49:38,860][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,860][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,860][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,860][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-24 23:49:38,860][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,860][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,861][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,861][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-24 23:49:38,861][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,861][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,861][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,861][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-24 23:49:38,861][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,861][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,861][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,861][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-24 23:49:38,861][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,861][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,861][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,861][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-24 23:49:38,861][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,861][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-24 23:49:38,861][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 23:49:38,861][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 23:49:38,861][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-24 23:49:38,862][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 152
[2020-10-24 23:49:38,863][slave.py:476][get_size][DEBUG][MainThread]: 156
[2020-10-24 23:49:38,865][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-24 23:49:38,868][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-24 23:49:38,869][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-24 23:49:38,869][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-24 23:49:38,869][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,869][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,869][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-24 23:49:38,869][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 23:49:38,869][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 23:49:38,870][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 23:49:38,870][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 23:49:38,870][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,870][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-24 23:49:38,870][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 23:49:38,870][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 23:49:38,870][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 23:49:38,870][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 23:49:38,870][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 23:49:38,870][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 23:49:38,870][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 23:49:38,870][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 23:49:38,870][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 23:49:38,870][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 23:49:38,870][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 23:49:38,871][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 23:49:38,871][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 23:49:38,871][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,871][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,871][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,871][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,871][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,871][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,871][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,871][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,871][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 23:49:38,871][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 23:49:38,871][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 23:49:38,871][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 23:49:38,872][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 23:49:38,872][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-24 23:49:38,872][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-24 23:49:38,873][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-24 23:49:38,873][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-24 23:49:38,873][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,873][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,873][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-24 23:49:38,873][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 23:49:38,873][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 23:49:38,873][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 23:49:38,873][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 23:49:38,873][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,874][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-24 23:49:38,874][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 23:49:38,874][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 23:49:38,874][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 23:49:38,874][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 23:49:38,874][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 23:49:38,874][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 23:49:38,874][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 23:49:38,874][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 23:49:38,874][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 23:49:38,874][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 23:49:38,874][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 23:49:38,874][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 23:49:38,874][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 23:49:38,875][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,875][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,875][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,875][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,875][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,875][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,875][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,875][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,875][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 23:49:38,875][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 23:49:38,875][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 23:49:38,875][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 23:49:38,875][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 23:49:38,876][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-24 23:49:38,876][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-24 23:49:38,877][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-24 23:49:38,877][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-24 23:49:38,877][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-24 23:49:38,878][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 23:49:38,878][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,878][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,878][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-24 23:49:38,878][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 23:49:38,878][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 23:49:38,879][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 23:49:38,879][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 23:49:38,879][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,879][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-24 23:49:38,879][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 23:49:38,879][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-24 23:49:38,880][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 23:49:38,880][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 23:49:38,880][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 23:49:38,880][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 23:49:38,880][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 23:49:38,880][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 23:49:38,880][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 23:49:38,880][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 23:49:38,881][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 23:49:38,881][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-24 23:49:38,881][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 23:49:38,882][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,882][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,882][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,882][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,882][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 23:49:38,882][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 23:49:38,883][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,883][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 23:49:38,883][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,884][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,884][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,884][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,884][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,884][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-24 23:49:38,884][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,884][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 23:49:38,884][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,884][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,884][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 23:49:38,884][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,885][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-24 23:49:38,885][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,885][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,885][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,885][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,885][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,885][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,886][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,886][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,886][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,886][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,886][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-24 23:49:38,886][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,886][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-24 23:49:38,886][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,886][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-24 23:49:38,886][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,886][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,886][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,886][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,886][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,886][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,886][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-24 23:49:38,886][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,886][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-24 23:49:38,886][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,886][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-24 23:49:38,887][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,887][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,887][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,887][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,887][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,887][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-24 23:49:38,887][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-24 23:49:38,887][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-24 23:49:38,887][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,887][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-24 23:49:38,887][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-24 23:49:38,887][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-24 23:49:38,887][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,887][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-24 23:49:38,887][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,887][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-24 23:49:38,887][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,888][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-24 23:49:38,888][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-24 23:49:38,888][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-24 23:49:38,888][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,888][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,888][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,888][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,888][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,888][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-24 23:49:38,888][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,888][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-24 23:49:38,888][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,888][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-24 23:49:38,888][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,888][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-24 23:49:38,888][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,888][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-24 23:49:38,889][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,889][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-24 23:49:38,889][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,889][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-24 23:49:38,889][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,889][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-24 23:49:38,889][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,889][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-24 23:49:38,889][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 23:49:38,889][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 23:49:38,889][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 23:49:38,889][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 23:49:38,889][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,889][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-24 23:49:38,889][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-24 23:49:38,889][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-24 23:49:38,890][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-24 23:49:38,891][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-24 23:49:38,891][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-24 23:49:38,891][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-24 23:49:38,891][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,891][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,891][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-24 23:49:38,892][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 23:49:38,892][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 23:49:38,892][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 23:49:38,892][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 23:49:38,892][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,892][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-24 23:49:38,892][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 23:49:38,892][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 23:49:38,892][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 23:49:38,892][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 23:49:38,892][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 23:49:38,893][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 23:49:38,893][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 23:49:38,893][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 23:49:38,893][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 23:49:38,893][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 23:49:38,893][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 23:49:38,893][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 23:49:38,893][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 23:49:38,893][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,893][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,893][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,893][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,894][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,894][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,894][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,894][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,894][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 23:49:38,894][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 23:49:38,894][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 23:49:38,894][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 23:49:38,894][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 23:49:38,894][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-24 23:49:38,895][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-24 23:49:38,895][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-24 23:49:38,895][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-24 23:49:38,895][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,895][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,896][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-24 23:49:38,896][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-24 23:49:38,896][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-24 23:49:38,896][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-24 23:49:38,896][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-24 23:49:38,896][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,896][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-24 23:49:38,896][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-24 23:49:38,896][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-24 23:49:38,896][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-24 23:49:38,896][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-24 23:49:38,896][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-24 23:49:38,897][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-24 23:49:38,897][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-24 23:49:38,897][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-24 23:49:38,897][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-24 23:49:38,897][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-24 23:49:38,897][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-24 23:49:38,897][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-24 23:49:38,897][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 23:49:38,897][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,897][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-24 23:49:38,897][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,897][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,897][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,898][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,898][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,898][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,898][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-24 23:49:38,898][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-24 23:49:38,898][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-24 23:49:38,898][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-24 23:49:38,898][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-24 23:49:38,898][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-24 23:49:38,899][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-24 23:49:38,899][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-24 23:49:38,899][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-24 23:49:38,899][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-24 23:49:38,900][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-24 23:49:38,900][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,900][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,900][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-24 23:49:38,900][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,900][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-24 23:49:38,900][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-24 23:49:38,900][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-24 23:49:38,902][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-24 23:49:38,902][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-24 23:49:38,902][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 23:49:38,903][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 23:49:38,904][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 23:49:38,905][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 23:49:38,905][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-24 23:49:38,905][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 23:49:38,905][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-24 23:49:38,905][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-24 23:49:38,905][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 9
[2020-10-24 23:49:38,905][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-24 23:49:38,906][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-24 23:49:38,906][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 23:49:38,906][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,906][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,906][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 9
[2020-10-24 23:49:38,906][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,906][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 23:49:38,906][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 9
[2020-10-24 23:49:38,907][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,907][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,907][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 23:49:38,907][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,907][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 23:49:38,907][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-24 23:49:38,908][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,908][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,908][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,908][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,908][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-24 23:49:38,908][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 23:49:38,908][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-24 23:49:38,908][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,908][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 23:49:38,908][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,908][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 23:49:38,908][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2020-10-24 23:49:38,908][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,909][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,909][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 23:49:38,909][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,909][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 23:49:38,909][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-24 23:49:38,909][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 23:49:38,909][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-24 23:49:38,909][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 23:49:38,909][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-24 23:49:38,909][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,909][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,909][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,909][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,909][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,909][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 23:49:38,910][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-24 23:49:38,910][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,910][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,910][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,910][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,910][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,910][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,910][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-24 23:49:38,910][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,910][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,910][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,910][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,910][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,910][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,910][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-24 23:49:38,910][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,910][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 23:49:38,910][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,910][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,910][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-10-24 23:49:38,911][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,911][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,911][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 23:49:38,911][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,911][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 23:49:38,911][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-24 23:49:38,911][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 23:49:38,911][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-24 23:49:38,911][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-24 23:49:38,912][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 23:49:38,912][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-24 23:49:38,912][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-24 23:49:38,912][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,912][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,912][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-24 23:49:38,912][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-24 23:49:38,913][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,914][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-24 23:49:38,914][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 23:49:38,914][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-24 23:49:38,915][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 23:49:38,915][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-24 23:49:38,915][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-24 23:49:38,915][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-24 23:49:38,915][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-24 23:49:38,915][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v0
[2020-10-24 23:49:38,915][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-24 23:49:38,915][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v1
[2020-10-24 23:49:38,915][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-24 23:49:38,916][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-24 23:49:38,916][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,916][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-24 23:49:38,916][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,916][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-24 23:49:38,916][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,916][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-24 23:49:38,916][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,916][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-24 23:49:38,916][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,916][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-24 23:49:38,916][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,916][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-24 23:49:38,916][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,916][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-24 23:49:38,916][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,916][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-24 23:49:38,916][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,916][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-24 23:49:38,916][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,916][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-24 23:49:38,916][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,916][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	589824
[2020-10-24 23:49:38,916][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,916][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-24 23:49:38,916][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,916][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-24 23:49:38,916][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,916][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-24 23:49:38,916][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,917][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	720896
[2020-10-24 23:49:38,917][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,917][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-24 23:49:38,917][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-24 23:49:38,917][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	721152
[2020-10-24 23:49:38,917][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-24 23:49:38,917][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-24 23:49:38,917][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-24 23:49:38,917][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-24 23:49:38,918][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-24 23:49:38,918][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-24 23:49:38,923][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-24 23:49:38,924][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,926][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,927][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0090', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B0094', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0098', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B009C', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-24 23:49:38,928][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,928][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,928][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 23:49:38,928][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,928][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,929][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,929][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,929][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-24 23:49:38,929][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-24 23:49:38,929][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-24 23:49:38,929][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,929][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,929][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-24 23:49:38,929][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-24 23:49:38,929][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-24 23:49:38,929][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-24 23:49:38,929][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-24 23:49:38,929][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,929][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,929][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-24 23:49:38,929][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-24 23:49:38,929][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 23:49:38,929][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,929][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,930][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-24 23:49:38,930][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-24 23:49:38,930][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-24 23:49:38,930][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-24 23:49:38,930][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-24 23:49:38,930][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,930][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,930][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-24 23:49:38,930][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-24 23:49:38,930][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-24 23:49:38,930][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-24 23:49:38,930][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-24 23:49:38,930][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,930][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,930][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-24 23:49:38,930][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-24 23:49:38,930][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 23:49:38,930][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 23:49:38,930][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 23:49:38,930][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,930][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,930][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-24 23:49:38,930][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-24 23:49:38,930][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 23:49:38,930][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 23:49:38,930][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 23:49:38,930][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,930][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,930][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-24 23:49:38,931][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-24 23:49:38,931][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,931][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,931][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,931][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,931][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-24 23:49:38,931][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 23:49:38,931][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 23:49:38,931][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 23:49:38,931][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,931][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,931][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-24 23:49:38,931][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-24 23:49:38,931][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 23:49:38,931][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 23:49:38,931][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 23:49:38,931][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,931][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,931][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-24 23:49:38,931][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-24 23:49:38,932][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 23:49:38,932][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 23:49:38,932][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 23:49:38,932][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,932][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,932][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-24 23:49:38,932][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-24 23:49:38,932][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 23:49:38,932][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 23:49:38,932][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 23:49:38,932][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,932][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,932][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-24 23:49:38,932][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-24 23:49:38,932][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 23:49:38,932][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 23:49:38,932][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 23:49:38,932][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,932][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,932][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-24 23:49:38,932][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-24 23:49:38,932][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 23:49:38,932][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 23:49:38,932][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 23:49:38,932][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,932][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,932][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-24 23:49:38,932][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-24 23:49:38,932][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 23:49:38,933][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 23:49:38,933][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 23:49:38,933][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,933][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,933][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-24 23:49:38,933][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-24 23:49:38,933][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 23:49:38,933][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 23:49:38,933][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 23:49:38,933][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,933][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,933][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-24 23:49:38,933][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-24 23:49:38,933][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 23:49:38,933][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 23:49:38,933][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 23:49:38,933][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,933][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,933][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-24 23:49:38,933][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-24 23:49:38,933][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 23:49:38,933][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 23:49:38,933][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 23:49:38,933][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,933][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,933][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-24 23:49:38,933][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-24 23:49:38,933][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 23:49:38,933][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 23:49:38,934][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 23:49:38,934][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,934][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,934][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-24 23:49:38,934][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-24 23:49:38,934][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 23:49:38,934][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 23:49:38,934][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 23:49:38,934][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,934][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,934][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-24 23:49:38,934][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-24 23:49:38,934][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 23:49:38,934][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 23:49:38,934][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 23:49:38,934][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,934][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,934][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-24 23:49:38,934][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-24 23:49:38,934][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 23:49:38,934][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 23:49:38,934][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 23:49:38,934][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,934][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,934][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-24 23:49:38,934][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-24 23:49:38,934][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 23:49:38,934][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 23:49:38,934][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 23:49:38,934][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,935][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,935][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-24 23:49:38,935][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-24 23:49:38,935][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 23:49:38,935][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 23:49:38,935][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 23:49:38,935][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,935][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,935][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-24 23:49:38,935][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-24 23:49:38,935][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 23:49:38,935][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 23:49:38,935][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 23:49:38,935][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,935][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,935][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-24 23:49:38,935][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-24 23:49:38,935][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 23:49:38,935][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 23:49:38,935][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 23:49:38,935][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,935][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,935][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-24 23:49:38,935][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-24 23:49:38,935][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 23:49:38,935][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 23:49:38,935][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 23:49:38,935][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,935][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,936][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-24 23:49:38,936][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-24 23:49:38,936][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 23:49:38,936][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 23:49:38,936][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 23:49:38,936][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,936][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,936][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-24 23:49:38,936][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-24 23:49:38,936][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 23:49:38,936][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 23:49:38,936][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 23:49:38,936][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,936][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,936][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-24 23:49:38,936][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-24 23:49:38,936][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 23:49:38,936][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 23:49:38,936][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 23:49:38,936][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,936][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,936][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-24 23:49:38,936][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-24 23:49:38,936][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 23:49:38,936][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 23:49:38,936][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 23:49:38,936][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,936][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,937][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-24 23:49:38,937][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-24 23:49:38,937][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 23:49:38,937][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 23:49:38,937][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 23:49:38,937][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,937][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,937][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-24 23:49:38,937][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-24 23:49:38,937][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 23:49:38,937][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 23:49:38,937][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 23:49:38,937][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,937][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,937][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-24 23:49:38,937][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-24 23:49:38,937][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 23:49:38,937][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 23:49:38,937][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 23:49:38,937][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,937][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,937][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-24 23:49:38,937][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-24 23:49:38,937][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 23:49:38,937][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 23:49:38,937][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 23:49:38,937][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,937][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,937][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-24 23:49:38,938][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-24 23:49:38,938][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 23:49:38,938][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 23:49:38,938][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 23:49:38,938][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,938][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,938][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-24 23:49:38,938][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-24 23:49:38,938][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 23:49:38,938][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 23:49:38,938][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 23:49:38,938][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,938][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,938][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-24 23:49:38,938][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-24 23:49:38,938][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-24 23:49:38,938][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-24 23:49:38,938][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-24 23:49:38,938][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,938][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,938][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-24 23:49:38,938][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_ip, Changed from: axi4lite_top.sw_reg.rst
[2020-10-24 23:49:38,938][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 23:49:38,938][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 23:49:38,938][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 23:49:38,938][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,938][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,938][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_ip, Field: rx_source_ip
[2020-10-24 23:49:38,938][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_port, Changed from: axi4lite_top.sw_reg.rx_source_ip
[2020-10-24 23:49:38,938][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 23:49:38,939][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 23:49:38,939][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 23:49:38,939][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,939][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0090', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,939][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_port, Field: rx_source_port
[2020-10-24 23:49:38,939][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rx_source_port
[2020-10-24 23:49:38,939][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 23:49:38,939][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 23:49:38,939][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 23:49:38,939][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,939][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B0094', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,939][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-24 23:49:38,939][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-24 23:49:38,939][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 23:49:38,939][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 23:49:38,939][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 23:49:38,939][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,939][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0098', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,939][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-24 23:49:38,939][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-24 23:49:38,939][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-24 23:49:38,939][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-24 23:49:38,939][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-24 23:49:38,939][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,939][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B009C', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,939][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-24 23:49:38,939][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-24 23:49:38,939][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-24 23:49:38,939][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-24 23:49:38,940][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-24 23:49:38,940][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,940][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-24 23:49:38,940][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-24 23:49:38,940][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-24 23:49:38,940][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 23:49:38,940][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 23:49:38,940][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 23:49:38,940][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,940][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-24 23:49:38,940][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-24 23:49:38,940][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-24 23:49:38,940][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 23:49:38,940][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 23:49:38,940][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 23:49:38,940][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,940][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-24 23:49:38,940][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-24 23:49:38,940][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-24 23:49:38,940][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 23:49:38,940][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 23:49:38,940][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 23:49:38,940][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,940][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-24 23:49:38,941][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-24 23:49:38,941][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-24 23:49:38,941][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-24 23:49:38,941][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-24 23:49:38,941][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0090000</tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0000</tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0004</tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0008</tt></td>
[2020-10-24 23:49:38,942][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B000C</tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0010</tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0014</tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0018</tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B001C</tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0020</tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0024</tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0028</tt></td>
[2020-10-24 23:49:38,943][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B002C</tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0030</tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0034</tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0038</tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B003C</tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0040</tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0044</tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0048</tt></td>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,944][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B004C</tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0050</tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0054</tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0058</tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B005C</tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0060</tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0064</tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-24 23:49:38,945][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0068</tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B006C</tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0070</tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0074</tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0078</tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B007C</tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0080</tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0084</tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0088</tt></td>
[2020-10-24 23:49:38,946][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B008C</tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_ip"><tt><a href="#axi4lite_top.sw_reg.rx_source_ip">axi4lite_top.sw_reg.rx_source_ip</a></tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0090</tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_port"><tt><a href="#axi4lite_top.sw_reg.rx_source_port">axi4lite_top.sw_reg.rx_source_port</a></tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0094</tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0098</tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B009C</tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0100</tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0104</tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B010C</tt></td>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,947][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,948][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-24 23:49:38,948][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0110</tt></td>
[2020-10-24 23:49:38,948][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,948][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-24 23:49:38,948][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-24 23:49:38,948][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0114</tt></td>
[2020-10-24 23:49:38,948][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-24 23:49:38,948][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-24 23:49:38,949][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-24 23:49:38,950][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-24 23:49:38,950][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-24 23:49:38,950][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-24 23:49:38,950][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-24 23:49:38,950][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-24 23:49:38,950][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx
[2020-10-24 23:49:38,950][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,950][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-24 23:49:38,950][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,950][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-24 23:49:38,950][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,950][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-24 23:49:38,950][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,950][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,951][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-24 23:49:38,951][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-24 23:49:38,952][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,952][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-24 23:49:38,953][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,953][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,954][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-24 23:49:38,954][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,955][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-24 23:49:38,955][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,956][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-24 23:49:38,956][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-24 23:49:38,957][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-24 23:49:38,957][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-24 23:49:38,957][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-24 23:49:38,957][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-24 23:49:38,957][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-24 23:49:38,957][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-24 23:49:38,957][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-24 23:49:38,957][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-24 23:49:38,957][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,957][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-24 23:49:38,958][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,958][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,959][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,959][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,959][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,959][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,959][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,959][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,959][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,959][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,959][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-24 23:49:38,959][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-24 23:49:38,960][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-24 23:49:38,960][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-24 23:49:38,960][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-24 23:49:38,960][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-24 23:49:38,960][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_rx_source_ip_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_rx_source_ip_user_data_in" is new
[2020-10-24 23:49:38,960][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_rx_source_port_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_rx_source_port_user_data_in" is new
[2020-10-24 23:49:38,960][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-24 23:49:38,960][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-24 23:49:38,960][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,960][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-24 23:49:38,961][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,961][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-24 23:49:38,961][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-24 23:49:38,961][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-24 23:49:38,961][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx
[2020-10-24 23:49:38,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway to top
[2020-10-24 23:49:38,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-24 23:49:38,962][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-24 23:49:38,962][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,962][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" is new
[2020-10-24 23:49:38,962][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led1_gbe0_up
[2020-10-24 23:49:38,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway to top
[2020-10-24 23:49:38,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-24 23:49:38,962][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-24 23:49:38,962][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,962][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" is new
[2020-10-24 23:49:38,962][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx
[2020-10-24 23:49:38,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway to top
[2020-10-24 23:49:38,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-24 23:49:38,962][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-24 23:49:38,962][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,962][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" is new
[2020-10-24 23:49:38,962][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led3_gbe1_up
[2020-10-24 23:49:38,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway to top
[2020-10-24 23:49:38,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-24 23:49:38,963][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-24 23:49:38,963][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,963][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" is new
[2020-10-24 23:49:38,963][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_ip
[2020-10-24 23:49:38,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-24 23:49:38,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" is new
[2020-10-24 23:49:38,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_user_data_out to top
[2020-10-24 23:49:38,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-24 23:49:38,963][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_port
[2020-10-24 23:49:38,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-24 23:49:38,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" is new
[2020-10-24 23:49:38,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_port_user_data_out to top
[2020-10-24 23:49:38,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-24 23:49:38,963][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxbadctr
[2020-10-24 23:49:38,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in to top
[2020-10-24 23:49:38,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-24 23:49:38,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-24 23:49:38,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" is new
[2020-10-24 23:49:38,964][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxctr
[2020-10-24 23:49:38,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in to top
[2020-10-24 23:49:38,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-24 23:49:38,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-24 23:49:38,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" is new
[2020-10-24 23:49:38,964][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxeofctr
[2020-10-24 23:49:38,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in to top
[2020-10-24 23:49:38,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-24 23:49:38,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-24 23:49:38,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" is new
[2020-10-24 23:49:38,964][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxofctr
[2020-10-24 23:49:38,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in to top
[2020-10-24 23:49:38,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-24 23:49:38,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-24 23:49:38,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" is new
[2020-10-24 23:49:38,964][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl
[2020-10-24 23:49:38,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-24 23:49:38,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" is new
[2020-10-24 23:49:38,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-24 23:49:38,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,965][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_status
[2020-10-24 23:49:38,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in to top
[2020-10-24 23:49:38,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-24 23:49:38,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-24 23:49:38,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" is new
[2020-10-24 23:49:38,965][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxvldctr
[2020-10-24 23:49:38,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in to top
[2020-10-24 23:49:38,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-24 23:49:38,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-24 23:49:38,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" is new
[2020-10-24 23:49:38,965][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txctr
[2020-10-24 23:49:38,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in to top
[2020-10-24 23:49:38,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-24 23:49:38,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-24 23:49:38,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" is new
[2020-10-24 23:49:38,966][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txfullctr
[2020-10-24 23:49:38,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in to top
[2020-10-24 23:49:38,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-24 23:49:38,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-24 23:49:38,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" is new
[2020-10-24 23:49:38,966][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txofctr
[2020-10-24 23:49:38,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in to top
[2020-10-24 23:49:38,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-24 23:49:38,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-24 23:49:38,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" is new
[2020-10-24 23:49:38,966][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl
[2020-10-24 23:49:38,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-24 23:49:38,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" is new
[2020-10-24 23:49:38,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-24 23:49:38,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,966][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_status
[2020-10-24 23:49:38,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in to top
[2020-10-24 23:49:38,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-24 23:49:38,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-24 23:49:38,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" is new
[2020-10-24 23:49:38,967][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txvldctr
[2020-10-24 23:49:38,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in to top
[2020-10-24 23:49:38,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-24 23:49:38,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-24 23:49:38,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" is new
[2020-10-24 23:49:38,967][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_linkup
[2020-10-24 23:49:38,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in to top
[2020-10-24 23:49:38,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-24 23:49:38,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-24 23:49:38,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" is new
[2020-10-24 23:49:38,967][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_tx_cnt
[2020-10-24 23:49:38,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in to top
[2020-10-24 23:49:38,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-24 23:49:38,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-24 23:49:38,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" is new
[2020-10-24 23:49:38,968][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxbadctr
[2020-10-24 23:49:38,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in to top
[2020-10-24 23:49:38,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-24 23:49:38,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-24 23:49:38,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" is new
[2020-10-24 23:49:38,968][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxctr
[2020-10-24 23:49:38,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in to top
[2020-10-24 23:49:38,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-24 23:49:38,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-24 23:49:38,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" is new
[2020-10-24 23:49:38,968][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxeofctr
[2020-10-24 23:49:38,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in to top
[2020-10-24 23:49:38,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-24 23:49:38,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-24 23:49:38,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" is new
[2020-10-24 23:49:38,968][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxofctr
[2020-10-24 23:49:38,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in to top
[2020-10-24 23:49:38,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-24 23:49:38,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-24 23:49:38,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" is new
[2020-10-24 23:49:38,969][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl
[2020-10-24 23:49:38,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-24 23:49:38,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" is new
[2020-10-24 23:49:38,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-24 23:49:38,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,969][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_status
[2020-10-24 23:49:38,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in to top
[2020-10-24 23:49:38,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-24 23:49:38,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-24 23:49:38,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" is new
[2020-10-24 23:49:38,969][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxvldctr
[2020-10-24 23:49:38,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in to top
[2020-10-24 23:49:38,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-24 23:49:38,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-24 23:49:38,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" is new
[2020-10-24 23:49:38,970][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txctr
[2020-10-24 23:49:38,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in to top
[2020-10-24 23:49:38,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-24 23:49:38,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-24 23:49:38,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" is new
[2020-10-24 23:49:38,970][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txfullctr
[2020-10-24 23:49:38,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in to top
[2020-10-24 23:49:38,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-24 23:49:38,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-24 23:49:38,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" is new
[2020-10-24 23:49:38,970][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txofctr
[2020-10-24 23:49:38,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in to top
[2020-10-24 23:49:38,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-24 23:49:38,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-24 23:49:38,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" is new
[2020-10-24 23:49:38,970][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl
[2020-10-24 23:49:38,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-24 23:49:38,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" is new
[2020-10-24 23:49:38,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-24 23:49:38,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,971][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_status
[2020-10-24 23:49:38,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in to top
[2020-10-24 23:49:38,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-24 23:49:38,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-24 23:49:38,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" is new
[2020-10-24 23:49:38,971][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txvldctr
[2020-10-24 23:49:38,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in to top
[2020-10-24 23:49:38,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-24 23:49:38,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-24 23:49:38,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" is new
[2020-10-24 23:49:38,971][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_linkup
[2020-10-24 23:49:38,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in to top
[2020-10-24 23:49:38,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-24 23:49:38,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-24 23:49:38,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" is new
[2020-10-24 23:49:38,972][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt
[2020-10-24 23:49:38,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-24 23:49:38,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-24 23:49:38,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-24 23:49:38,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" is new
[2020-10-24 23:49:38,972][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_enable
[2020-10-24 23:49:38,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-24 23:49:38,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" is new
[2020-10-24 23:49:38,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out to top
[2020-10-24 23:49:38,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-24 23:49:38,972][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_payload_len
[2020-10-24 23:49:38,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-24 23:49:38,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" is new
[2020-10-24 23:49:38,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out to top
[2020-10-24 23:49:38,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-24 23:49:38,972][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_period
[2020-10-24 23:49:38,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-24 23:49:38,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" is new
[2020-10-24 23:49:38,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out to top
[2020-10-24 23:49:38,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-24 23:49:38,973][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_rst
[2020-10-24 23:49:38,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-24 23:49:38,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" is new
[2020-10-24 23:49:38,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_rst_user_data_out to top
[2020-10-24 23:49:38,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-24 23:49:38,973][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_rx_source_ip
[2020-10-24 23:49:38,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_rx_source_ip_user_data_in to top
[2020-10-24 23:49:38,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_ip_user_data_in" is new
[2020-10-24 23:49:38,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_rx_source_ip_in to top
[2020-10-24 23:49:38,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_ip_in" is new
[2020-10-24 23:49:38,973][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_rx_source_port
[2020-10-24 23:49:38,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_rx_source_port_user_data_in to top
[2020-10-24 23:49:38,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_port_user_data_in" is new
[2020-10-24 23:49:38,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_rx_source_port_in to top
[2020-10-24 23:49:38,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_port_in" is new
[2020-10-24 23:49:38,974][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl
[2020-10-24 23:49:38,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-24 23:49:38,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" is new
[2020-10-24 23:49:38,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-24 23:49:38,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-24 23:49:38,974][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_status
[2020-10-24 23:49:38,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in to top
[2020-10-24 23:49:38,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-24 23:49:38,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-24 23:49:38,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" is new
[2020-10-24 23:49:38,974][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-24 23:49:38,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-24 23:49:38,974][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-24 23:49:38,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-24 23:49:38,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-24 23:49:38,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_sys_clkcounter_we to top
[2020-10-24 23:49:38,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_we" is new
[2020-10-24 23:49:38,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-24 23:49:38,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" is new
[2020-10-24 23:49:38,975][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-24 23:49:38,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-24 23:49:38,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-24 23:49:38,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-24 23:49:38,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-24 23:49:38,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr to top
[2020-10-24 23:49:38,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-24 23:49:38,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in to top
[2020-10-24 23:49:38,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-24 23:49:38,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out to top
[2020-10-24 23:49:38,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-24 23:49:38,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we to top
[2020-10-24 23:49:38,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-24 23:49:38,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr to top
[2020-10-24 23:49:38,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-24 23:49:38,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in to top
[2020-10-24 23:49:38,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-24 23:49:38,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out to top
[2020-10-24 23:49:38,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-24 23:49:38,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we to top
[2020-10-24 23:49:38,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-24 23:49:38,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr to top
[2020-10-24 23:49:38,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-24 23:49:38,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in to top
[2020-10-24 23:49:38,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-24 23:49:38,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out to top
[2020-10-24 23:49:38,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-24 23:49:38,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we to top
[2020-10-24 23:49:38,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-24 23:49:38,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr to top
[2020-10-24 23:49:38,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-24 23:49:38,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in to top
[2020-10-24 23:49:38,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-24 23:49:38,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out to top
[2020-10-24 23:49:38,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-24 23:49:38,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we to top
[2020-10-24 23:49:38,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-24 23:49:38,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr to top
[2020-10-24 23:49:38,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-24 23:49:38,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in to top
[2020-10-24 23:49:38,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-24 23:49:38,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out to top
[2020-10-24 23:49:38,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-24 23:49:38,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we to top
[2020-10-24 23:49:38,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-24 23:49:38,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-24 23:49:38,977][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" already exists
[2020-10-24 23:49:38,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_dest_ip_out_we to top
[2020-10-24 23:49:38,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out_we" is new
[2020-10-24 23:49:38,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-24 23:49:38,978][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" already exists
[2020-10-24 23:49:38,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_dest_port_out_we to top
[2020-10-24 23:49:38,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out_we" is new
[2020-10-24 23:49:38,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-24 23:49:38,978][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" already exists
[2020-10-24 23:49:38,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we to top
[2020-10-24 23:49:38,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we" is new
[2020-10-24 23:49:38,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-24 23:49:38,978][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" already exists
[2020-10-24 23:49:38,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we to top
[2020-10-24 23:49:38,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in_we" is new
[2020-10-24 23:49:38,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-24 23:49:38,978][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" already exists
[2020-10-24 23:49:38,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we to top
[2020-10-24 23:49:38,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we" is new
[2020-10-24 23:49:38,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-24 23:49:38,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" already exists
[2020-10-24 23:49:38,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we to top
[2020-10-24 23:49:38,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we" is new
[2020-10-24 23:49:38,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-24 23:49:38,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-24 23:49:38,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-24 23:49:38,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-24 23:49:38,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-24 23:49:38,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" already exists
[2020-10-24 23:49:38,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we to top
[2020-10-24 23:49:38,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we" is new
[2020-10-24 23:49:38,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-24 23:49:38,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" already exists
[2020-10-24 23:49:38,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we to top
[2020-10-24 23:49:38,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we" is new
[2020-10-24 23:49:38,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-24 23:49:38,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" already exists
[2020-10-24 23:49:38,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we to top
[2020-10-24 23:49:38,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in_we" is new
[2020-10-24 23:49:38,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-24 23:49:38,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" already exists
[2020-10-24 23:49:38,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we to top
[2020-10-24 23:49:38,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we" is new
[2020-10-24 23:49:38,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-24 23:49:38,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" already exists
[2020-10-24 23:49:38,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we to top
[2020-10-24 23:49:38,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in_we" is new
[2020-10-24 23:49:38,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-24 23:49:38,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" already exists
[2020-10-24 23:49:38,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we to top
[2020-10-24 23:49:38,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-24 23:49:38,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-24 23:49:38,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" already exists
[2020-10-24 23:49:38,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we to top
[2020-10-24 23:49:38,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we" is new
[2020-10-24 23:49:38,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-24 23:49:38,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" already exists
[2020-10-24 23:49:38,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we to top
[2020-10-24 23:49:38,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we" is new
[2020-10-24 23:49:38,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-24 23:49:38,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" already exists
[2020-10-24 23:49:38,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we to top
[2020-10-24 23:49:38,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in_we" is new
[2020-10-24 23:49:38,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-24 23:49:38,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" already exists
[2020-10-24 23:49:38,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we to top
[2020-10-24 23:49:38,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we" is new
[2020-10-24 23:49:38,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-24 23:49:38,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" already exists
[2020-10-24 23:49:38,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we to top
[2020-10-24 23:49:38,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we" is new
[2020-10-24 23:49:38,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-24 23:49:38,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" already exists
[2020-10-24 23:49:38,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we to top
[2020-10-24 23:49:38,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in_we" is new
[2020-10-24 23:49:38,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-24 23:49:38,982][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" already exists
[2020-10-24 23:49:38,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we to top
[2020-10-24 23:49:38,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we" is new
[2020-10-24 23:49:38,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-24 23:49:38,982][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" already exists
[2020-10-24 23:49:38,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we to top
[2020-10-24 23:49:38,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we" is new
[2020-10-24 23:49:38,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-24 23:49:38,982][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-24 23:49:38,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-24 23:49:38,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-24 23:49:38,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-24 23:49:38,982][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" already exists
[2020-10-24 23:49:38,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we to top
[2020-10-24 23:49:38,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we" is new
[2020-10-24 23:49:38,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-24 23:49:38,983][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" already exists
[2020-10-24 23:49:38,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we to top
[2020-10-24 23:49:38,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we" is new
[2020-10-24 23:49:38,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-24 23:49:38,983][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" already exists
[2020-10-24 23:49:38,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we to top
[2020-10-24 23:49:38,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in_we" is new
[2020-10-24 23:49:38,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-24 23:49:38,983][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" already exists
[2020-10-24 23:49:38,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we to top
[2020-10-24 23:49:38,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we" is new
[2020-10-24 23:49:38,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-24 23:49:38,983][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" already exists
[2020-10-24 23:49:38,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we to top
[2020-10-24 23:49:38,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in_we" is new
[2020-10-24 23:49:38,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-24 23:49:38,983][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" already exists
[2020-10-24 23:49:38,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we to top
[2020-10-24 23:49:38,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-24 23:49:38,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-24 23:49:38,984][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" already exists
[2020-10-24 23:49:38,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we to top
[2020-10-24 23:49:38,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we" is new
[2020-10-24 23:49:38,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-24 23:49:38,984][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" already exists
[2020-10-24 23:49:38,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we to top
[2020-10-24 23:49:38,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we" is new
[2020-10-24 23:49:38,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-24 23:49:38,984][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" already exists
[2020-10-24 23:49:38,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we to top
[2020-10-24 23:49:38,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in_we" is new
[2020-10-24 23:49:38,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-24 23:49:38,984][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" already exists
[2020-10-24 23:49:38,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we to top
[2020-10-24 23:49:38,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we" is new
[2020-10-24 23:49:38,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-24 23:49:38,985][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" already exists
[2020-10-24 23:49:38,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we to top
[2020-10-24 23:49:38,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out_we" is new
[2020-10-24 23:49:38,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-24 23:49:38,985][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" already exists
[2020-10-24 23:49:38,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we to top
[2020-10-24 23:49:38,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we" is new
[2020-10-24 23:49:38,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-24 23:49:38,985][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" already exists
[2020-10-24 23:49:38,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we to top
[2020-10-24 23:49:38,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out_we" is new
[2020-10-24 23:49:38,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-24 23:49:38,985][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" already exists
[2020-10-24 23:49:38,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_rst_out_we to top
[2020-10-24 23:49:38,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out_we" is new
[2020-10-24 23:49:38,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in as signal zcu111_tengbe_tx_rx_rx_source_ip_in to top
[2020-10-24 23:49:38,986][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_ip_in" already exists
[2020-10-24 23:49:38,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in_we as signal zcu111_tengbe_tx_rx_rx_source_ip_in_we to top
[2020-10-24 23:49:38,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_ip_in_we" is new
[2020-10-24 23:49:38,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in as signal zcu111_tengbe_tx_rx_rx_source_port_in to top
[2020-10-24 23:49:38,986][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_port_in" already exists
[2020-10-24 23:49:38,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in_we as signal zcu111_tengbe_tx_rx_rx_source_port_in_we to top
[2020-10-24 23:49:38,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rx_source_port_in_we" is new
[2020-10-24 23:49:38,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-24 23:49:38,986][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" already exists
[2020-10-24 23:49:38,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we to top
[2020-10-24 23:49:38,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-24 23:49:38,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-24 23:49:38,986][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" already exists
[2020-10-24 23:49:38,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we to top
[2020-10-24 23:49:38,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we" is new
[2020-10-24 23:49:38,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_sys_board_id_in to top
[2020-10-24 23:49:38,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in" is new
[2020-10-24 23:49:38,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_sys_board_id_in_we to top
[2020-10-24 23:49:38,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in_we" is new
[2020-10-24 23:49:38,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_sys_rev_in to top
[2020-10-24 23:49:38,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in" is new
[2020-10-24 23:49:38,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_sys_rev_in_we to top
[2020-10-24 23:49:38,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in_we" is new
[2020-10-24 23:49:38,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in to top
[2020-10-24 23:49:38,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in" is new
[2020-10-24 23:49:38,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we to top
[2020-10-24 23:49:38,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in_we" is new
[2020-10-24 23:49:38,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_sys_scratchpad_out to top
[2020-10-24 23:49:38,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out" is new
[2020-10-24 23:49:38,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we to top
[2020-10-24 23:49:38,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out_we" is new
[2020-10-24 23:49:38,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-24 23:49:38,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" already exists
[2020-10-24 23:49:38,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we to top
[2020-10-24 23:49:38,988][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in_we" is new
[2020-10-24 23:49:38,988][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_inst
[2020-10-24 23:49:38,988][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-24 23:49:38,988][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-24 23:49:38,988][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,988][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-24 23:49:38,988][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-24 23:49:38,988][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,988][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-24 23:49:38,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-24 23:49:38,988][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-24 23:49:38,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-24 23:49:38,988][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-24 23:49:38,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-24 23:49:38,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-24 23:49:38,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-24 23:49:38,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-24 23:49:38,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-24 23:49:38,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-24 23:49:38,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-24 23:49:38,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-24 23:49:38,989][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-24 23:49:38,989][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-24 23:49:38,989][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,989][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-24 23:49:38,989][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-24 23:49:38,989][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,989][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-24 23:49:38,989][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-24 23:49:38,989][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,989][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-24 23:49:38,989][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-24 23:49:38,990][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-24 23:49:38,990][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-24 23:49:38,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk1 to top
[2020-10-24 23:49:38,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" is new
[2020-10-24 23:49:38,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk1 to top
[2020-10-24 23:49:38,990][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-24 23:49:38,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out1 to top
[2020-10-24 23:49:38,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" is new
[2020-10-24 23:49:38,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out1 to top
[2020-10-24 23:49:38,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" is new
[2020-10-24 23:49:38,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-24 23:49:38,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-24 23:49:38,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-24 23:49:38,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-24 23:49:38,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock1 to top
[2020-10-24 23:49:38,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock1" is new
[2020-10-24 23:49:38,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out1 to top
[2020-10-24 23:49:38,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" is new
[2020-10-24 23:49:38,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-24 23:49:38,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-24 23:49:38,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-24 23:49:38,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-24 23:49:38,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset1 to top
[2020-10-24 23:49:38,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" is new
[2020-10-24 23:49:38,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all1 to top
[2020-10-24 23:49:38,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" is new
[2020-10-24 23:49:38,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out1 to top
[2020-10-24 23:49:38,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" is new
[2020-10-24 23:49:38,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out1 to top
[2020-10-24 23:49:38,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" is new
[2020-10-24 23:49:38,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-24 23:49:38,991][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-24 23:49:38,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-24 23:49:38,992][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-24 23:49:38,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-24 23:49:38,992][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-24 23:49:38,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-24 23:49:38,992][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-24 23:49:38,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-24 23:49:38,992][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-24 23:49:38,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-24 23:49:38,992][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-24 23:49:38,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-24 23:49:38,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-24 23:49:38,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-24 23:49:38,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-24 23:49:38,992][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset1
[2020-10-24 23:49:38,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk1 to top
[2020-10-24 23:49:38,992][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-24 23:49:38,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out1 to top
[2020-10-24 23:49:38,992][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-24 23:49:38,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out1 to top
[2020-10-24 23:49:38,993][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-24 23:49:38,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out1 to top
[2020-10-24 23:49:38,993][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" already exists
[2020-10-24 23:49:38,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out1 to top
[2020-10-24 23:49:38,993][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" already exists
[2020-10-24 23:49:38,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out1 to top
[2020-10-24 23:49:38,993][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" already exists
[2020-10-24 23:49:38,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out1 to top
[2020-10-24 23:49:38,993][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" already exists
[2020-10-24 23:49:38,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset1 to top
[2020-10-24 23:49:38,993][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" already exists
[2020-10-24 23:49:38,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all1 to top
[2020-10-24 23:49:38,993][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" already exists
[2020-10-24 23:49:38,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-24 23:49:38,993][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-24 23:49:38,993][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0
[2020-10-24 23:49:38,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-24 23:49:38,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-24 23:49:38,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-24 23:49:38,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-24 23:49:38,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-24 23:49:38,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-24 23:49:38,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-24 23:49:38,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-24 23:49:38,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk1 to top
[2020-10-24 23:49:38,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-24 23:49:38,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-24 23:49:38,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-24 23:49:38,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-24 23:49:38,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-24 23:49:38,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-24 23:49:38,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-24 23:49:38,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-24 23:49:38,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-24 23:49:38,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe0_rst to top
[2020-10-24 23:49:38,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-24 23:49:38,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe0_tx_valid to top
[2020-10-24 23:49:38,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-24 23:49:38,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe0_tx_afull to top
[2020-10-24 23:49:38,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-24 23:49:38,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe0_tx_overflow to top
[2020-10-24 23:49:38,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-24 23:49:38,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame to top
[2020-10-24 23:49:38,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-24 23:49:38,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe0_tx_data to top
[2020-10-24 23:49:38,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-24 23:49:38,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip to top
[2020-10-24 23:49:38,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-24 23:49:38,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port to top
[2020-10-24 23:49:38,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-24 23:49:38,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe0_rx_valid to top
[2020-10-24 23:49:38,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-24 23:49:38,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame to top
[2020-10-24 23:49:38,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-24 23:49:38,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe0_rx_data to top
[2020-10-24 23:49:38,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-24 23:49:38,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip to top
[2020-10-24 23:49:38,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-24 23:49:38,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe0_rx_source_port to top
[2020-10-24 23:49:38,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-24 23:49:38,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame to top
[2020-10-24 23:49:38,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-24 23:49:38,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun to top
[2020-10-24 23:49:38,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-24 23:49:38,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack to top
[2020-10-24 23:49:38,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-24 23:49:38,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_ack to top
[2020-10-24 23:49:38,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-24 23:49:38,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe0_led_up to top
[2020-10-24 23:49:38,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-24 23:49:38,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe0_led_rx to top
[2020-10-24 23:49:38,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-24 23:49:38,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe0_led_tx to top
[2020-10-24 23:49:38,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-24 23:49:38,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-24 23:49:38,997][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 23:49:38,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-24 23:49:38,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" is new
[2020-10-24 23:49:38,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-24 23:49:38,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" is new
[2020-10-24 23:49:38,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-24 23:49:38,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" is new
[2020-10-24 23:49:38,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-24 23:49:38,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" is new
[2020-10-24 23:49:38,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-24 23:49:38,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" is new
[2020-10-24 23:49:38,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-24 23:49:38,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" is new
[2020-10-24 23:49:38,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-24 23:49:38,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" is new
[2020-10-24 23:49:38,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-24 23:49:38,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" is new
[2020-10-24 23:49:38,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe0wb_err to top
[2020-10-24 23:49:38,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_err" is new
[2020-10-24 23:49:38,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-24 23:49:38,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" is new
[2020-10-24 23:49:38,998][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_wb2axi4lite
[2020-10-24 23:49:38,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-24 23:49:38,998][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" already exists
[2020-10-24 23:49:38,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-24 23:49:38,999][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" already exists
[2020-10-24 23:49:38,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-24 23:49:38,999][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" already exists
[2020-10-24 23:49:38,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-24 23:49:38,999][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" already exists
[2020-10-24 23:49:38,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-24 23:49:38,999][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" already exists
[2020-10-24 23:49:38,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-24 23:49:38,999][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" already exists
[2020-10-24 23:49:38,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-24 23:49:38,999][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" already exists
[2020-10-24 23:49:38,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-24 23:49:38,999][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" already exists
[2020-10-24 23:49:38,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-24 23:49:38,999][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" already exists
[2020-10-24 23:49:38,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-24 23:49:38,999][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 23:49:38,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-24 23:49:39,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-24 23:49:39,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-24 23:49:39,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-24 23:49:39,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-24 23:49:39,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-24 23:49:39,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-24 23:49:39,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-24 23:49:39,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-24 23:49:39,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-24 23:49:39,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-24 23:49:39,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-24 23:49:39,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-24 23:49:39,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-24 23:49:39,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-24 23:49:39,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-24 23:49:39,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-24 23:49:39,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-24 23:49:39,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-24 23:49:39,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-24 23:49:39,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-24 23:49:39,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-24 23:49:39,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-24 23:49:39,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-24 23:49:39,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-24 23:49:39,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-24 23:49:39,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-24 23:49:39,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-24 23:49:39,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-24 23:49:39,001][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-24 23:49:39,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-24 23:49:39,002][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-24 23:49:39,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-24 23:49:39,002][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-24 23:49:39,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-24 23:49:39,002][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-24 23:49:39,002][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy2
[2020-10-24 23:49:39,002][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-24 23:49:39,002][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p2" (parent sig: False, parent port: False)
[2020-10-24 23:49:39,002][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p2" is new
[2020-10-24 23:49:39,002][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-24 23:49:39,002][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n2" (parent sig: False, parent port: False)
[2020-10-24 23:49:39,002][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n2" is new
[2020-10-24 23:49:39,002][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-24 23:49:39,002][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p2" (parent sig: False, parent port: False)
[2020-10-24 23:49:39,002][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p2" is new
[2020-10-24 23:49:39,002][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-24 23:49:39,002][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n2" (parent sig: False, parent port: False)
[2020-10-24 23:49:39,002][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n2" is new
[2020-10-24 23:49:39,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk2 to top
[2020-10-24 23:49:39,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" is new
[2020-10-24 23:49:39,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk2 to top
[2020-10-24 23:49:39,003][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-24 23:49:39,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out2 to top
[2020-10-24 23:49:39,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" is new
[2020-10-24 23:49:39,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out2 to top
[2020-10-24 23:49:39,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" is new
[2020-10-24 23:49:39,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd2 to top
[2020-10-24 23:49:39,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" is new
[2020-10-24 23:49:39,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc2 to top
[2020-10-24 23:49:39,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" is new
[2020-10-24 23:49:39,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock2 to top
[2020-10-24 23:49:39,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock2" is new
[2020-10-24 23:49:39,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out2 to top
[2020-10-24 23:49:39,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" is new
[2020-10-24 23:49:39,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd2 to top
[2020-10-24 23:49:39,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" is new
[2020-10-24 23:49:39,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc2 to top
[2020-10-24 23:49:39,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" is new
[2020-10-24 23:49:39,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset2 to top
[2020-10-24 23:49:39,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" is new
[2020-10-24 23:49:39,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all2 to top
[2020-10-24 23:49:39,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" is new
[2020-10-24 23:49:39,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out2 to top
[2020-10-24 23:49:39,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" is new
[2020-10-24 23:49:39,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out2 to top
[2020-10-24 23:49:39,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" is new
[2020-10-24 23:49:39,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-24 23:49:39,005][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-24 23:49:39,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-24 23:49:39,005][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-24 23:49:39,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-24 23:49:39,005][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-24 23:49:39,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-24 23:49:39,005][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-24 23:49:39,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-24 23:49:39,005][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-24 23:49:39,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-24 23:49:39,005][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-24 23:49:39,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-24 23:49:39,005][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-24 23:49:39,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-24 23:49:39,005][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-24 23:49:39,005][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset2
[2020-10-24 23:49:39,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk2 to top
[2020-10-24 23:49:39,005][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-24 23:49:39,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out2 to top
[2020-10-24 23:49:39,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-24 23:49:39,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out2 to top
[2020-10-24 23:49:39,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-24 23:49:39,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out2 to top
[2020-10-24 23:49:39,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" already exists
[2020-10-24 23:49:39,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out2 to top
[2020-10-24 23:49:39,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" already exists
[2020-10-24 23:49:39,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out2 to top
[2020-10-24 23:49:39,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" already exists
[2020-10-24 23:49:39,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out2 to top
[2020-10-24 23:49:39,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" already exists
[2020-10-24 23:49:39,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset2 to top
[2020-10-24 23:49:39,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" already exists
[2020-10-24 23:49:39,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all2 to top
[2020-10-24 23:49:39,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" already exists
[2020-10-24 23:49:39,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-24 23:49:39,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-24 23:49:39,006][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1
[2020-10-24 23:49:39,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis2 to top
[2020-10-24 23:49:39,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis2" is new
[2020-10-24 23:49:39,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis2 to top
[2020-10-24 23:49:39,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis2" is new
[2020-10-24 23:49:39,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl2 to top
[2020-10-24 23:49:39,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl2" is new
[2020-10-24 23:49:39,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix2 to top
[2020-10-24 23:49:39,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix2" is new
[2020-10-24 23:49:39,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk2 to top
[2020-10-24 23:49:39,007][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-24 23:49:39,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd2 to top
[2020-10-24 23:49:39,007][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" already exists
[2020-10-24 23:49:39,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc2 to top
[2020-10-24 23:49:39,007][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" already exists
[2020-10-24 23:49:39,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd2 to top
[2020-10-24 23:49:39,007][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" already exists
[2020-10-24 23:49:39,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc2 to top
[2020-10-24 23:49:39,008][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" already exists
[2020-10-24 23:49:39,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe1_rst to top
[2020-10-24 23:49:39,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-24 23:49:39,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe1_tx_valid to top
[2020-10-24 23:49:39,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-24 23:49:39,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe1_tx_afull to top
[2020-10-24 23:49:39,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-24 23:49:39,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe1_tx_overflow to top
[2020-10-24 23:49:39,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-24 23:49:39,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame to top
[2020-10-24 23:49:39,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-24 23:49:39,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe1_tx_data to top
[2020-10-24 23:49:39,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-24 23:49:39,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip to top
[2020-10-24 23:49:39,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-24 23:49:39,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port to top
[2020-10-24 23:49:39,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-24 23:49:39,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe1_rx_valid to top
[2020-10-24 23:49:39,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-24 23:49:39,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame to top
[2020-10-24 23:49:39,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-24 23:49:39,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe1_rx_data to top
[2020-10-24 23:49:39,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-24 23:49:39,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip to top
[2020-10-24 23:49:39,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-24 23:49:39,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe1_rx_source_port to top
[2020-10-24 23:49:39,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-24 23:49:39,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame to top
[2020-10-24 23:49:39,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-24 23:49:39,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun to top
[2020-10-24 23:49:39,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-24 23:49:39,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack to top
[2020-10-24 23:49:39,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-24 23:49:39,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_ack to top
[2020-10-24 23:49:39,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-24 23:49:39,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe1_led_up to top
[2020-10-24 23:49:39,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-24 23:49:39,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe1_led_rx to top
[2020-10-24 23:49:39,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-24 23:49:39,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe1_led_tx to top
[2020-10-24 23:49:39,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-24 23:49:39,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-24 23:49:39,010][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 23:49:39,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-24 23:49:39,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" is new
[2020-10-24 23:49:39,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-24 23:49:39,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" is new
[2020-10-24 23:49:39,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-24 23:49:39,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" is new
[2020-10-24 23:49:39,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-24 23:49:39,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" is new
[2020-10-24 23:49:39,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-24 23:49:39,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" is new
[2020-10-24 23:49:39,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-24 23:49:39,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" is new
[2020-10-24 23:49:39,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-24 23:49:39,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" is new
[2020-10-24 23:49:39,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-24 23:49:39,012][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" is new
[2020-10-24 23:49:39,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe1wb_err to top
[2020-10-24 23:49:39,012][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_err" is new
[2020-10-24 23:49:39,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-24 23:49:39,012][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" is new
[2020-10-24 23:49:39,012][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_wb2axi4lite
[2020-10-24 23:49:39,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-24 23:49:39,012][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" already exists
[2020-10-24 23:49:39,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-24 23:49:39,012][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" already exists
[2020-10-24 23:49:39,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-24 23:49:39,012][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" already exists
[2020-10-24 23:49:39,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-24 23:49:39,012][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" already exists
[2020-10-24 23:49:39,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-24 23:49:39,013][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" already exists
[2020-10-24 23:49:39,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-24 23:49:39,013][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" already exists
[2020-10-24 23:49:39,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-24 23:49:39,013][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" already exists
[2020-10-24 23:49:39,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-24 23:49:39,013][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" already exists
[2020-10-24 23:49:39,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-24 23:49:39,013][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" already exists
[2020-10-24 23:49:39,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-24 23:49:39,013][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 23:49:39,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-24 23:49:39,013][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-24 23:49:39,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-24 23:49:39,013][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-24 23:49:39,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-24 23:49:39,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-24 23:49:39,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-24 23:49:39,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-24 23:49:39,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-24 23:49:39,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-24 23:49:39,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-24 23:49:39,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-24 23:49:39,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-24 23:49:39,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-24 23:49:39,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-24 23:49:39,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-24 23:49:39,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-24 23:49:39,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-24 23:49:39,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-24 23:49:39,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-24 23:49:39,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-24 23:49:39,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-24 23:49:39,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-24 23:49:39,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-24 23:49:39,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-24 23:49:39,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-24 23:49:39,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-24 23:49:39,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-24 23:49:39,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-24 23:49:39,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-24 23:49:39,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-24 23:49:39,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-24 23:49:39,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-24 23:49:39,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-24 23:49:39,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-24 23:49:39,016][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-24 23:49:39,016][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-24 23:49:39,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-24 23:49:39,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-24 23:49:39,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-24 23:49:39,016][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-24 23:49:39,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-24 23:49:39,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-24 23:49:39,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-24 23:49:39,016][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-24 23:49:39,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-24 23:49:39,016][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-24 23:49:39,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-24 23:49:39,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-24 23:49:39,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-24 23:49:39,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-24 23:49:39,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-24 23:49:39,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-24 23:49:39,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-24 23:49:39,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-24 23:49:39,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-24 23:49:39,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-24 23:49:39,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-24 23:49:39,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-24 23:49:39,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-24 23:49:39,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-24 23:49:39,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-24 23:49:39,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-24 23:49:39,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-24 23:49:39,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-24 23:49:39,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-24 23:49:39,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-24 23:49:39,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-24 23:49:39,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-24 23:49:39,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-24 23:49:39,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-24 23:49:39,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-24 23:49:39,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-24 23:49:39,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-24 23:49:39,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-24 23:49:39,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-24 23:49:39,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-24 23:49:39,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-24 23:49:39,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-24 23:49:39,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-24 23:49:39,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-24 23:49:39,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-24 23:49:39,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-24 23:49:39,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-24 23:49:39,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-24 23:49:39,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-24 23:49:39,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-24 23:49:39,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-24 23:49:39,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-24 23:49:39,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-24 23:49:39,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-24 23:49:39,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-24 23:49:39,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-24 23:49:39,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-24 23:49:39,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-24 23:49:39,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-24 23:49:39,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-24 23:49:39,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-24 23:49:39,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-24 23:49:39,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-24 23:49:39,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-24 23:49:39,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-24 23:49:39,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-24 23:49:39,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-24 23:49:39,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-24 23:49:39,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-24 23:49:39,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-24 23:49:39,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-24 23:49:39,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-24 23:49:39,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-24 23:49:39,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-24 23:49:39,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-24 23:49:39,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-24 23:49:39,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-24 23:49:39,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-24 23:49:39,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-24 23:49:39,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-24 23:49:39,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-24 23:49:39,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-24 23:49:39,022][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-24 23:49:39,022][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-24 23:49:39,022][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-24 23:49:39,022][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-24 23:49:39,022][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-24 23:49:39,022][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-24 23:49:39,022][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-24 23:49:39,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-24 23:49:39,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-24 23:49:39,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-24 23:49:39,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-24 23:49:39,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-24 23:49:39,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-24 23:49:39,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-24 23:49:39,023][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-24 23:49:39,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-24 23:49:39,023][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-24 23:49:39,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-24 23:49:39,023][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-24 23:49:39,023][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n2
[2020-10-24 23:49:39,024][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p2
[2020-10-24 23:49:39,024][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n2
[2020-10-24 23:49:39,024][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p2
[2020-10-24 23:49:39,024][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-24 23:49:39,024][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-24 23:49:39,024][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 17 n_ports: 16
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_user_data_out
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_user_data_out
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in
[2020-10-24 23:49:39,024][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in
[2020-10-24 23:49:39,025][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out
[2020-10-24 23:49:39,026][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_user_data_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_ip_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_ip_user_data_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_port_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_port_user_data_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in
[2020-10-24 23:49:39,027][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr
[2020-10-24 23:49:39,028][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in
[2020-10-24 23:49:39,029][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_ip_in_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rx_source_port_in_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in
[2020-10-24 23:49:39,030][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all1
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out1
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out1
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-24 23:49:39,031][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_rx
[2020-10-24 23:49:39,032][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_tx
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_up
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rst
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_ack
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_data
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_port
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_valid
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_afull
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_data
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_overflow
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_valid
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_cyc
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_stb
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_we
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_ack
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_adr
[2020-10-24 23:49:39,033][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_i
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_o
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_err
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_rst
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_sel
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all2
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out2
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out2
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-24 23:49:39,034][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd2
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_rx
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_tx
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_up
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rst
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_ack
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_data
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun
[2020-10-24 23:49:39,035][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_port
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_valid
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_afull
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_data
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_overflow
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_valid
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_cyc
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_stb
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_we
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_ack
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_adr
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_i
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_o
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_err
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_rst
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_sel
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-24 23:49:39,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-24 23:49:39,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-24 23:49:39,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-24 23:49:39,039][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-24 23:49:39,042][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-24 23:49:39,042][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,042][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-24 23:49:39,042][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-24 23:49:39,042][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,042][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-24 23:49:39,042][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,042][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,042][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,042][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-24 23:49:39,042][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-24 23:49:39,042][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,042][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-24 23:49:39,042][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,042][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,042][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,042][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-24 23:49:39,042][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-24 23:49:39,042][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,042][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-24 23:49:39,042][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,043][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,043][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,043][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-24 23:49:39,043][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-24 23:49:39,043][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,043][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-24 23:49:39,043][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,043][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,043][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,043][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-24 23:49:39,043][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-24 23:49:39,043][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,043][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-24 23:49:39,043][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,043][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,043][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,043][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-24 23:49:39,043][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-24 23:49:39,043][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,043][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-24 23:49:39,043][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,043][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,043][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-24 23:49:39,043][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-24 23:49:39,044][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-24 23:49:39,044][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-24 23:49:39,044][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-24 23:49:39,044][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-24 23:49:39,044][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-24 23:49:39,044][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-24 23:49:39,044][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-24 23:49:39,044][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,044][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-24 23:49:39,044][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-24 23:49:39,044][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,044][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-24 23:49:39,044][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,044][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,044][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,044][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-24 23:49:39,045][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-24 23:49:39,045][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,045][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-24 23:49:39,045][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,045][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,045][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,045][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p2
[2020-10-24 23:49:39,045][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-24 23:49:39,045][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,045][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-24 23:49:39,045][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,046][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,046][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,046][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n2
[2020-10-24 23:49:39,046][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-24 23:49:39,046][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,046][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-24 23:49:39,046][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,046][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,046][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,046][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p2
[2020-10-24 23:49:39,046][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-24 23:49:39,047][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,047][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-24 23:49:39,047][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,047][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,047][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,047][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n2
[2020-10-24 23:49:39,047][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-24 23:49:39,047][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,047][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-24 23:49:39,047][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,047][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,047][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-24 23:49:39,048][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-24 23:49:39,048][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-24 23:49:39,048][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-24 23:49:39,048][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-24 23:49:39,048][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-24 23:49:39,048][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-24 23:49:39,048][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-24 23:49:39,048][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-24 23:49:39,048][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,048][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-24 23:49:39,048][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-24 23:49:39,049][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-24 23:49:39,049][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-24 23:49:39,049][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,049][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,049][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 23:49:39,049][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,049][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-24 23:49:39,049][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 23:49:39,049][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 23:49:39,049][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,049][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-24 23:49:39,050][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 23:49:39,050][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-24 23:49:39,050][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,050][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-24 23:49:39,050][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,050][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-24 23:49:39,050][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-24 23:49:39,050][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-24 23:49:39,050][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-24 23:49:39,050][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,050][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,051][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 23:49:39,051][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,051][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-24 23:49:39,051][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 23:49:39,051][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 23:49:39,051][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,051][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-24 23:49:39,051][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 23:49:39,051][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-24 23:49:39,051][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,051][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-24 23:49:39,051][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,051][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-24 23:49:39,051][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-24 23:49:39,051][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-24 23:49:39,051][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-24 23:49:39,051][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,051][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,052][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 23:49:39,052][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,052][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-24 23:49:39,052][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 23:49:39,052][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 23:49:39,052][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,052][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-24 23:49:39,052][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 23:49:39,052][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-24 23:49:39,052][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,052][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-24 23:49:39,052][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,052][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-24 23:49:39,052][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-24 23:49:39,052][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-24 23:49:39,052][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-24 23:49:39,052][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,052][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,052][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 23:49:39,052][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,052][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-24 23:49:39,052][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 23:49:39,052][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-24 23:49:39,052][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,053][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-24 23:49:39,053][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-24 23:49:39,053][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-24 23:49:39,053][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-24 23:49:39,053][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-24 23:49:39,053][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-24 23:49:39,053][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-24 23:49:39,053][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-24 23:49:39,053][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-24 23:49:39,053][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-24 23:49:39,053][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-24 23:49:39,053][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-24 23:49:39,053][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-24 23:49:39,053][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-24 23:49:39,053][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-24 23:49:39,053][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-24 23:49:39,053][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-24 23:49:39,053][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-24 23:49:39,053][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-24 23:49:39,053][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-24 23:49:39,053][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-24 23:49:39,053][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-24 23:49:39,053][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-24 23:49:39,053][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-24 23:49:39,054][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-24 23:49:39,054][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-24 23:49:39,054][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-24 23:49:39,054][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-24 23:49:39,054][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-24 23:49:39,054][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-24 23:49:39,054][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-24 23:49:39,054][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-24 23:49:39,054][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-24 23:49:39,054][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-24 23:49:39,054][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-24 23:49:39,054][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-24 23:49:39,054][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-24 23:49:39,054][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-24 23:49:39,054][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-24 23:49:39,054][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-24 23:49:39,054][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-24 23:49:39,054][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-24 23:49:39,054][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-24 23:49:39,054][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-24 23:49:39,054][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-24 23:49:39,054][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-24 23:49:39,055][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-24 23:49:39,055][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-24 23:49:39,055][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-24 23:49:39,055][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-24 23:49:39,055][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-24 23:49:39,055][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-24 23:49:39,055][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-24 23:49:39,055][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-24 23:49:39,055][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p2 on mgt_tx_p 
[2020-10-24 23:49:39,055][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p2 T35
[2020-10-24 23:49:39,055][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p2 None
[2020-10-24 23:49:39,055][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n2 on mgt_tx_n 
[2020-10-24 23:49:39,055][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n2 T36
[2020-10-24 23:49:39,055][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n2 None
[2020-10-24 23:49:39,055][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p2 on mgt_rx_p 
[2020-10-24 23:49:39,055][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p2 U38
[2020-10-24 23:49:39,055][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p2 None
[2020-10-24 23:49:39,055][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n2 on mgt_rx_n 
[2020-10-24 23:49:39,055][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n2 U39
[2020-10-24 23:49:39,055][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n2 None
[2020-10-24 23:49:39,055][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext on led 
[2020-10-24 23:49:39,055][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext AR13
[2020-10-24 23:49:39,055][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-24 23:49:39,055][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led1_gbe0_up_ext on led 
[2020-10-24 23:49:39,056][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led1_gbe0_up_ext AP13
[2020-10-24 23:49:39,056][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led1_gbe0_up_ext LVCMOS18
[2020-10-24 23:49:39,056][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext on led 
[2020-10-24 23:49:39,056][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext AR16
[2020-10-24 23:49:39,056][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-24 23:49:39,056][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led3_gbe1_up_ext on led 
[2020-10-24 23:49:39,056][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led3_gbe1_up_ext AP16
[2020-10-24 23:49:39,056][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led3_gbe1_up_ext LVCMOS18
[2020-10-24 23:49:39,056][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-24 23:49:39,056][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-24 23:49:39,056][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-24 23:49:39,056][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-24 23:49:39,056][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-24 23:49:39,056][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-24 23:49:39,056][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-24 23:49:39,056][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-24 23:49:39,056][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-24 23:49:39,056][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-24 23:49:39,056][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-24 23:49:39,056][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-24 23:49:39,057][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_ip
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_port
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-24 23:49:39,058][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-24 23:49:39,058][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-24 23:49:39,058][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-24 23:49:39,058][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-24 23:49:39,059][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_ip
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_port
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-24 23:49:39,060][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-24 23:49:39,061][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-24 23:49:39,061][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-24 23:49:39,119][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-24 23:49:39,120][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-24 23:49:39,120][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-24 23:49:39,159][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-24 23:49:39,159][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-24 23:49:39,159][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-24 23:49:39,230][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-24 23:49:39,230][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-24 23:49:39,230][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-24 23:49:39,230][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-24 23:49:39,230][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-24 23:49:39,230][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-24 23:49:39,230][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-24 23:49:39,230][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-24 23:49:39,230][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-24 23:49:39,230][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-24 23:49:39,230][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-24 23:49:39,230][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-24 23:49:39,230][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-24 23:49:39,230][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-24 23:49:39,231][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-24 23:49:39,231][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-24 23:49:39,232][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-24 23:49:39,232][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-24 23:49:39,233][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-24 23:49:39,233][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-24 23:49:39,233][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-24 23:49:39,233][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-24 23:49:39,233][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-24 23:49:39,233][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-24 23:49:39,233][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-24 23:49:39,233][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-24 23:49:39,233][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-24 23:49:39,233][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-24 23:49:39,233][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-24 23:49:39,233][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-24 23:49:39,233][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-24 23:49:39,233][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-24 23:49:39,233][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-24 23:49:39,233][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-24 23:49:39,233][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5c88>
[2020-10-24 23:49:39,233][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-24 23:49:39,233][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,233][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-24 23:49:39,234][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,234][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5cc0>
[2020-10-24 23:49:39,234][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-24 23:49:39,234][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,234][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-24 23:49:39,234][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,234][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5cf8>
[2020-10-24 23:49:39,234][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-24 23:49:39,234][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,234][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-24 23:49:39,234][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,234][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5d30>
[2020-10-24 23:49:39,234][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-24 23:49:39,234][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,234][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-24 23:49:39,234][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,234][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5d68>
[2020-10-24 23:49:39,234][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-24 23:49:39,234][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,234][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-24 23:49:39,234][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,235][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5da0>
[2020-10-24 23:49:39,235][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-24 23:49:39,235][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,235][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-24 23:49:39,235][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,235][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5dd8>
[2020-10-24 23:49:39,235][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-24 23:49:39,235][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,235][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-24 23:49:39,235][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,235][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5e10>
[2020-10-24 23:49:39,235][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-24 23:49:39,235][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,235][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-24 23:49:39,235][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,235][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5e48>
[2020-10-24 23:49:39,235][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p2 -> mgt_tx_p
[2020-10-24 23:49:39,235][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,235][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T35
[2020-10-24 23:49:39,235][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,236][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5e80>
[2020-10-24 23:49:39,236][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n2 -> mgt_tx_n
[2020-10-24 23:49:39,236][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,236][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T36
[2020-10-24 23:49:39,236][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,236][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5eb8>
[2020-10-24 23:49:39,236][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p2 -> mgt_rx_p
[2020-10-24 23:49:39,236][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,236][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U38
[2020-10-24 23:49:39,236][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,236][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5ef0>
[2020-10-24 23:49:39,236][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n2 -> mgt_rx_n
[2020-10-24 23:49:39,236][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,236][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U39
[2020-10-24 23:49:39,236][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,236][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5f28>
[2020-10-24 23:49:39,236][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext -> led
[2020-10-24 23:49:39,236][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,236][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-24 23:49:39,236][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,236][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-24 23:49:39,237][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5f60>
[2020-10-24 23:49:39,237][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led1_gbe0_up_ext -> led
[2020-10-24 23:49:39,237][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,237][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-24 23:49:39,237][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,237][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-24 23:49:39,237][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5f98>
[2020-10-24 23:49:39,237][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext -> led
[2020-10-24 23:49:39,237][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,237][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-24 23:49:39,237][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,237][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-24 23:49:39,237][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d901f5fd0>
[2020-10-24 23:49:39,237][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led3_gbe1_up_ext -> led
[2020-10-24 23:49:39,237][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,237][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-24 23:49:39,237][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,237][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-24 23:49:39,237][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8d90202048>
[2020-10-24 23:49:39,237][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-24 23:49:39,238][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-24 23:49:39,238][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-24 23:49:39,238][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-24 23:49:39,238][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-24 23:49:39,238][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8d901f5828>
[2020-10-24 23:49:39,238][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-24 23:49:39,238][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8d901f5860>
[2020-10-24 23:49:39,238][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-24 23:49:39,238][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8d901f5898>
[2020-10-24 23:49:39,238][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-24 23:49:39,238][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f8d901f58d0>
[2020-10-24 23:49:39,238][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-24 23:49:39,238][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f8d901f5908>
[2020-10-24 23:49:39,238][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-24 23:49:39,238][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8d901f5a58>
[2020-10-24 23:49:39,238][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-24 23:49:39,238][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8d901f5a90>
[2020-10-24 23:49:39,238][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-24 23:49:39,239][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8d901f5ac8>
[2020-10-24 23:49:39,239][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-24 23:49:39,239][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8d901f5b00>
[2020-10-24 23:49:39,239][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-24 23:49:39,239][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8d901f5b70>
[2020-10-24 23:49:39,239][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-24 23:49:39,239][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8d901f5ba8>
[2020-10-24 23:49:39,239][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-24 23:49:39,239][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8d901f5be0>
[2020-10-24 23:49:39,239][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-24 23:49:39,239][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8d901f5c18>
[2020-10-24 23:49:39,239][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-24 23:49:39,239][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8d901f5940>
[2020-10-24 23:49:39,239][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-24 23:49:39,239][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8d901f5978>
[2020-10-24 23:49:39,240][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-24 23:49:39,240][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8d901f59b0>
[2020-10-24 23:49:39,240][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-24 23:49:39,240][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8d901f59e8>
[2020-10-24 23:49:39,240][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-24 23:49:39,240][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8d90202080>
[2020-10-24 23:49:39,240][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 23:49:39,240][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8d902020b8>
[2020-10-24 23:49:39,240][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 23:49:39,240][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8d902020f0>
[2020-10-24 23:49:39,240][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 23:49:39,240][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8d90202128>
[2020-10-24 23:49:39,240][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 23:49:39,240][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8d90202160>
[2020-10-24 23:49:39,240][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 23:49:39,241][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8d90202198>
[2020-10-24 23:49:39,241][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-24 23:49:39,241][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN T35 [get_ports mgt_tx_p2]
set_property PACKAGE_PIN T36 [get_ports mgt_tx_n2]
set_property PACKAGE_PIN U38 [get_ports mgt_rx_p2]
set_property PACKAGE_PIN U39 [get_ports mgt_rx_n2]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-24 23:49:39,241][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-24 23:49:39,241][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-24 23:49:39,241][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-24 23:49:39,241][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-24 23:49:39,242][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-24 23:49:39,243][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-24 23:49:39,243][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-24 23:49:39,243][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-24 23:49:39,251][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-24 23:49:39,251][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-24 23:49:39,251][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-24 23:49:39,251][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/
[2020-10-24 23:49:39,251][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 00:17:05,617][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/core_info.tab
[2020-10-25 00:17:05,888][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/design_info.tab
[2020-10-25 00:17:05,888][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/git_info.tab
[2020-10-25 00:30:19,646][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-25 00:30:19,646][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-25 00:30:20,102][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-25 00:30:20,165][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-25 00:30:20,165][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-25 00:30:20,165][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-25 00:30:20,165][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-25 00:30:20,165][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-25 00:30:20,165][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-25 00:30:20,165][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-25 00:30:20,165][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-25 00:30:20,165][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-25 00:30:20,165][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-25 00:30:20,165][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-25 00:30:20,165][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-25 00:30:20,166][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-25 00:30:20,166][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-25 00:30:20,166][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-25 00:30:20,166][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-25 00:30:20,166][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-25 00:30:20,166][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-25 00:30:20,166][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-25 00:30:20,166][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-25 00:30:20,166][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-25 00:30:20,166][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source']
[2020-10-25 00:30:20,166][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-25 00:30:20,166][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output
[2020-10-25 00:30:20,166][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-25 00:30:20,166][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-25 00:30:20,167][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,167][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-25 00:30:20,167][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-25 00:30:20,168][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-25 00:30:20,168][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-25 00:30:20,168][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-25 00:30:20,168][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-25 00:30:20,168][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-25 00:30:20,168][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-25 00:30:20,168][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-25 00:30:20,168][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-25 00:30:20,168][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-25 00:30:20,168][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-25 00:30:20,168][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 00:30:20,168][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 00:30:20,168][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 00:30:20,168][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 00:30:20,168][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,168][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-25 00:30:20,169][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 00:30:20,169][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 00:30:20,169][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 00:30:20,169][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 00:30:20,169][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 00:30:20,169][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 00:30:20,169][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 00:30:20,169][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 00:30:20,169][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 00:30:20,169][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 00:30:20,169][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 00:30:20,169][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 00:30:20,170][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 00:30:20,170][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,170][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,170][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,170][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,170][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,170][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,170][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,170][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,170][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 00:30:20,170][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 00:30:20,170][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 00:30:20,171][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 00:30:20,171][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 00:30:20,172][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-25 00:30:20,173][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-25 00:30:20,174][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-25 00:30:20,174][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-25 00:30:20,175][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-25 00:30:20,175][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 00:30:20,175][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,175][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,175][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-25 00:30:20,175][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 00:30:20,175][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 00:30:20,175][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 00:30:20,175][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 00:30:20,176][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,176][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-25 00:30:20,176][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 00:30:20,176][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 00:30:20,176][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 00:30:20,176][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 00:30:20,176][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 00:30:20,176][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 00:30:20,176][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 00:30:20,176][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 00:30:20,176][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 00:30:20,176][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 00:30:20,177][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 00:30:20,177][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 00:30:20,177][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 00:30:20,177][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,177][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,177][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,177][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,177][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,177][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,177][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,177][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,177][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 00:30:20,178][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 00:30:20,178][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 00:30:20,178][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 00:30:20,178][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 00:30:20,178][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-25 00:30:20,179][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-25 00:30:20,179][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-25 00:30:20,179][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-25 00:30:20,180][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-25 00:30:20,180][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 00:30:20,180][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,180][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,180][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-25 00:30:20,180][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 00:30:20,180][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 00:30:20,180][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 00:30:20,181][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 00:30:20,181][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,181][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-25 00:30:20,181][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 00:30:20,181][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 00:30:20,181][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 00:30:20,181][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 00:30:20,181][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 00:30:20,181][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 00:30:20,181][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 00:30:20,181][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 00:30:20,181][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 00:30:20,181][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 00:30:20,181][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 00:30:20,182][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 00:30:20,182][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 00:30:20,182][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,182][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,182][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,182][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,182][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,182][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,182][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,182][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,182][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 00:30:20,182][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 00:30:20,182][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 00:30:20,183][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 00:30:20,183][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 00:30:20,183][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-25 00:30:20,184][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-25 00:30:20,184][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-25 00:30:20,184][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-25 00:30:20,184][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-25 00:30:20,185][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 00:30:20,185][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,185][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,185][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-25 00:30:20,186][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 00:30:20,186][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 00:30:20,186][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 00:30:20,186][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 00:30:20,186][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,186][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-25 00:30:20,187][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 00:30:20,187][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 41
[2020-10-25 00:30:20,187][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 00:30:20,188][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 00:30:20,188][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 00:30:20,188][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 00:30:20,188][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 00:30:20,188][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 00:30:20,188][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 00:30:20,191][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 00:30:20,191][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 00:30:20,191][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 40
[2020-10-25 00:30:20,192][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-25 00:30:20,192][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-25 00:30:20,192][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,192][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,202][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,202][slave.py:108][dec_route_add][DEBUG][MainThread]: 40
[2020-10-25 00:30:20,202][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-25 00:30:20,202][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,202][slave.py:111][dec_route_add][DEBUG][MainThread]: 40
[2020-10-25 00:30:20,205][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,208][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 00:30:20,208][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,208][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-25 00:30:20,208][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 00:30:20,208][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 00:30:20,208][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-25 00:30:20,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 00:30:20,209][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,209][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,209][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,209][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,209][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,211][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,214][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,215][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,215][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,215][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,215][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 00:30:20,215][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,215][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 00:30:20,215][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,215][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 00:30:20,215][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,215][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 00:30:20,215][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,215][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,215][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 00:30:20,215][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,215][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 00:30:20,215][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,215][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 00:30:20,215][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,215][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,215][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 00:30:20,215][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,215][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 00:30:20,216][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,216][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,216][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,216][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,216][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,216][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,216][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 00:30:20,216][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,216][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,216][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,216][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,216][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,218][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,221][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,221][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,221][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,221][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,221][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 00:30:20,221][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 00:30:20,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 00:30:20,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 00:30:20,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 00:30:20,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 00:30:20,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 00:30:20,222][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,222][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,222][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,222][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,222][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 00:30:20,222][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,222][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,222][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,222][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,222][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 00:30:20,222][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,223][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,223][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,223][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,223][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,223][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,223][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 00:30:20,223][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,223][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,223][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,223][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,223][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,223][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,223][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-25 00:30:20,223][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,223][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,223][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,223][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,223][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,223][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,223][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-25 00:30:20,223][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,224][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,224][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,224][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,224][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,224][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,224][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-25 00:30:20,224][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,224][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,224][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,224][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,224][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,224][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,224][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-25 00:30:20,224][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,224][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,224][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,224][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,224][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,227][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,229][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-25 00:30:20,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-25 00:30:20,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-25 00:30:20,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-25 00:30:20,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-25 00:30:20,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-25 00:30:20,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-25 00:30:20,232][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,232][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,232][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,232][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,232][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,232][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,232][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-25 00:30:20,232][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,232][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,232][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,232][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,232][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,232][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,232][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-25 00:30:20,232][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,232][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,232][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,232][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,232][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,232][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,232][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-25 00:30:20,232][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,232][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,232][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,232][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,232][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,232][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,232][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-25 00:30:20,233][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,233][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,233][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,233][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,233][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,233][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,233][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-25 00:30:20,233][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,233][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-25 00:30:20,233][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,233][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-25 00:30:20,233][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,233][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-25 00:30:20,233][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,233][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-25 00:30:20,233][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,233][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-25 00:30:20,233][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,233][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-25 00:30:20,233][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,233][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-25 00:30:20,236][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,238][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 00:30:20,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-25 00:30:20,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-25 00:30:20,241][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,241][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,241][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,241][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,241][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-25 00:30:20,242][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,242][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,242][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,242][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,242][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-25 00:30:20,242][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,242][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,242][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,242][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,242][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-25 00:30:20,242][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,242][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,242][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,242][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,242][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-25 00:30:20,242][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,242][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,242][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-25 00:30:20,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-25 00:30:20,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-25 00:30:20,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-25 00:30:20,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-25 00:30:20,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-25 00:30:20,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-25 00:30:20,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-25 00:30:20,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-25 00:30:20,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-25 00:30:20,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-25 00:30:20,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,248][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,251][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 00:30:20,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 00:30:20,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-25 00:30:20,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-25 00:30:20,253][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,253][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,254][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-25 00:30:20,254][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-25 00:30:20,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-25 00:30:20,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-25 00:30:20,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-25 00:30:20,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-25 00:30:20,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-25 00:30:20,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-25 00:30:20,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-25 00:30:20,260][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,261][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,261][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,261][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,261][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,261][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,261][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,261][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-25 00:30:20,261][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,261][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,261][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,261][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-25 00:30:20,261][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,261][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,261][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,261][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-25 00:30:20,262][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,262][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,262][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,262][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-25 00:30:20,262][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,262][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,262][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,262][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-25 00:30:20,262][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,262][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,262][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,262][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-25 00:30:20,262][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,262][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,262][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,262][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-25 00:30:20,262][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,262][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,262][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,262][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-25 00:30:20,262][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,262][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,262][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,262][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-25 00:30:20,262][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,262][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 00:30:20,262][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,262][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-25 00:30:20,262][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,262][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 00:30:20,262][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,263][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-25 00:30:20,263][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,263][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 00:30:20,263][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,263][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-25 00:30:20,263][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,263][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 00:30:20,263][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,263][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-25 00:30:20,263][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,263][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 00:30:20,263][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,263][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-25 00:30:20,263][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,263][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 00:30:20,263][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,263][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	152
[2020-10-25 00:30:20,263][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,263][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 00:30:20,263][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,263][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	156
[2020-10-25 00:30:20,263][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,263][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 00:30:20,263][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,263][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-25 00:30:20,263][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,264][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,264][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,264][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-25 00:30:20,264][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,264][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,264][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,264][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-25 00:30:20,264][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,264][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,264][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,264][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-25 00:30:20,264][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,264][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,265][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,265][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-25 00:30:20,265][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,265][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,265][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,265][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-25 00:30:20,265][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,265][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,265][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,265][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-25 00:30:20,265][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,265][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,265][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,265][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-25 00:30:20,265][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,265][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,265][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,265][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-25 00:30:20,265][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,265][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,265][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,265][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-25 00:30:20,265][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,265][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,265][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,265][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-25 00:30:20,265][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,266][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,266][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,266][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-25 00:30:20,266][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,266][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,266][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,266][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-25 00:30:20,266][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,266][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,266][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,266][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-25 00:30:20,266][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,266][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,266][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,266][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-25 00:30:20,266][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,266][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,266][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,266][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-25 00:30:20,266][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,266][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,266][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,266][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-25 00:30:20,266][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,266][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,266][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,266][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-25 00:30:20,267][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,267][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,267][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,267][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-25 00:30:20,267][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,267][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,267][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,267][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-25 00:30:20,267][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,267][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,267][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,267][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-25 00:30:20,267][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,267][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,267][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,267][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-25 00:30:20,267][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,267][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,267][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,267][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-25 00:30:20,267][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,267][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 00:30:20,267][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 00:30:20,268][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 00:30:20,268][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-25 00:30:20,268][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 152
[2020-10-25 00:30:20,269][slave.py:476][get_size][DEBUG][MainThread]: 156
[2020-10-25 00:30:20,272][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-25 00:30:20,277][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-25 00:30:20,278][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-25 00:30:20,278][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-25 00:30:20,278][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,278][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,278][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-25 00:30:20,278][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 00:30:20,279][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 00:30:20,279][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 00:30:20,279][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 00:30:20,279][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,279][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-25 00:30:20,279][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 00:30:20,279][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 00:30:20,279][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 00:30:20,279][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 00:30:20,279][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 00:30:20,279][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 00:30:20,279][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 00:30:20,279][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 00:30:20,279][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 00:30:20,280][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 00:30:20,280][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 00:30:20,280][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 00:30:20,280][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 00:30:20,280][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,280][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,280][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,280][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,280][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,280][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,280][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,281][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,281][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 00:30:20,281][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 00:30:20,281][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 00:30:20,281][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 00:30:20,281][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 00:30:20,281][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-25 00:30:20,282][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-25 00:30:20,282][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-25 00:30:20,282][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-25 00:30:20,282][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,282][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,282][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-25 00:30:20,282][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 00:30:20,283][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 00:30:20,283][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 00:30:20,283][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 00:30:20,283][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,283][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-25 00:30:20,283][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 00:30:20,283][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 00:30:20,283][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 00:30:20,283][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 00:30:20,283][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 00:30:20,283][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 00:30:20,283][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 00:30:20,283][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 00:30:20,284][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 00:30:20,284][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 00:30:20,284][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 00:30:20,284][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 00:30:20,284][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 00:30:20,284][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,284][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,284][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,285][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,285][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,285][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,285][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,285][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,285][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 00:30:20,285][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 00:30:20,285][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 00:30:20,285][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 00:30:20,285][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 00:30:20,286][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-25 00:30:20,286][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-25 00:30:20,287][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-25 00:30:20,287][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-25 00:30:20,287][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-25 00:30:20,287][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 00:30:20,287][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,287][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,288][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-25 00:30:20,288][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 00:30:20,288][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 00:30:20,288][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 00:30:20,288][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 00:30:20,288][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,288][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-25 00:30:20,288][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 00:30:20,289][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-25 00:30:20,289][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 00:30:20,289][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 00:30:20,289][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 00:30:20,289][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 00:30:20,289][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 00:30:20,289][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 00:30:20,289][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 00:30:20,289][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 00:30:20,289][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 00:30:20,289][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-25 00:30:20,290][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 00:30:20,290][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,290][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,290][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,291][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,291][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 00:30:20,291][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 00:30:20,291][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,291][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 00:30:20,291][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,292][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,292][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,292][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,292][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,292][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-25 00:30:20,292][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,292][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 00:30:20,292][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,292][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,292][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 00:30:20,292][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,292][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-25 00:30:20,292][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,292][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,292][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,292][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,292][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,293][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,293][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,293][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,293][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,293][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,294][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-25 00:30:20,294][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,294][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-25 00:30:20,294][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,294][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-25 00:30:20,294][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,294][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,294][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,294][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,294][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,294][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,294][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-25 00:30:20,294][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,294][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-25 00:30:20,294][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,294][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-25 00:30:20,295][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,295][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,295][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,295][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,295][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,295][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-25 00:30:20,295][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 00:30:20,295][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-25 00:30:20,295][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,295][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-25 00:30:20,295][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 00:30:20,295][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-25 00:30:20,295][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,295][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-25 00:30:20,296][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,296][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-25 00:30:20,296][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,296][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-25 00:30:20,296][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 00:30:20,296][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-25 00:30:20,296][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,296][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,296][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,296][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,296][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,296][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-25 00:30:20,296][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,297][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-25 00:30:20,297][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,297][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-25 00:30:20,297][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,297][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-25 00:30:20,297][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,297][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-25 00:30:20,297][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,297][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-25 00:30:20,297][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,297][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-25 00:30:20,297][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,297][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-25 00:30:20,297][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,297][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-25 00:30:20,297][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 00:30:20,297][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 00:30:20,297][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 00:30:20,297][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 00:30:20,297][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,297][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-25 00:30:20,297][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-25 00:30:20,298][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-25 00:30:20,298][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-25 00:30:20,299][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-25 00:30:20,299][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-25 00:30:20,299][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-25 00:30:20,299][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,300][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,300][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-25 00:30:20,300][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 00:30:20,300][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 00:30:20,300][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 00:30:20,300][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 00:30:20,300][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,300][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-25 00:30:20,300][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 00:30:20,300][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 00:30:20,301][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 00:30:20,301][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 00:30:20,301][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 00:30:20,301][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 00:30:20,301][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 00:30:20,301][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 00:30:20,301][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 00:30:20,301][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 00:30:20,301][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 00:30:20,301][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 00:30:20,301][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 00:30:20,302][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,302][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,302][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,302][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,302][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,302][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,302][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,302][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,302][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 00:30:20,302][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 00:30:20,302][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 00:30:20,302][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 00:30:20,302][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 00:30:20,303][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-25 00:30:20,303][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-25 00:30:20,304][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-25 00:30:20,304][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-25 00:30:20,304][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,304][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,305][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-25 00:30:20,305][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 00:30:20,305][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 00:30:20,305][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 00:30:20,305][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 00:30:20,305][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,306][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-25 00:30:20,306][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 00:30:20,306][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 00:30:20,306][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 00:30:20,306][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 00:30:20,306][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 00:30:20,306][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 00:30:20,306][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 00:30:20,306][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 00:30:20,307][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 00:30:20,307][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 00:30:20,307][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 00:30:20,307][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 00:30:20,307][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 00:30:20,307][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,307][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 00:30:20,307][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,307][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,308][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,308][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,308][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,308][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,308][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 00:30:20,308][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 00:30:20,308][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 00:30:20,308][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 00:30:20,308][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 00:30:20,308][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-25 00:30:20,309][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-25 00:30:20,310][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-25 00:30:20,310][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-25 00:30:20,310][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-25 00:30:20,310][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 00:30:20,310][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,310][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,310][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-25 00:30:20,311][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,311][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-25 00:30:20,311][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-25 00:30:20,311][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-25 00:30:20,313][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-25 00:30:20,313][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 00:30:20,314][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 00:30:20,315][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 00:30:20,316][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-25 00:30:20,316][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-25 00:30:20,316][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-25 00:30:20,316][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 00:30:20,316][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 00:30:20,316][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 00:30:20,316][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-25 00:30:20,316][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 00:30:20,316][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-25 00:30:20,316][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-25 00:30:20,316][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 9
[2020-10-25 00:30:20,317][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 00:30:20,317][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 00:30:20,317][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 00:30:20,317][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,318][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,318][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 9
[2020-10-25 00:30:20,318][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,318][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 00:30:20,318][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 9
[2020-10-25 00:30:20,318][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,319][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,319][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 00:30:20,319][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,319][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 00:30:20,319][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 00:30:20,319][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,319][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,319][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,319][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,319][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 00:30:20,319][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 00:30:20,319][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 00:30:20,320][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,320][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 00:30:20,320][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,320][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 00:30:20,320][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 00:30:20,320][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,321][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,321][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 00:30:20,321][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,321][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 00:30:20,321][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 00:30:20,321][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 00:30:20,321][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 00:30:20,321][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 00:30:20,322][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-25 00:30:20,322][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,322][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,322][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,322][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,322][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,322][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 00:30:20,322][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-25 00:30:20,322][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,322][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,322][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,322][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,322][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,322][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,322][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-25 00:30:20,322][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,322][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,322][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,322][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,322][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,322][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,322][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-25 00:30:20,322][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,322][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 00:30:20,322][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,323][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,323][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 00:30:20,323][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,324][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,324][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 00:30:20,324][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,324][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 00:30:20,324][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 00:30:20,324][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 00:30:20,324][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 00:30:20,324][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 00:30:20,324][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-25 00:30:20,324][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 00:30:20,324][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-25 00:30:20,324][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,324][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-25 00:30:20,324][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,325][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-25 00:30:20,325][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,325][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-25 00:30:20,325][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,325][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-25 00:30:20,325][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,325][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-25 00:30:20,325][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,325][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-25 00:30:20,325][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 00:30:20,325][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-25 00:30:20,325][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 00:30:20,325][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-25 00:30:20,325][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 00:30:20,325][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-25 00:30:20,325][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 00:30:20,325][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-25 00:30:20,325][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 00:30:20,325][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,325][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,325][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 00:30:20,325][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 00:30:20,326][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,327][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,327][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 00:30:20,327][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 00:30:20,327][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 00:30:20,327][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 00:30:20,327][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 00:30:20,327][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 00:30:20,327][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 00:30:20,327][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-25 00:30:20,327][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 00:30:20,327][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-25 00:30:20,327][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,327][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-25 00:30:20,327][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,327][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-25 00:30:20,327][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,327][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-25 00:30:20,327][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,327][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-25 00:30:20,328][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,328][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-25 00:30:20,328][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 00:30:20,328][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-25 00:30:20,328][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 00:30:20,328][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-25 00:30:20,328][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 00:30:20,328][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-25 00:30:20,328][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 00:30:20,328][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-25 00:30:20,328][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 00:30:20,328][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-25 00:30:20,328][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-25 00:30:20,328][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v0
[2020-10-25 00:30:20,328][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-25 00:30:20,328][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v1
[2020-10-25 00:30:20,329][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 00:30:20,330][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 00:30:20,330][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,330][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 00:30:20,330][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,330][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 00:30:20,330][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,330][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-25 00:30:20,330][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,330][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 00:30:20,330][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,330][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-25 00:30:20,330][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,330][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 00:30:20,330][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,331][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-25 00:30:20,331][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,331][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 00:30:20,331][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,331][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-25 00:30:20,331][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,331][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-25 00:30:20,331][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,331][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	589824
[2020-10-25 00:30:20,331][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,331][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-25 00:30:20,331][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,331][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-25 00:30:20,331][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,331][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-25 00:30:20,331][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,331][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	720896
[2020-10-25 00:30:20,331][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,331][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-25 00:30:20,331][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 00:30:20,331][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	721152
[2020-10-25 00:30:20,331][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 00:30:20,331][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-25 00:30:20,332][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-25 00:30:20,332][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-25 00:30:20,332][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-25 00:30:20,333][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-25 00:30:20,336][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-25 00:30:20,336][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-25 00:30:20,337][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,337][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,337][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,338][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,339][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0090', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B0094', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0098', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B009C', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,340][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-25 00:30:20,340][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-25 00:30:20,340][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-25 00:30:20,340][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 00:30:20,340][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,341][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,341][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,341][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,341][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,341][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,341][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 00:30:20,341][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-25 00:30:20,341][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-25 00:30:20,342][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-25 00:30:20,342][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,342][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,342][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-25 00:30:20,342][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-25 00:30:20,342][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-25 00:30:20,342][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-25 00:30:20,342][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-25 00:30:20,342][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,342][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,342][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-25 00:30:20,342][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-25 00:30:20,342][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 00:30:20,342][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 00:30:20,342][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 00:30:20,342][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,342][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,342][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-25 00:30:20,342][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 00:30:20,342][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-25 00:30:20,342][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-25 00:30:20,342][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-25 00:30:20,342][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,342][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,342][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-25 00:30:20,343][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-25 00:30:20,343][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-25 00:30:20,343][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-25 00:30:20,343][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-25 00:30:20,343][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,343][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,343][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-25 00:30:20,343][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-25 00:30:20,343][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 00:30:20,343][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 00:30:20,343][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 00:30:20,343][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,343][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,343][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-25 00:30:20,343][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 00:30:20,343][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 00:30:20,343][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 00:30:20,343][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 00:30:20,343][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,343][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,343][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-25 00:30:20,343][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 00:30:20,343][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 00:30:20,343][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 00:30:20,343][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 00:30:20,343][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,344][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,344][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-25 00:30:20,344][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 00:30:20,344][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 00:30:20,344][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 00:30:20,344][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 00:30:20,344][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,344][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,344][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-25 00:30:20,344][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 00:30:20,344][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 00:30:20,344][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 00:30:20,344][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 00:30:20,344][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,344][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,344][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-25 00:30:20,344][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 00:30:20,344][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 00:30:20,344][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 00:30:20,344][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 00:30:20,344][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,344][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,344][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-25 00:30:20,345][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 00:30:20,345][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 00:30:20,345][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 00:30:20,345][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 00:30:20,345][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,345][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,345][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-25 00:30:20,345][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 00:30:20,345][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 00:30:20,345][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 00:30:20,345][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 00:30:20,345][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,345][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,345][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-25 00:30:20,345][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 00:30:20,345][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 00:30:20,345][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 00:30:20,345][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 00:30:20,345][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,345][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,345][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-25 00:30:20,345][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 00:30:20,345][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 00:30:20,345][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 00:30:20,345][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 00:30:20,345][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,346][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,346][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-25 00:30:20,346][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 00:30:20,346][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 00:30:20,346][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 00:30:20,346][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 00:30:20,346][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,346][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,346][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-25 00:30:20,346][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 00:30:20,346][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 00:30:20,346][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 00:30:20,346][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 00:30:20,346][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,346][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,346][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-25 00:30:20,346][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 00:30:20,346][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 00:30:20,346][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 00:30:20,346][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 00:30:20,346][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,346][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,346][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-25 00:30:20,346][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 00:30:20,346][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 00:30:20,347][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 00:30:20,347][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 00:30:20,347][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,347][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,347][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-25 00:30:20,347][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 00:30:20,347][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 00:30:20,347][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 00:30:20,347][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 00:30:20,347][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,347][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,347][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-25 00:30:20,347][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 00:30:20,347][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 00:30:20,347][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 00:30:20,347][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 00:30:20,347][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,347][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,347][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-25 00:30:20,347][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 00:30:20,348][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 00:30:20,348][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 00:30:20,348][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 00:30:20,348][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,348][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,348][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-25 00:30:20,348][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 00:30:20,348][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 00:30:20,348][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 00:30:20,348][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 00:30:20,348][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,348][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,348][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-25 00:30:20,348][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 00:30:20,348][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 00:30:20,348][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 00:30:20,348][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 00:30:20,348][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,348][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,349][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-25 00:30:20,349][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 00:30:20,349][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 00:30:20,349][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 00:30:20,349][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 00:30:20,349][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,349][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,349][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-25 00:30:20,349][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 00:30:20,349][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 00:30:20,349][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 00:30:20,349][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 00:30:20,349][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,349][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,349][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-25 00:30:20,349][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 00:30:20,349][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 00:30:20,349][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 00:30:20,349][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 00:30:20,350][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,350][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,350][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-25 00:30:20,350][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 00:30:20,350][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 00:30:20,350][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 00:30:20,350][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 00:30:20,350][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,350][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,350][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-25 00:30:20,350][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 00:30:20,350][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 00:30:20,350][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 00:30:20,350][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 00:30:20,350][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,350][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,350][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-25 00:30:20,350][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 00:30:20,350][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 00:30:20,350][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 00:30:20,350][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 00:30:20,350][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,350][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,350][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-25 00:30:20,351][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 00:30:20,351][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 00:30:20,351][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 00:30:20,351][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 00:30:20,351][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,351][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,351][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-25 00:30:20,351][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 00:30:20,351][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 00:30:20,351][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 00:30:20,351][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 00:30:20,351][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,351][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,351][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-25 00:30:20,351][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 00:30:20,351][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 00:30:20,351][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 00:30:20,351][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 00:30:20,351][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,351][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,351][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-25 00:30:20,351][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 00:30:20,351][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 00:30:20,351][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 00:30:20,351][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 00:30:20,352][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,352][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,352][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-25 00:30:20,352][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 00:30:20,352][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 00:30:20,352][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 00:30:20,352][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 00:30:20,352][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,352][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,352][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-25 00:30:20,352][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 00:30:20,352][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 00:30:20,352][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 00:30:20,352][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 00:30:20,352][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,352][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,352][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-25 00:30:20,352][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 00:30:20,352][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 00:30:20,352][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 00:30:20,352][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 00:30:20,352][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,352][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,352][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-25 00:30:20,352][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 00:30:20,353][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 00:30:20,353][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 00:30:20,353][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 00:30:20,353][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,353][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,353][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-25 00:30:20,353][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 00:30:20,353][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-25 00:30:20,353][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-25 00:30:20,353][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-25 00:30:20,353][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,353][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,353][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-25 00:30:20,353][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_ip, Changed from: axi4lite_top.sw_reg.rst
[2020-10-25 00:30:20,353][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 00:30:20,353][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 00:30:20,353][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 00:30:20,353][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,353][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,353][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_ip, Field: rx_source_ip
[2020-10-25 00:30:20,353][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_port, Changed from: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 00:30:20,353][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 00:30:20,353][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 00:30:20,353][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 00:30:20,353][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,353][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0090', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,354][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_port, Field: rx_source_port
[2020-10-25 00:30:20,354][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 00:30:20,354][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 00:30:20,354][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 00:30:20,354][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 00:30:20,354][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,354][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B0094', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,354][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-25 00:30:20,354][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 00:30:20,354][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 00:30:20,354][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 00:30:20,354][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 00:30:20,354][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,354][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0098', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,354][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-25 00:30:20,354][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 00:30:20,354][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-25 00:30:20,354][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-25 00:30:20,354][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-25 00:30:20,354][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,354][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B009C', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,354][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-25 00:30:20,354][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-25 00:30:20,354][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-25 00:30:20,354][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-25 00:30:20,354][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-25 00:30:20,355][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,355][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-25 00:30:20,355][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-25 00:30:20,355][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-25 00:30:20,355][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 00:30:20,355][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 00:30:20,355][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 00:30:20,355][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,355][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-25 00:30:20,355][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-25 00:30:20,355][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 00:30:20,355][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 00:30:20,355][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 00:30:20,355][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 00:30:20,355][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,355][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-25 00:30:20,355][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-25 00:30:20,355][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 00:30:20,355][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 00:30:20,355][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 00:30:20,355][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 00:30:20,355][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,355][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-25 00:30:20,356][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-25 00:30:20,356][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 00:30:20,356][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 00:30:20,356][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-25 00:30:20,356][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-25 00:30:20,356][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-25 00:30:20,356][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-25 00:30:20,356][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-25 00:30:20,357][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0090000</tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-25 00:30:20,358][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0000</tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0004</tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0008</tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B000C</tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0010</tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0014</tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0018</tt></td>
[2020-10-25 00:30:20,359][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B001C</tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0020</tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0024</tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0028</tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B002C</tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0030</tt></td>
[2020-10-25 00:30:20,360][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0034</tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0038</tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B003C</tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0040</tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0044</tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0048</tt></td>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,361][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B004C</tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0050</tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0054</tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0058</tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B005C</tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0060</tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0064</tt></td>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,362][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0068</tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B006C</tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0070</tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0074</tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0078</tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B007C</tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0080</tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-25 00:30:20,363][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0084</tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0088</tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B008C</tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_ip"><tt><a href="#axi4lite_top.sw_reg.rx_source_ip">axi4lite_top.sw_reg.rx_source_ip</a></tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0090</tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_port"><tt><a href="#axi4lite_top.sw_reg.rx_source_port">axi4lite_top.sw_reg.rx_source_port</a></tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0094</tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0098</tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B009C</tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0100</tt></td>
[2020-10-25 00:30:20,364][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0104</tt></td>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B010C</tt></td>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0110</tt></td>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0114</tt></td>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 00:30:20,365][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-25 00:30:20,367][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-25 00:30:20,367][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-25 00:30:20,367][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 00:30:20,367][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-25 00:30:20,367][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-25 00:30:20,368][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-25 00:30:20,368][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx_direct
[2020-10-25 00:30:20,368][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,368][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-25 00:30:20,368][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,368][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-25 00:30:20,368][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,368][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-25 00:30:20,368][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,368][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-25 00:30:20,368][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,368][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,368][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,368][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-25 00:30:20,368][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,369][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-25 00:30:20,369][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-25 00:30:20,369][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-25 00:30:20,369][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-25 00:30:20,369][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-25 00:30:20,369][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-25 00:30:20,369][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-25 00:30:20,369][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-25 00:30:20,369][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,369][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,370][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,370][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,370][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,370][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,370][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,370][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,370][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,370][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,370][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-25 00:30:20,370][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,371][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-25 00:30:20,371][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,371][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-25 00:30:20,371][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,371][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-25 00:30:20,371][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,371][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-25 00:30:20,371][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,371][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-25 00:30:20,371][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,371][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-25 00:30:20,371][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,371][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-25 00:30:20,371][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,371][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-25 00:30:20,372][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,372][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-25 00:30:20,372][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,372][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-25 00:30:20,372][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,372][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-25 00:30:20,372][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,372][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-25 00:30:20,372][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,372][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-25 00:30:20,372][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,372][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-25 00:30:20,372][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,372][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-25 00:30:20,372][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,373][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,373][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,373][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-25 00:30:20,373][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,373][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-25 00:30:20,373][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,373][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-25 00:30:20,373][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,373][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-25 00:30:20,373][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,373][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-25 00:30:20,373][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,373][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-25 00:30:20,373][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,374][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-25 00:30:20,374][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,374][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-25 00:30:20,374][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,374][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-25 00:30:20,374][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,374][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-25 00:30:20,374][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,374][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-25 00:30:20,374][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,374][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-25 00:30:20,374][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,374][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-25 00:30:20,374][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,374][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-25 00:30:20,374][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,375][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-25 00:30:20,375][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,375][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-25 00:30:20,375][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,375][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-25 00:30:20,375][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,375][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-25 00:30:20,375][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,375][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-25 00:30:20,375][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,375][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-25 00:30:20,375][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,375][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-25 00:30:20,375][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,375][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-25 00:30:20,375][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,375][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-25 00:30:20,376][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,376][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-25 00:30:20,376][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,376][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-25 00:30:20,376][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,376][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-25 00:30:20,376][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,376][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-25 00:30:20,376][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,376][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-25 00:30:20,376][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,376][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-25 00:30:20,376][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,376][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-25 00:30:20,376][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,376][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-25 00:30:20,377][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,377][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-25 00:30:20,377][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,377][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-25 00:30:20,377][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,377][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-25 00:30:20,377][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,377][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-25 00:30:20,377][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,377][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-25 00:30:20,377][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,377][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-25 00:30:20,377][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,377][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-25 00:30:20,377][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,377][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-25 00:30:20,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-25 00:30:20,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-25 00:30:20,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-25 00:30:20,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-25 00:30:20,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-25 00:30:20,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-25 00:30:20,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-25 00:30:20,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-25 00:30:20,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-25 00:30:20,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-25 00:30:20,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-25 00:30:20,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-25 00:30:20,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-25 00:30:20,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-25 00:30:20,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-25 00:30:20,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-25 00:30:20,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,380][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-25 00:30:20,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,380][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-25 00:30:20,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,380][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-25 00:30:20,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,380][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-25 00:30:20,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,380][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-25 00:30:20,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,380][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-25 00:30:20,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,380][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-25 00:30:20,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,381][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-25 00:30:20,381][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,381][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-25 00:30:20,381][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-25 00:30:20,381][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-25 00:30:20,382][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx
[2020-10-25 00:30:20,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway to top
[2020-10-25 00:30:20,382][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-25 00:30:20,382][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 00:30:20,382][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,382][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" is new
[2020-10-25 00:30:20,382][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led1_gbe0_up
[2020-10-25 00:30:20,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway to top
[2020-10-25 00:30:20,382][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-25 00:30:20,382][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 00:30:20,382][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,382][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" is new
[2020-10-25 00:30:20,382][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx
[2020-10-25 00:30:20,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway to top
[2020-10-25 00:30:20,383][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-25 00:30:20,383][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 00:30:20,383][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,383][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" is new
[2020-10-25 00:30:20,383][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led3_gbe1_up
[2020-10-25 00:30:20,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway to top
[2020-10-25 00:30:20,383][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-25 00:30:20,383][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 00:30:20,383][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,383][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" is new
[2020-10-25 00:30:20,383][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_ip
[2020-10-25 00:30:20,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-25 00:30:20,383][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" is new
[2020-10-25 00:30:20,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out to top
[2020-10-25 00:30:20,383][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-25 00:30:20,383][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_port
[2020-10-25 00:30:20,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-25 00:30:20,384][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" is new
[2020-10-25 00:30:20,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out to top
[2020-10-25 00:30:20,384][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-25 00:30:20,384][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr
[2020-10-25 00:30:20,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in to top
[2020-10-25 00:30:20,384][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-25 00:30:20,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-25 00:30:20,384][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" is new
[2020-10-25 00:30:20,385][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxctr
[2020-10-25 00:30:20,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in to top
[2020-10-25 00:30:20,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-25 00:30:20,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-25 00:30:20,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" is new
[2020-10-25 00:30:20,385][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr
[2020-10-25 00:30:20,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in to top
[2020-10-25 00:30:20,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-25 00:30:20,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-25 00:30:20,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" is new
[2020-10-25 00:30:20,385][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxofctr
[2020-10-25 00:30:20,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in to top
[2020-10-25 00:30:20,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-25 00:30:20,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-25 00:30:20,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" is new
[2020-10-25 00:30:20,386][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl
[2020-10-25 00:30:20,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-25 00:30:20,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" is new
[2020-10-25 00:30:20,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-25 00:30:20,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,386][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status
[2020-10-25 00:30:20,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in to top
[2020-10-25 00:30:20,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-25 00:30:20,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-25 00:30:20,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" is new
[2020-10-25 00:30:20,386][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr
[2020-10-25 00:30:20,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in to top
[2020-10-25 00:30:20,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-25 00:30:20,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-25 00:30:20,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" is new
[2020-10-25 00:30:20,387][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txctr
[2020-10-25 00:30:20,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in to top
[2020-10-25 00:30:20,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-25 00:30:20,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-25 00:30:20,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" is new
[2020-10-25 00:30:20,387][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txfullctr
[2020-10-25 00:30:20,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in to top
[2020-10-25 00:30:20,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-25 00:30:20,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-25 00:30:20,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" is new
[2020-10-25 00:30:20,387][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txofctr
[2020-10-25 00:30:20,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in to top
[2020-10-25 00:30:20,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-25 00:30:20,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-25 00:30:20,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" is new
[2020-10-25 00:30:20,388][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl
[2020-10-25 00:30:20,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-25 00:30:20,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" is new
[2020-10-25 00:30:20,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-25 00:30:20,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,388][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status
[2020-10-25 00:30:20,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in to top
[2020-10-25 00:30:20,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-25 00:30:20,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-25 00:30:20,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" is new
[2020-10-25 00:30:20,388][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txvldctr
[2020-10-25 00:30:20,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in to top
[2020-10-25 00:30:20,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-25 00:30:20,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-25 00:30:20,389][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" is new
[2020-10-25 00:30:20,389][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_linkup
[2020-10-25 00:30:20,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in to top
[2020-10-25 00:30:20,389][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-25 00:30:20,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-25 00:30:20,389][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" is new
[2020-10-25 00:30:20,389][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt
[2020-10-25 00:30:20,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in to top
[2020-10-25 00:30:20,389][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-25 00:30:20,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-25 00:30:20,389][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" is new
[2020-10-25 00:30:20,389][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr
[2020-10-25 00:30:20,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in to top
[2020-10-25 00:30:20,389][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-25 00:30:20,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-25 00:30:20,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" is new
[2020-10-25 00:30:20,390][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxctr
[2020-10-25 00:30:20,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in to top
[2020-10-25 00:30:20,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-25 00:30:20,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-25 00:30:20,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" is new
[2020-10-25 00:30:20,390][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr
[2020-10-25 00:30:20,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in to top
[2020-10-25 00:30:20,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-25 00:30:20,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-25 00:30:20,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" is new
[2020-10-25 00:30:20,390][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxofctr
[2020-10-25 00:30:20,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in to top
[2020-10-25 00:30:20,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-25 00:30:20,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-25 00:30:20,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" is new
[2020-10-25 00:30:20,391][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl
[2020-10-25 00:30:20,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-25 00:30:20,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" is new
[2020-10-25 00:30:20,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-25 00:30:20,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,391][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status
[2020-10-25 00:30:20,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in to top
[2020-10-25 00:30:20,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-25 00:30:20,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-25 00:30:20,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" is new
[2020-10-25 00:30:20,391][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr
[2020-10-25 00:30:20,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in to top
[2020-10-25 00:30:20,392][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-25 00:30:20,392][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-25 00:30:20,392][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" is new
[2020-10-25 00:30:20,392][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txctr
[2020-10-25 00:30:20,392][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in to top
[2020-10-25 00:30:20,392][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-25 00:30:20,392][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-25 00:30:20,392][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" is new
[2020-10-25 00:30:20,392][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txfullctr
[2020-10-25 00:30:20,392][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in to top
[2020-10-25 00:30:20,392][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-25 00:30:20,392][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-25 00:30:20,392][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" is new
[2020-10-25 00:30:20,392][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txofctr
[2020-10-25 00:30:20,392][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in to top
[2020-10-25 00:30:20,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-25 00:30:20,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-25 00:30:20,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" is new
[2020-10-25 00:30:20,393][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl
[2020-10-25 00:30:20,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-25 00:30:20,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" is new
[2020-10-25 00:30:20,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-25 00:30:20,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,393][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status
[2020-10-25 00:30:20,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in to top
[2020-10-25 00:30:20,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-25 00:30:20,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-25 00:30:20,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" is new
[2020-10-25 00:30:20,394][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txvldctr
[2020-10-25 00:30:20,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in to top
[2020-10-25 00:30:20,394][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-25 00:30:20,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-25 00:30:20,394][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" is new
[2020-10-25 00:30:20,394][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_linkup
[2020-10-25 00:30:20,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in to top
[2020-10-25 00:30:20,394][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-25 00:30:20,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-25 00:30:20,394][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" is new
[2020-10-25 00:30:20,394][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt
[2020-10-25 00:30:20,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-25 00:30:20,395][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-25 00:30:20,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-25 00:30:20,395][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" is new
[2020-10-25 00:30:20,395][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_enable
[2020-10-25 00:30:20,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-25 00:30:20,395][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" is new
[2020-10-25 00:30:20,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out to top
[2020-10-25 00:30:20,395][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-25 00:30:20,395][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len
[2020-10-25 00:30:20,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-25 00:30:20,395][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" is new
[2020-10-25 00:30:20,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out to top
[2020-10-25 00:30:20,395][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-25 00:30:20,395][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_period
[2020-10-25 00:30:20,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-25 00:30:20,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" is new
[2020-10-25 00:30:20,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out to top
[2020-10-25 00:30:20,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-25 00:30:20,396][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rst
[2020-10-25 00:30:20,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-25 00:30:20,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" is new
[2020-10-25 00:30:20,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_user_data_out to top
[2020-10-25 00:30:20,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-25 00:30:20,396][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_ip
[2020-10-25 00:30:20,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in to top
[2020-10-25 00:30:20,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-25 00:30:20,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-25 00:30:20,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" is new
[2020-10-25 00:30:20,396][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_port
[2020-10-25 00:30:20,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in to top
[2020-10-25 00:30:20,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-25 00:30:20,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-25 00:30:20,397][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" is new
[2020-10-25 00:30:20,397][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl
[2020-10-25 00:30:20,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-25 00:30:20,397][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" is new
[2020-10-25 00:30:20,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-25 00:30:20,397][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-25 00:30:20,397][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status
[2020-10-25 00:30:20,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in to top
[2020-10-25 00:30:20,397][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-25 00:30:20,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-25 00:30:20,397][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" is new
[2020-10-25 00:30:20,397][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-25 00:30:20,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-25 00:30:20,397][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-25 00:30:20,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-25 00:30:20,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-25 00:30:20,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we to top
[2020-10-25 00:30:20,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_we" is new
[2020-10-25 00:30:20,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-25 00:30:20,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" is new
[2020-10-25 00:30:20,398][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-25 00:30:20,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-25 00:30:20,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-25 00:30:20,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-25 00:30:20,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-25 00:30:20,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr to top
[2020-10-25 00:30:20,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-25 00:30:20,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in to top
[2020-10-25 00:30:20,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-25 00:30:20,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out to top
[2020-10-25 00:30:20,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-25 00:30:20,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we to top
[2020-10-25 00:30:20,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-25 00:30:20,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr to top
[2020-10-25 00:30:20,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-25 00:30:20,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in to top
[2020-10-25 00:30:20,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-25 00:30:20,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out to top
[2020-10-25 00:30:20,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-25 00:30:20,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we to top
[2020-10-25 00:30:20,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-25 00:30:20,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr to top
[2020-10-25 00:30:20,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-25 00:30:20,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in to top
[2020-10-25 00:30:20,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-25 00:30:20,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out to top
[2020-10-25 00:30:20,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-25 00:30:20,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we to top
[2020-10-25 00:30:20,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-25 00:30:20,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr to top
[2020-10-25 00:30:20,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-25 00:30:20,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in to top
[2020-10-25 00:30:20,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-25 00:30:20,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out to top
[2020-10-25 00:30:20,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-25 00:30:20,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we to top
[2020-10-25 00:30:20,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-25 00:30:20,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr to top
[2020-10-25 00:30:20,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-25 00:30:20,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in to top
[2020-10-25 00:30:20,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-25 00:30:20,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out to top
[2020-10-25 00:30:20,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-25 00:30:20,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we to top
[2020-10-25 00:30:20,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-25 00:30:20,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-25 00:30:20,401][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" already exists
[2020-10-25 00:30:20,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we to top
[2020-10-25 00:30:20,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out_we" is new
[2020-10-25 00:30:20,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-25 00:30:20,401][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" already exists
[2020-10-25 00:30:20,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_direct_dest_port_out_we to top
[2020-10-25 00:30:20,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out_we" is new
[2020-10-25 00:30:20,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-25 00:30:20,401][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" already exists
[2020-10-25 00:30:20,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we to top
[2020-10-25 00:30:20,402][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we" is new
[2020-10-25 00:30:20,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-25 00:30:20,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" already exists
[2020-10-25 00:30:20,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we to top
[2020-10-25 00:30:20,402][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we" is new
[2020-10-25 00:30:20,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-25 00:30:20,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" already exists
[2020-10-25 00:30:20,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we to top
[2020-10-25 00:30:20,402][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we" is new
[2020-10-25 00:30:20,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-25 00:30:20,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" already exists
[2020-10-25 00:30:20,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we to top
[2020-10-25 00:30:20,402][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we" is new
[2020-10-25 00:30:20,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-25 00:30:20,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-25 00:30:20,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-25 00:30:20,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-25 00:30:20,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-25 00:30:20,403][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" already exists
[2020-10-25 00:30:20,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we to top
[2020-10-25 00:30:20,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we" is new
[2020-10-25 00:30:20,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-25 00:30:20,403][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" already exists
[2020-10-25 00:30:20,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we to top
[2020-10-25 00:30:20,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we" is new
[2020-10-25 00:30:20,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-25 00:30:20,403][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" already exists
[2020-10-25 00:30:20,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we to top
[2020-10-25 00:30:20,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we" is new
[2020-10-25 00:30:20,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-25 00:30:20,403][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" already exists
[2020-10-25 00:30:20,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we to top
[2020-10-25 00:30:20,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we" is new
[2020-10-25 00:30:20,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-25 00:30:20,404][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" already exists
[2020-10-25 00:30:20,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we to top
[2020-10-25 00:30:20,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we" is new
[2020-10-25 00:30:20,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-25 00:30:20,404][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" already exists
[2020-10-25 00:30:20,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we to top
[2020-10-25 00:30:20,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-25 00:30:20,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-25 00:30:20,404][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" already exists
[2020-10-25 00:30:20,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we to top
[2020-10-25 00:30:20,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we" is new
[2020-10-25 00:30:20,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-25 00:30:20,404][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" already exists
[2020-10-25 00:30:20,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we to top
[2020-10-25 00:30:20,405][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we" is new
[2020-10-25 00:30:20,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-25 00:30:20,405][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" already exists
[2020-10-25 00:30:20,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we to top
[2020-10-25 00:30:20,405][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we" is new
[2020-10-25 00:30:20,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-25 00:30:20,405][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" already exists
[2020-10-25 00:30:20,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we to top
[2020-10-25 00:30:20,405][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we" is new
[2020-10-25 00:30:20,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-25 00:30:20,405][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" already exists
[2020-10-25 00:30:20,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we to top
[2020-10-25 00:30:20,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we" is new
[2020-10-25 00:30:20,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-25 00:30:20,406][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" already exists
[2020-10-25 00:30:20,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we to top
[2020-10-25 00:30:20,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we" is new
[2020-10-25 00:30:20,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-25 00:30:20,406][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" already exists
[2020-10-25 00:30:20,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we to top
[2020-10-25 00:30:20,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we" is new
[2020-10-25 00:30:20,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-25 00:30:20,407][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" already exists
[2020-10-25 00:30:20,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we to top
[2020-10-25 00:30:20,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we" is new
[2020-10-25 00:30:20,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-25 00:30:20,407][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-25 00:30:20,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-25 00:30:20,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-25 00:30:20,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-25 00:30:20,407][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" already exists
[2020-10-25 00:30:20,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we to top
[2020-10-25 00:30:20,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we" is new
[2020-10-25 00:30:20,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-25 00:30:20,407][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" already exists
[2020-10-25 00:30:20,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we to top
[2020-10-25 00:30:20,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we" is new
[2020-10-25 00:30:20,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-25 00:30:20,408][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" already exists
[2020-10-25 00:30:20,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we to top
[2020-10-25 00:30:20,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we" is new
[2020-10-25 00:30:20,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-25 00:30:20,408][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" already exists
[2020-10-25 00:30:20,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we to top
[2020-10-25 00:30:20,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we" is new
[2020-10-25 00:30:20,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-25 00:30:20,408][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" already exists
[2020-10-25 00:30:20,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we to top
[2020-10-25 00:30:20,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we" is new
[2020-10-25 00:30:20,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-25 00:30:20,409][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" already exists
[2020-10-25 00:30:20,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we to top
[2020-10-25 00:30:20,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-25 00:30:20,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-25 00:30:20,409][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" already exists
[2020-10-25 00:30:20,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we to top
[2020-10-25 00:30:20,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we" is new
[2020-10-25 00:30:20,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-25 00:30:20,409][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" already exists
[2020-10-25 00:30:20,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we to top
[2020-10-25 00:30:20,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we" is new
[2020-10-25 00:30:20,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-25 00:30:20,409][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" already exists
[2020-10-25 00:30:20,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we to top
[2020-10-25 00:30:20,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we" is new
[2020-10-25 00:30:20,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-25 00:30:20,410][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" already exists
[2020-10-25 00:30:20,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we to top
[2020-10-25 00:30:20,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we" is new
[2020-10-25 00:30:20,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-25 00:30:20,410][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" already exists
[2020-10-25 00:30:20,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we to top
[2020-10-25 00:30:20,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we" is new
[2020-10-25 00:30:20,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-25 00:30:20,410][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" already exists
[2020-10-25 00:30:20,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we to top
[2020-10-25 00:30:20,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we" is new
[2020-10-25 00:30:20,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-25 00:30:20,411][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" already exists
[2020-10-25 00:30:20,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we to top
[2020-10-25 00:30:20,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we" is new
[2020-10-25 00:30:20,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-25 00:30:20,411][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" already exists
[2020-10-25 00:30:20,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_direct_rst_out_we to top
[2020-10-25 00:30:20,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out_we" is new
[2020-10-25 00:30:20,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-25 00:30:20,411][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" already exists
[2020-10-25 00:30:20,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we to top
[2020-10-25 00:30:20,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we" is new
[2020-10-25 00:30:20,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-25 00:30:20,411][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" already exists
[2020-10-25 00:30:20,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we to top
[2020-10-25 00:30:20,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in_we" is new
[2020-10-25 00:30:20,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-25 00:30:20,412][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" already exists
[2020-10-25 00:30:20,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we to top
[2020-10-25 00:30:20,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-25 00:30:20,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-25 00:30:20,412][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" already exists
[2020-10-25 00:30:20,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we to top
[2020-10-25 00:30:20,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we" is new
[2020-10-25 00:30:20,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in to top
[2020-10-25 00:30:20,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in" is new
[2020-10-25 00:30:20,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we to top
[2020-10-25 00:30:20,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in_we" is new
[2020-10-25 00:30:20,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_in to top
[2020-10-25 00:30:20,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in" is new
[2020-10-25 00:30:20,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we to top
[2020-10-25 00:30:20,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in_we" is new
[2020-10-25 00:30:20,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in to top
[2020-10-25 00:30:20,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in" is new
[2020-10-25 00:30:20,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we to top
[2020-10-25 00:30:20,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we" is new
[2020-10-25 00:30:20,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out to top
[2020-10-25 00:30:20,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out" is new
[2020-10-25 00:30:20,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we to top
[2020-10-25 00:30:20,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we" is new
[2020-10-25 00:30:20,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-25 00:30:20,413][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" already exists
[2020-10-25 00:30:20,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we to top
[2020-10-25 00:30:20,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we" is new
[2020-10-25 00:30:20,414][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_inst
[2020-10-25 00:30:20,414][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-25 00:30:20,414][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-25 00:30:20,414][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,414][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-25 00:30:20,414][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-25 00:30:20,414][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,414][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-25 00:30:20,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-25 00:30:20,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-25 00:30:20,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-25 00:30:20,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-25 00:30:20,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-25 00:30:20,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-25 00:30:20,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-25 00:30:20,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-25 00:30:20,415][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-25 00:30:20,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-25 00:30:20,415][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-25 00:30:20,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-25 00:30:20,415][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy0
[2020-10-25 00:30:20,415][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-25 00:30:20,415][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p0" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,415][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p0" is new
[2020-10-25 00:30:20,415][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-25 00:30:20,415][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n0" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,415][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n0" is new
[2020-10-25 00:30:20,415][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-25 00:30:20,415][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p0" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,415][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p0" is new
[2020-10-25 00:30:20,416][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-25 00:30:20,416][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n0" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,416][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n0" is new
[2020-10-25 00:30:20,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk0 to top
[2020-10-25 00:30:20,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" is new
[2020-10-25 00:30:20,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk0 to top
[2020-10-25 00:30:20,416][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-25 00:30:20,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out0 to top
[2020-10-25 00:30:20,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" is new
[2020-10-25 00:30:20,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out0 to top
[2020-10-25 00:30:20,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" is new
[2020-10-25 00:30:20,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd0 to top
[2020-10-25 00:30:20,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" is new
[2020-10-25 00:30:20,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc0 to top
[2020-10-25 00:30:20,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" is new
[2020-10-25 00:30:20,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock0 to top
[2020-10-25 00:30:20,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock0" is new
[2020-10-25 00:30:20,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out0 to top
[2020-10-25 00:30:20,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" is new
[2020-10-25 00:30:20,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd0 to top
[2020-10-25 00:30:20,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" is new
[2020-10-25 00:30:20,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc0 to top
[2020-10-25 00:30:20,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" is new
[2020-10-25 00:30:20,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset0 to top
[2020-10-25 00:30:20,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" is new
[2020-10-25 00:30:20,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all0 to top
[2020-10-25 00:30:20,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" is new
[2020-10-25 00:30:20,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out0 to top
[2020-10-25 00:30:20,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" is new
[2020-10-25 00:30:20,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out0 to top
[2020-10-25 00:30:20,418][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" is new
[2020-10-25 00:30:20,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-25 00:30:20,418][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-25 00:30:20,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-25 00:30:20,418][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-25 00:30:20,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-25 00:30:20,418][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-25 00:30:20,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-25 00:30:20,418][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-25 00:30:20,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-25 00:30:20,418][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-25 00:30:20,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-25 00:30:20,418][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-25 00:30:20,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 00:30:20,418][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-25 00:30:20,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-25 00:30:20,419][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-25 00:30:20,419][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset0
[2020-10-25 00:30:20,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk0 to top
[2020-10-25 00:30:20,419][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-25 00:30:20,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out0 to top
[2020-10-25 00:30:20,419][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-25 00:30:20,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out0 to top
[2020-10-25 00:30:20,419][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-25 00:30:20,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out0 to top
[2020-10-25 00:30:20,419][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" already exists
[2020-10-25 00:30:20,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out0 to top
[2020-10-25 00:30:20,419][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" already exists
[2020-10-25 00:30:20,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out0 to top
[2020-10-25 00:30:20,419][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" already exists
[2020-10-25 00:30:20,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out0 to top
[2020-10-25 00:30:20,419][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" already exists
[2020-10-25 00:30:20,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset0 to top
[2020-10-25 00:30:20,419][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" already exists
[2020-10-25 00:30:20,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all0 to top
[2020-10-25 00:30:20,420][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" already exists
[2020-10-25 00:30:20,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 00:30:20,420][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 00:30:20,420][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0
[2020-10-25 00:30:20,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis0 to top
[2020-10-25 00:30:20,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis0" is new
[2020-10-25 00:30:20,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis0 to top
[2020-10-25 00:30:20,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis0" is new
[2020-10-25 00:30:20,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl0 to top
[2020-10-25 00:30:20,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl0" is new
[2020-10-25 00:30:20,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix0 to top
[2020-10-25 00:30:20,421][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix0" is new
[2020-10-25 00:30:20,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk0 to top
[2020-10-25 00:30:20,421][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-25 00:30:20,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd0 to top
[2020-10-25 00:30:20,421][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" already exists
[2020-10-25 00:30:20,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc0 to top
[2020-10-25 00:30:20,421][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" already exists
[2020-10-25 00:30:20,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd0 to top
[2020-10-25 00:30:20,421][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" already exists
[2020-10-25 00:30:20,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc0 to top
[2020-10-25 00:30:20,421][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" already exists
[2020-10-25 00:30:20,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe0_rst to top
[2020-10-25 00:30:20,421][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-25 00:30:20,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid to top
[2020-10-25 00:30:20,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-25 00:30:20,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull to top
[2020-10-25 00:30:20,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-25 00:30:20,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow to top
[2020-10-25 00:30:20,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-25 00:30:20,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame to top
[2020-10-25 00:30:20,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-25 00:30:20,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data to top
[2020-10-25 00:30:20,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-25 00:30:20,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip to top
[2020-10-25 00:30:20,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-25 00:30:20,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port to top
[2020-10-25 00:30:20,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-25 00:30:20,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid to top
[2020-10-25 00:30:20,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-25 00:30:20,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame to top
[2020-10-25 00:30:20,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-25 00:30:20,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data to top
[2020-10-25 00:30:20,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-25 00:30:20,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip to top
[2020-10-25 00:30:20,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-25 00:30:20,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port to top
[2020-10-25 00:30:20,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-25 00:30:20,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame to top
[2020-10-25 00:30:20,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-25 00:30:20,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun to top
[2020-10-25 00:30:20,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-25 00:30:20,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack to top
[2020-10-25 00:30:20,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-25 00:30:20,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack to top
[2020-10-25 00:30:20,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-25 00:30:20,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe0_led_up to top
[2020-10-25 00:30:20,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-25 00:30:20,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx to top
[2020-10-25 00:30:20,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-25 00:30:20,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx to top
[2020-10-25 00:30:20,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-25 00:30:20,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-25 00:30:20,425][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 00:30:20,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-25 00:30:20,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" is new
[2020-10-25 00:30:20,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-25 00:30:20,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" is new
[2020-10-25 00:30:20,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-25 00:30:20,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" is new
[2020-10-25 00:30:20,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-25 00:30:20,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" is new
[2020-10-25 00:30:20,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-25 00:30:20,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" is new
[2020-10-25 00:30:20,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-25 00:30:20,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" is new
[2020-10-25 00:30:20,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-25 00:30:20,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" is new
[2020-10-25 00:30:20,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-25 00:30:20,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" is new
[2020-10-25 00:30:20,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_err to top
[2020-10-25 00:30:20,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_err" is new
[2020-10-25 00:30:20,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-25 00:30:20,427][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" is new
[2020-10-25 00:30:20,427][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite
[2020-10-25 00:30:20,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-25 00:30:20,427][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" already exists
[2020-10-25 00:30:20,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-25 00:30:20,427][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" already exists
[2020-10-25 00:30:20,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-25 00:30:20,427][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" already exists
[2020-10-25 00:30:20,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-25 00:30:20,427][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" already exists
[2020-10-25 00:30:20,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-25 00:30:20,427][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" already exists
[2020-10-25 00:30:20,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-25 00:30:20,427][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" already exists
[2020-10-25 00:30:20,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-25 00:30:20,428][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" already exists
[2020-10-25 00:30:20,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-25 00:30:20,428][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" already exists
[2020-10-25 00:30:20,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-25 00:30:20,428][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" already exists
[2020-10-25 00:30:20,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-25 00:30:20,428][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 00:30:20,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-25 00:30:20,428][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-25 00:30:20,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-25 00:30:20,428][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-25 00:30:20,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-25 00:30:20,428][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-25 00:30:20,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-25 00:30:20,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-25 00:30:20,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-25 00:30:20,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-25 00:30:20,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-25 00:30:20,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-25 00:30:20,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-25 00:30:20,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-25 00:30:20,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-25 00:30:20,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-25 00:30:20,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-25 00:30:20,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-25 00:30:20,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-25 00:30:20,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-25 00:30:20,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-25 00:30:20,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-25 00:30:20,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-25 00:30:20,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-25 00:30:20,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-25 00:30:20,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-25 00:30:20,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-25 00:30:20,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-25 00:30:20,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-25 00:30:20,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-25 00:30:20,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-25 00:30:20,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-25 00:30:20,431][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-25 00:30:20,431][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-25 00:30:20,431][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-25 00:30:20,431][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-25 00:30:20,431][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy3
[2020-10-25 00:30:20,431][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-25 00:30:20,431][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p3" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,431][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p3" is new
[2020-10-25 00:30:20,431][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-25 00:30:20,431][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n3" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,431][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n3" is new
[2020-10-25 00:30:20,431][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-25 00:30:20,431][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p3" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,431][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p3" is new
[2020-10-25 00:30:20,431][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-25 00:30:20,432][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n3" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,432][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n3" is new
[2020-10-25 00:30:20,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk3 to top
[2020-10-25 00:30:20,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" is new
[2020-10-25 00:30:20,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk3 to top
[2020-10-25 00:30:20,432][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-25 00:30:20,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out3 to top
[2020-10-25 00:30:20,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" is new
[2020-10-25 00:30:20,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out3 to top
[2020-10-25 00:30:20,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" is new
[2020-10-25 00:30:20,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd3 to top
[2020-10-25 00:30:20,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" is new
[2020-10-25 00:30:20,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc3 to top
[2020-10-25 00:30:20,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" is new
[2020-10-25 00:30:20,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock3 to top
[2020-10-25 00:30:20,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock3" is new
[2020-10-25 00:30:20,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out3 to top
[2020-10-25 00:30:20,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" is new
[2020-10-25 00:30:20,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd3 to top
[2020-10-25 00:30:20,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" is new
[2020-10-25 00:30:20,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc3 to top
[2020-10-25 00:30:20,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" is new
[2020-10-25 00:30:20,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset3 to top
[2020-10-25 00:30:20,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" is new
[2020-10-25 00:30:20,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all3 to top
[2020-10-25 00:30:20,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" is new
[2020-10-25 00:30:20,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out3 to top
[2020-10-25 00:30:20,434][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" is new
[2020-10-25 00:30:20,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out3 to top
[2020-10-25 00:30:20,434][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" is new
[2020-10-25 00:30:20,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-25 00:30:20,434][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-25 00:30:20,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-25 00:30:20,434][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-25 00:30:20,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-25 00:30:20,434][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-25 00:30:20,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-25 00:30:20,434][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-25 00:30:20,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-25 00:30:20,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-25 00:30:20,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-25 00:30:20,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-25 00:30:20,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 00:30:20,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 00:30:20,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-25 00:30:20,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-25 00:30:20,435][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset3
[2020-10-25 00:30:20,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk3 to top
[2020-10-25 00:30:20,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-25 00:30:20,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out3 to top
[2020-10-25 00:30:20,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-25 00:30:20,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out3 to top
[2020-10-25 00:30:20,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-25 00:30:20,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out3 to top
[2020-10-25 00:30:20,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" already exists
[2020-10-25 00:30:20,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out3 to top
[2020-10-25 00:30:20,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" already exists
[2020-10-25 00:30:20,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out3 to top
[2020-10-25 00:30:20,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" already exists
[2020-10-25 00:30:20,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out3 to top
[2020-10-25 00:30:20,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" already exists
[2020-10-25 00:30:20,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset3 to top
[2020-10-25 00:30:20,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" already exists
[2020-10-25 00:30:20,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all3 to top
[2020-10-25 00:30:20,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" already exists
[2020-10-25 00:30:20,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 00:30:20,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 00:30:20,436][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1
[2020-10-25 00:30:20,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis3 to top
[2020-10-25 00:30:20,436][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis3" is new
[2020-10-25 00:30:20,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis3 to top
[2020-10-25 00:30:20,437][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis3" is new
[2020-10-25 00:30:20,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl3 to top
[2020-10-25 00:30:20,437][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl3" is new
[2020-10-25 00:30:20,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix3 to top
[2020-10-25 00:30:20,437][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix3" is new
[2020-10-25 00:30:20,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk3 to top
[2020-10-25 00:30:20,437][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-25 00:30:20,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd3 to top
[2020-10-25 00:30:20,437][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" already exists
[2020-10-25 00:30:20,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc3 to top
[2020-10-25 00:30:20,437][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" already exists
[2020-10-25 00:30:20,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd3 to top
[2020-10-25 00:30:20,438][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" already exists
[2020-10-25 00:30:20,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc3 to top
[2020-10-25 00:30:20,438][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" already exists
[2020-10-25 00:30:20,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe1_rst to top
[2020-10-25 00:30:20,438][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-25 00:30:20,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid to top
[2020-10-25 00:30:20,438][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-25 00:30:20,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull to top
[2020-10-25 00:30:20,438][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-25 00:30:20,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow to top
[2020-10-25 00:30:20,439][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-25 00:30:20,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame to top
[2020-10-25 00:30:20,439][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-25 00:30:20,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data to top
[2020-10-25 00:30:20,439][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-25 00:30:20,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip to top
[2020-10-25 00:30:20,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-25 00:30:20,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port to top
[2020-10-25 00:30:20,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-25 00:30:20,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid to top
[2020-10-25 00:30:20,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-25 00:30:20,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame to top
[2020-10-25 00:30:20,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-25 00:30:20,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data to top
[2020-10-25 00:30:20,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-25 00:30:20,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip to top
[2020-10-25 00:30:20,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-25 00:30:20,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port to top
[2020-10-25 00:30:20,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-25 00:30:20,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame to top
[2020-10-25 00:30:20,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-25 00:30:20,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun to top
[2020-10-25 00:30:20,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-25 00:30:20,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack to top
[2020-10-25 00:30:20,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-25 00:30:20,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack to top
[2020-10-25 00:30:20,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-25 00:30:20,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe1_led_up to top
[2020-10-25 00:30:20,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-25 00:30:20,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx to top
[2020-10-25 00:30:20,442][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-25 00:30:20,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx to top
[2020-10-25 00:30:20,442][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-25 00:30:20,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-25 00:30:20,442][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 00:30:20,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-25 00:30:20,442][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" is new
[2020-10-25 00:30:20,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-25 00:30:20,442][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" is new
[2020-10-25 00:30:20,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-25 00:30:20,442][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" is new
[2020-10-25 00:30:20,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-25 00:30:20,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" is new
[2020-10-25 00:30:20,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-25 00:30:20,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" is new
[2020-10-25 00:30:20,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-25 00:30:20,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" is new
[2020-10-25 00:30:20,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-25 00:30:20,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" is new
[2020-10-25 00:30:20,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-25 00:30:20,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" is new
[2020-10-25 00:30:20,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_err to top
[2020-10-25 00:30:20,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_err" is new
[2020-10-25 00:30:20,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-25 00:30:20,444][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" is new
[2020-10-25 00:30:20,444][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite
[2020-10-25 00:30:20,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-25 00:30:20,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" already exists
[2020-10-25 00:30:20,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-25 00:30:20,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" already exists
[2020-10-25 00:30:20,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-25 00:30:20,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" already exists
[2020-10-25 00:30:20,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-25 00:30:20,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" already exists
[2020-10-25 00:30:20,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-25 00:30:20,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" already exists
[2020-10-25 00:30:20,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-25 00:30:20,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" already exists
[2020-10-25 00:30:20,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-25 00:30:20,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" already exists
[2020-10-25 00:30:20,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-25 00:30:20,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" already exists
[2020-10-25 00:30:20,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-25 00:30:20,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" already exists
[2020-10-25 00:30:20,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-25 00:30:20,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 00:30:20,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-25 00:30:20,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-25 00:30:20,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-25 00:30:20,446][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-25 00:30:20,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-25 00:30:20,446][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-25 00:30:20,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-25 00:30:20,446][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-25 00:30:20,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-25 00:30:20,446][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-25 00:30:20,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-25 00:30:20,446][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-25 00:30:20,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-25 00:30:20,447][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-25 00:30:20,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-25 00:30:20,447][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-25 00:30:20,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-25 00:30:20,447][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-25 00:30:20,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-25 00:30:20,447][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-25 00:30:20,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-25 00:30:20,447][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-25 00:30:20,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-25 00:30:20,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-25 00:30:20,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-25 00:30:20,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-25 00:30:20,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-25 00:30:20,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-25 00:30:20,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-25 00:30:20,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-25 00:30:20,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-25 00:30:20,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-25 00:30:20,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-25 00:30:20,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-25 00:30:20,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-25 00:30:20,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-25 00:30:20,449][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-25 00:30:20,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-25 00:30:20,449][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 00:30:20,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-25 00:30:20,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-25 00:30:20,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-25 00:30:20,449][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-25 00:30:20,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-25 00:30:20,450][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-25 00:30:20,450][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-25 00:30:20,450][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-25 00:30:20,450][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-25 00:30:20,450][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-25 00:30:20,450][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-25 00:30:20,450][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-25 00:30:20,450][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-25 00:30:20,450][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-25 00:30:20,450][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-25 00:30:20,450][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-25 00:30:20,451][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-25 00:30:20,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-25 00:30:20,451][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-25 00:30:20,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-25 00:30:20,451][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-25 00:30:20,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-25 00:30:20,451][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-25 00:30:20,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-25 00:30:20,451][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-25 00:30:20,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-25 00:30:20,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-25 00:30:20,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-25 00:30:20,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-25 00:30:20,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-25 00:30:20,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-25 00:30:20,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-25 00:30:20,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-25 00:30:20,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-25 00:30:20,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-25 00:30:20,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-25 00:30:20,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-25 00:30:20,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-25 00:30:20,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-25 00:30:20,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-25 00:30:20,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-25 00:30:20,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-25 00:30:20,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-25 00:30:20,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-25 00:30:20,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-25 00:30:20,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-25 00:30:20,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-25 00:30:20,454][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-25 00:30:20,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-25 00:30:20,454][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-25 00:30:20,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-25 00:30:20,454][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-25 00:30:20,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-25 00:30:20,454][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-25 00:30:20,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-25 00:30:20,454][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-25 00:30:20,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-25 00:30:20,454][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-25 00:30:20,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-25 00:30:20,455][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-25 00:30:20,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-25 00:30:20,455][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-25 00:30:20,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-25 00:30:20,455][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-25 00:30:20,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-25 00:30:20,455][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-25 00:30:20,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-25 00:30:20,455][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-25 00:30:20,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-25 00:30:20,455][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-25 00:30:20,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-25 00:30:20,456][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-25 00:30:20,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-25 00:30:20,456][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-25 00:30:20,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-25 00:30:20,456][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-25 00:30:20,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-25 00:30:20,456][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-25 00:30:20,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-25 00:30:20,457][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-25 00:30:20,457][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-25 00:30:20,457][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-25 00:30:20,457][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,457][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-25 00:30:20,457][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-25 00:30:20,457][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-25 00:30:20,457][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-25 00:30:20,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-25 00:30:20,457][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-25 00:30:20,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-25 00:30:20,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-25 00:30:20,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-25 00:30:20,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-25 00:30:20,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-25 00:30:20,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-25 00:30:20,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-25 00:30:20,459][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-25 00:30:20,459][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-25 00:30:20,459][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 00:30:20,459][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-25 00:30:20,459][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-25 00:30:20,459][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-25 00:30:20,459][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-25 00:30:20,459][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n0
[2020-10-25 00:30:20,459][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p0
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n0
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p0
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n3
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p3
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n3
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p3
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-25 00:30:20,460][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-25 00:30:20,460][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 17 n_ports: 16
[2020-10-25 00:30:20,460][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway
[2020-10-25 00:30:20,460][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway
[2020-10-25 00:30:20,460][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway
[2020-10-25 00:30:20,460][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in
[2020-10-25 00:30:20,461][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in
[2020-10-25 00:30:20,462][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in
[2020-10-25 00:30:20,463][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_user_data_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in
[2020-10-25 00:30:20,464][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we
[2020-10-25 00:30:20,465][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr
[2020-10-25 00:30:20,466][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we
[2020-10-25 00:30:20,467][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in
[2020-10-25 00:30:20,468][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all0
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out0
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out0
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-25 00:30:20,469][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix0
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl0
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis0
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis0
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-25 00:30:20,470][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd0
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_up
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rst
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data
[2020-10-25 00:30:20,471][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack
[2020-10-25 00:30:20,472][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_err
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all3
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out3
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out3
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-25 00:30:20,473][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc3
[2020-10-25 00:30:20,474][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd3
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc3
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd3
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_up
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rst
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame
[2020-10-25 00:30:20,475][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_err
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-25 00:30:20,476][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-25 00:30:20,477][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-25 00:30:20,478][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-25 00:30:20,479][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-25 00:30:20,480][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-25 00:30:20,483][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-25 00:30:20,483][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,483][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-25 00:30:20,483][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-25 00:30:20,483][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,483][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 00:30:20,483][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,484][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,484][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,484][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-25 00:30:20,484][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-25 00:30:20,484][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,484][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 00:30:20,484][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,484][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,484][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,484][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p0
[2020-10-25 00:30:20,484][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-25 00:30:20,484][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,484][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 00:30:20,484][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,484][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,484][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,484][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n0
[2020-10-25 00:30:20,484][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-25 00:30:20,484][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,484][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 00:30:20,485][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,485][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,485][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,485][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p0
[2020-10-25 00:30:20,485][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-25 00:30:20,485][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,485][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 00:30:20,485][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,485][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,485][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,485][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n0
[2020-10-25 00:30:20,485][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-25 00:30:20,485][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,485][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 00:30:20,485][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,485][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,485][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-25 00:30:20,485][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-25 00:30:20,485][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-25 00:30:20,485][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-25 00:30:20,486][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-25 00:30:20,486][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-25 00:30:20,486][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-25 00:30:20,486][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-25 00:30:20,486][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-25 00:30:20,486][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,486][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-25 00:30:20,486][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-25 00:30:20,486][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,486][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 00:30:20,486][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,486][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,486][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,486][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-25 00:30:20,486][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-25 00:30:20,486][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,486][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 00:30:20,486][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,486][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,486][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,486][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p3
[2020-10-25 00:30:20,486][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-25 00:30:20,487][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,487][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 00:30:20,487][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,487][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,487][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,487][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n3
[2020-10-25 00:30:20,487][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-25 00:30:20,487][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,487][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 00:30:20,487][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,487][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,487][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,487][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p3
[2020-10-25 00:30:20,487][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-25 00:30:20,487][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,487][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 00:30:20,487][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,487][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,487][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,487][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n3
[2020-10-25 00:30:20,487][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-25 00:30:20,487][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,488][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 00:30:20,488][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,488][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,488][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-25 00:30:20,488][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-25 00:30:20,488][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-25 00:30:20,488][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-25 00:30:20,488][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-25 00:30:20,488][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-25 00:30:20,488][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-25 00:30:20,488][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-25 00:30:20,488][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-25 00:30:20,488][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,488][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-25 00:30:20,488][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 00:30:20,488][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 00:30:20,488][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-25 00:30:20,488][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,488][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,489][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 00:30:20,489][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,489][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-25 00:30:20,489][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 00:30:20,489][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 00:30:20,489][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,489][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-25 00:30:20,489][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 00:30:20,489][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 00:30:20,489][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,489][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-25 00:30:20,489][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,489][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-25 00:30:20,489][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 00:30:20,489][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 00:30:20,489][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-25 00:30:20,489][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,489][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,489][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 00:30:20,489][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,489][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-25 00:30:20,490][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 00:30:20,490][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 00:30:20,490][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,490][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-25 00:30:20,490][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 00:30:20,490][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 00:30:20,490][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,490][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-25 00:30:20,490][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,490][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-25 00:30:20,490][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 00:30:20,490][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 00:30:20,490][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-25 00:30:20,490][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,491][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,491][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 00:30:20,491][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,491][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-25 00:30:20,491][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 00:30:20,491][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 00:30:20,491][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,491][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-25 00:30:20,491][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 00:30:20,491][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 00:30:20,491][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,491][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-25 00:30:20,491][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,491][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-25 00:30:20,491][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 00:30:20,491][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 00:30:20,491][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-25 00:30:20,491][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,491][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,491][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 00:30:20,492][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,492][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-25 00:30:20,492][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 00:30:20,492][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 00:30:20,492][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,492][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-25 00:30:20,492][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 00:30:20,492][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 00:30:20,492][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 00:30:20,492][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-25 00:30:20,492][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 00:30:20,492][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-25 00:30:20,492][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-25 00:30:20,492][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 00:30:20,492][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-25 00:30:20,492][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 00:30:20,493][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 00:30:20,493][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-25 00:30:20,493][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-25 00:30:20,493][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-25 00:30:20,493][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-25 00:30:20,493][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-25 00:30:20,493][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-25 00:30:20,493][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-25 00:30:20,493][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-25 00:30:20,493][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-25 00:30:20,493][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-25 00:30:20,493][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-25 00:30:20,493][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-25 00:30:20,493][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-25 00:30:20,493][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-25 00:30:20,493][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-25 00:30:20,494][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-25 00:30:20,494][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-25 00:30:20,494][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-25 00:30:20,494][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-25 00:30:20,494][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-25 00:30:20,494][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-25 00:30:20,494][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-25 00:30:20,494][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-25 00:30:20,494][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-25 00:30:20,494][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p0 on mgt_tx_p 
[2020-10-25 00:30:20,494][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p0 Y35
[2020-10-25 00:30:20,495][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p0 None
[2020-10-25 00:30:20,495][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n0 on mgt_tx_n 
[2020-10-25 00:30:20,495][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n0 Y36
[2020-10-25 00:30:20,495][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n0 None
[2020-10-25 00:30:20,495][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p0 on mgt_rx_p 
[2020-10-25 00:30:20,495][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p0 AA38
[2020-10-25 00:30:20,495][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p0 None
[2020-10-25 00:30:20,495][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n0 on mgt_rx_n 
[2020-10-25 00:30:20,495][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n0 AA39
[2020-10-25 00:30:20,495][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n0 None
[2020-10-25 00:30:20,495][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-25 00:30:20,495][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-25 00:30:20,495][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-25 00:30:20,496][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-25 00:30:20,496][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-25 00:30:20,496][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-25 00:30:20,496][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p3 on mgt_tx_p 
[2020-10-25 00:30:20,496][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p3 R33
[2020-10-25 00:30:20,496][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p3 None
[2020-10-25 00:30:20,496][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n3 on mgt_tx_n 
[2020-10-25 00:30:20,496][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n3 R34
[2020-10-25 00:30:20,496][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n3 None
[2020-10-25 00:30:20,496][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p3 on mgt_rx_p 
[2020-10-25 00:30:20,496][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p3 R38
[2020-10-25 00:30:20,496][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p3 None
[2020-10-25 00:30:20,496][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n3 on mgt_rx_n 
[2020-10-25 00:30:20,496][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n3 R39
[2020-10-25 00:30:20,496][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n3 None
[2020-10-25 00:30:20,496][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext on led 
[2020-10-25 00:30:20,496][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext AR13
[2020-10-25 00:30:20,496][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-25 00:30:20,496][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext on led 
[2020-10-25 00:30:20,496][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext AP13
[2020-10-25 00:30:20,497][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext LVCMOS18
[2020-10-25 00:30:20,497][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext on led 
[2020-10-25 00:30:20,497][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext AR16
[2020-10-25 00:30:20,497][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-25 00:30:20,497][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext on led 
[2020-10-25 00:30:20,497][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext AP16
[2020-10-25 00:30:20,497][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext LVCMOS18
[2020-10-25 00:30:20,497][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-25 00:30:20,497][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-25 00:30:20,497][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-25 00:30:20,497][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-25 00:30:20,497][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-25 00:30:20,497][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-25 00:30:20,497][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-25 00:30:20,497][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-25 00:30:20,497][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-25 00:30:20,497][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-25 00:30:20,497][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-25 00:30:20,498][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_ip
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_port
[2020-10-25 00:30:20,499][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-25 00:30:20,500][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-25 00:30:20,500][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-25 00:30:20,500][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-25 00:30:20,500][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-25 00:30:20,500][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-25 00:30:20,501][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_ip
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_port
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-25 00:30:20,502][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-25 00:30:20,502][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-25 00:30:20,590][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-25 00:30:20,591][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-25 00:30:20,591][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-25 00:30:20,636][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-25 00:30:20,636][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-25 00:30:20,636][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-25 00:30:20,718][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-25 00:30:20,718][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-25 00:30:20,719][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-25 00:30:20,719][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-25 00:30:20,719][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-25 00:30:20,719][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-25 00:30:20,719][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-25 00:30:20,719][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-25 00:30:20,719][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-25 00:30:20,719][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-25 00:30:20,719][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-25 00:30:20,719][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-25 00:30:20,719][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-25 00:30:20,719][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-25 00:30:20,719][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-25 00:30:20,719][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-25 00:30:20,719][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-25 00:30:20,719][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-25 00:30:20,719][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-25 00:30:20,719][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-25 00:30:20,720][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-25 00:30:20,720][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-25 00:30:20,720][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-25 00:30:20,720][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-25 00:30:20,720][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-25 00:30:20,720][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-25 00:30:20,720][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-25 00:30:20,720][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-25 00:30:20,720][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-25 00:30:20,720][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-25 00:30:20,720][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-25 00:30:20,720][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-25 00:30:20,720][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-25 00:30:20,720][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-25 00:30:20,720][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-25 00:30:20,720][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-25 00:30:20,720][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-25 00:30:20,720][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-25 00:30:20,721][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-25 00:30:20,721][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-25 00:30:20,722][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-25 00:30:20,722][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-25 00:30:20,722][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-25 00:30:20,722][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-25 00:30:20,722][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-25 00:30:20,722][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-25 00:30:20,722][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-25 00:30:20,722][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-25 00:30:20,722][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-25 00:30:20,722][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-25 00:30:20,722][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-25 00:30:20,722][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-25 00:30:20,722][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-25 00:30:20,722][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-25 00:30:20,722][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-25 00:30:20,722][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-25 00:30:20,722][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54cf8>
[2020-10-25 00:30:20,723][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-25 00:30:20,723][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,723][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-25 00:30:20,723][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,723][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54d30>
[2020-10-25 00:30:20,723][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-25 00:30:20,723][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,723][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-25 00:30:20,723][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,723][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54d68>
[2020-10-25 00:30:20,723][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p0 -> mgt_tx_p
[2020-10-25 00:30:20,723][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,723][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y35
[2020-10-25 00:30:20,723][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,724][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54da0>
[2020-10-25 00:30:20,724][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n0 -> mgt_tx_n
[2020-10-25 00:30:20,724][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,724][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y36
[2020-10-25 00:30:20,724][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,724][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54dd8>
[2020-10-25 00:30:20,724][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p0 -> mgt_rx_p
[2020-10-25 00:30:20,724][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,724][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA38
[2020-10-25 00:30:20,724][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,724][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54e10>
[2020-10-25 00:30:20,724][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n0 -> mgt_rx_n
[2020-10-25 00:30:20,724][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,724][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA39
[2020-10-25 00:30:20,725][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,725][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54e48>
[2020-10-25 00:30:20,725][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-25 00:30:20,725][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,725][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-25 00:30:20,725][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,725][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54e80>
[2020-10-25 00:30:20,725][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-25 00:30:20,725][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,725][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-25 00:30:20,725][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,725][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54eb8>
[2020-10-25 00:30:20,726][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p3 -> mgt_tx_p
[2020-10-25 00:30:20,726][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,726][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R33
[2020-10-25 00:30:20,726][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,726][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54ef0>
[2020-10-25 00:30:20,726][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n3 -> mgt_tx_n
[2020-10-25 00:30:20,726][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,726][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R34
[2020-10-25 00:30:20,726][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,726][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54f28>
[2020-10-25 00:30:20,726][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p3 -> mgt_rx_p
[2020-10-25 00:30:20,727][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,727][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R38
[2020-10-25 00:30:20,727][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,727][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54f60>
[2020-10-25 00:30:20,727][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n3 -> mgt_rx_n
[2020-10-25 00:30:20,727][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,727][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R39
[2020-10-25 00:30:20,727][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,727][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54f98>
[2020-10-25 00:30:20,727][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext -> led
[2020-10-25 00:30:20,727][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,728][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-25 00:30:20,728][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,728][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 00:30:20,728][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c54fd0>
[2020-10-25 00:30:20,728][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext -> led
[2020-10-25 00:30:20,728][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,728][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-25 00:30:20,728][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,728][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 00:30:20,728][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c63048>
[2020-10-25 00:30:20,728][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext -> led
[2020-10-25 00:30:20,728][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,729][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-25 00:30:20,729][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,729][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 00:30:20,729][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c63080>
[2020-10-25 00:30:20,729][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext -> led
[2020-10-25 00:30:20,729][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,729][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-25 00:30:20,729][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,729][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 00:30:20,729][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fbec0c630b8>
[2020-10-25 00:30:20,729][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-25 00:30:20,729][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 00:30:20,730][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-25 00:30:20,730][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 00:30:20,730][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-25 00:30:20,730][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7fbec0c54898>
[2020-10-25 00:30:20,730][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-25 00:30:20,730][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7fbec0c548d0>
[2020-10-25 00:30:20,730][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-25 00:30:20,730][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7fbec0c54908>
[2020-10-25 00:30:20,730][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-25 00:30:20,730][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7fbec0c54940>
[2020-10-25 00:30:20,730][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-25 00:30:20,731][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7fbec0c54978>
[2020-10-25 00:30:20,731][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-25 00:30:20,731][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fbec0c54ac8>
[2020-10-25 00:30:20,731][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 00:30:20,731][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fbec0c54b00>
[2020-10-25 00:30:20,731][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 00:30:20,731][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fbec0c54b38>
[2020-10-25 00:30:20,731][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 00:30:20,731][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fbec0c54b70>
[2020-10-25 00:30:20,731][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 00:30:20,731][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fbec0c54be0>
[2020-10-25 00:30:20,732][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 00:30:20,732][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fbec0c54c18>
[2020-10-25 00:30:20,732][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 00:30:20,732][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fbec0c54c50>
[2020-10-25 00:30:20,732][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 00:30:20,732][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fbec0c54c88>
[2020-10-25 00:30:20,732][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 00:30:20,732][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fbec0c549b0>
[2020-10-25 00:30:20,732][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 00:30:20,732][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fbec0c549e8>
[2020-10-25 00:30:20,733][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 00:30:20,733][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fbec0c54a20>
[2020-10-25 00:30:20,733][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 00:30:20,733][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fbec0c54a58>
[2020-10-25 00:30:20,733][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 00:30:20,733][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fbec0c630f0>
[2020-10-25 00:30:20,733][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 00:30:20,733][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fbec0c63128>
[2020-10-25 00:30:20,733][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 00:30:20,733][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fbec0c63160>
[2020-10-25 00:30:20,734][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 00:30:20,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fbec0c63198>
[2020-10-25 00:30:20,734][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 00:30:20,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fbec0c631d0>
[2020-10-25 00:30:20,734][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 00:30:20,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fbec0c63208>
[2020-10-25 00:30:20,734][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 00:30:20,734][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN Y35 [get_ports mgt_tx_p0]
set_property PACKAGE_PIN Y36 [get_ports mgt_tx_n0]
set_property PACKAGE_PIN AA38 [get_ports mgt_rx_p0]
set_property PACKAGE_PIN AA39 [get_ports mgt_rx_n0]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN R33 [get_ports mgt_tx_p3]
set_property PACKAGE_PIN R34 [get_ports mgt_tx_n3]
set_property PACKAGE_PIN R38 [get_ports mgt_rx_p3]
set_property PACKAGE_PIN R39 [get_ports mgt_rx_n3]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-25 00:30:20,735][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-25 00:30:20,735][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-25 00:30:20,735][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-25 00:30:20,735][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-25 00:30:20,735][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 00:30:20,735][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-25 00:30:20,735][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-25 00:30:20,735][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 00:30:20,735][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-25 00:30:20,735][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-25 00:30:20,735][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-25 00:30:20,736][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 00:30:20,737][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 00:30:20,738][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 00:30:20,738][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-25 00:30:20,739][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 00:30:20,739][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-25 00:30:20,750][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-25 00:30:20,750][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-25 00:30:20,750][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-25 00:30:20,750][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/
[2020-10-25 00:30:20,750][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 01:03:53,917][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/core_info.tab
[2020-10-25 01:03:53,941][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/design_info.tab
[2020-10-25 01:03:53,941][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/git_info.tab
[2020-10-25 11:08:36,363][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-25 11:08:36,385][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-25 11:08:37,282][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-25 11:08:37,567][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-25 11:08:37,567][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-25 11:08:37,567][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-25 11:08:37,567][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-25 11:08:37,567][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-25 11:08:37,568][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-25 11:08:37,569][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-25 11:08:37,569][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-25 11:08:37,569][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-25 11:08:37,569][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source']
[2020-10-25 11:08:37,569][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-25 11:08:37,569][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output
[2020-10-25 11:08:37,569][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-25 11:08:37,570][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-25 11:08:37,571][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,571][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-25 11:08:37,571][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-25 11:08:37,572][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-25 11:08:37,572][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-25 11:08:37,572][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-25 11:08:37,572][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-25 11:08:37,572][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-25 11:08:37,572][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-25 11:08:37,572][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-25 11:08:37,572][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-25 11:08:37,572][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-25 11:08:37,572][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-25 11:08:37,573][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 11:08:37,573][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 11:08:37,573][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 11:08:37,573][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 11:08:37,573][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,573][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-25 11:08:37,574][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 11:08:37,574][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 11:08:37,574][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 11:08:37,574][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 11:08:37,574][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 11:08:37,574][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 11:08:37,575][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 11:08:37,575][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 11:08:37,575][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 11:08:37,575][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 11:08:37,575][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 11:08:37,575][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 11:08:37,576][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 11:08:37,576][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,577][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,577][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,577][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,577][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,577][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,577][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,577][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,577][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 11:08:37,577][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 11:08:37,578][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 11:08:37,578][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 11:08:37,578][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 11:08:37,579][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-25 11:08:37,580][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-25 11:08:37,581][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-25 11:08:37,582][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-25 11:08:37,582][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-25 11:08:37,582][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 11:08:37,583][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,583][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,583][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-25 11:08:37,583][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 11:08:37,583][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 11:08:37,583][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 11:08:37,583][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 11:08:37,584][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,584][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-25 11:08:37,584][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 11:08:37,584][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 11:08:37,584][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 11:08:37,584][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 11:08:37,584][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 11:08:37,584][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 11:08:37,584][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 11:08:37,584][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 11:08:37,584][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 11:08:37,585][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 11:08:37,585][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 11:08:37,585][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 11:08:37,585][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 11:08:37,585][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,585][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,585][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,585][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,586][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,586][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,586][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,586][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,586][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 11:08:37,586][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 11:08:37,586][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 11:08:37,586][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 11:08:37,586][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 11:08:37,586][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-25 11:08:37,587][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-25 11:08:37,588][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-25 11:08:37,588][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-25 11:08:37,589][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-25 11:08:37,589][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 11:08:37,589][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,589][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,589][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-25 11:08:37,589][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 11:08:37,589][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 11:08:37,589][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 11:08:37,590][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 11:08:37,590][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,590][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-25 11:08:37,590][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 11:08:37,590][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 11:08:37,590][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 11:08:37,590][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 11:08:37,590][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 11:08:37,590][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 11:08:37,590][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 11:08:37,590][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 11:08:37,591][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 11:08:37,591][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 11:08:37,591][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 11:08:37,591][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 11:08:37,591][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 11:08:37,591][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,591][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,591][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,592][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,592][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,592][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,592][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 11:08:37,592][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 11:08:37,592][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 11:08:37,592][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 11:08:37,592][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 11:08:37,592][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-25 11:08:37,593][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-25 11:08:37,593][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-25 11:08:37,594][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-25 11:08:37,594][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-25 11:08:37,594][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 11:08:37,594][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,594][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,594][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-25 11:08:37,595][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 11:08:37,595][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 11:08:37,596][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 11:08:37,596][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 11:08:37,596][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,596][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-25 11:08:37,597][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 11:08:37,597][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 41
[2020-10-25 11:08:37,597][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 11:08:37,597][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 11:08:37,597][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 11:08:37,597][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 11:08:37,597][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 11:08:37,597][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 11:08:37,597][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 11:08:37,600][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 11:08:37,600][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 11:08:37,600][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 40
[2020-10-25 11:08:37,601][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-25 11:08:37,601][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-25 11:08:37,601][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,601][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,610][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,610][slave.py:108][dec_route_add][DEBUG][MainThread]: 40
[2020-10-25 11:08:37,610][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-25 11:08:37,610][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,610][slave.py:111][dec_route_add][DEBUG][MainThread]: 40
[2020-10-25 11:08:37,612][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,615][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,615][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,615][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,615][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,615][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 11:08:37,615][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,615][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-25 11:08:37,615][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 11:08:37,615][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 11:08:37,615][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-25 11:08:37,615][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,615][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 11:08:37,615][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,615][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,615][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,615][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,616][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,618][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,620][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,620][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,621][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 11:08:37,621][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 11:08:37,621][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 11:08:37,621][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,621][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 11:08:37,621][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,621][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,621][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 11:08:37,621][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 11:08:37,621][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,621][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 11:08:37,621][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,621][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,621][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 11:08:37,621][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 11:08:37,621][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,621][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,621][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,621][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,621][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,621][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 11:08:37,621][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,622][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,622][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,622][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,622][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,624][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,626][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,626][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,626][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,626][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,626][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 11:08:37,626][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,626][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 11:08:37,626][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,626][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 11:08:37,626][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,626][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 11:08:37,626][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,626][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 11:08:37,626][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,626][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 11:08:37,626][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,626][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 11:08:37,626][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,627][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,627][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,627][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,627][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,627][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,627][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 11:08:37,627][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,627][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,627][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,627][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,627][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,627][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,627][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 11:08:37,627][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,627][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,627][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,627][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,627][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,627][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,627][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 11:08:37,627][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,627][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,627][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,627][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,627][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,627][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,627][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-25 11:08:37,627][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,627][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,627][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,627][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,627][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,628][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,628][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-25 11:08:37,628][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,628][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,628][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,628][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,628][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,628][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,628][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-25 11:08:37,628][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,628][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,628][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,628][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,628][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,628][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,628][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-25 11:08:37,628][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,628][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,628][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,628][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,628][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,630][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,633][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,633][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,633][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,633][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,633][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 11:08:37,633][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,633][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 11:08:37,633][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,633][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 11:08:37,633][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,633][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 11:08:37,633][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,633][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 11:08:37,633][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,633][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 11:08:37,633][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,633][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-25 11:08:37,634][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,634][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,634][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,634][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,634][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-25 11:08:37,634][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,634][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,634][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,634][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,634][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,634][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,634][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-25 11:08:37,634][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,635][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,635][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,635][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,635][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-25 11:08:37,635][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,635][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,635][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,635][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,635][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-25 11:08:37,635][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,635][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,635][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,635][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,635][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-25 11:08:37,635][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,635][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,635][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,635][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,635][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-25 11:08:37,635][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,635][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,635][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,635][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,636][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,636][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-25 11:08:37,636][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,636][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,636][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,636][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,636][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,636][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,636][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-25 11:08:37,636][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,636][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-25 11:08:37,636][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,636][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-25 11:08:37,636][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,636][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-25 11:08:37,636][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,636][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-25 11:08:37,636][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,636][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-25 11:08:37,636][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,636][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-25 11:08:37,636][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,636][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-25 11:08:37,638][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,641][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,641][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-25 11:08:37,641][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,642][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-25 11:08:37,642][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,643][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-25 11:08:37,643][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,643][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-25 11:08:37,643][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,643][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-25 11:08:37,643][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,643][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-25 11:08:37,643][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,643][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,643][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,643][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,643][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,643][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,643][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-25 11:08:37,643][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,643][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,643][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,643][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,643][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,643][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,643][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-25 11:08:37,643][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,643][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,643][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,643][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,643][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,643][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,643][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-25 11:08:37,643][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,643][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,643][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,643][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,644][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,644][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,644][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-25 11:08:37,644][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,644][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,644][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,644][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,644][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,644][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,644][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-25 11:08:37,644][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,644][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,644][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,644][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,644][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,644][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,644][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-25 11:08:37,644][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,644][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,644][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,644][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,644][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,644][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,644][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-25 11:08:37,644][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,644][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,644][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,644][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,644][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,644][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,644][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-25 11:08:37,645][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,645][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,645][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,645][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,645][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,645][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,645][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-25 11:08:37,645][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,645][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,645][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,645][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,645][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,645][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,645][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-25 11:08:37,645][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,645][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,645][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,645][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,645][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,645][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,645][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-25 11:08:37,645][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,645][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,645][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,645][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,645][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,645][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,645][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-25 11:08:37,645][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,645][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,645][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,645][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,646][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,646][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,646][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-25 11:08:37,646][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,646][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,646][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,646][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,646][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,646][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,646][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-25 11:08:37,646][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,646][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,646][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,646][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,646][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,646][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,646][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-25 11:08:37,646][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,646][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,646][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,646][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,646][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,648][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,651][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 11:08:37,651][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 11:08:37,651][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-25 11:08:37,652][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,652][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v0
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v0_2v1
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v0
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_3v1_2v1
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-25 11:08:37,653][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,653][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-25 11:08:37,654][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,654][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-25 11:08:37,655][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,655][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-25 11:08:37,656][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,656][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-25 11:08:37,656][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,656][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-25 11:08:37,656][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,656][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-25 11:08:37,656][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,656][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-25 11:08:37,656][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,656][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-25 11:08:37,656][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,656][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-25 11:08:37,656][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,656][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-25 11:08:37,658][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_3v0': [], '-1v0_7v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,659][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,659][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,659][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,659][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,659][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,659][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,659][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-25 11:08:37,659][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,659][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,659][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,659][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-25 11:08:37,659][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,659][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,659][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,660][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-25 11:08:37,660][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,660][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,660][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,660][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-25 11:08:37,660][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,660][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,660][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,660][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-25 11:08:37,660][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,660][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,660][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,660][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-25 11:08:37,660][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,660][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,660][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,660][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-25 11:08:37,660][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,660][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,660][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,660][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-25 11:08:37,660][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,660][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,660][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,660][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-25 11:08:37,660][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,660][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 11:08:37,660][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,660][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-25 11:08:37,660][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,660][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 11:08:37,660][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,660][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-25 11:08:37,660][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,660][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 11:08:37,661][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,661][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-25 11:08:37,661][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,661][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 11:08:37,661][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,661][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-25 11:08:37,661][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,661][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 11:08:37,661][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,661][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-25 11:08:37,661][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,661][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 11:08:37,661][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,661][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	152
[2020-10-25 11:08:37,661][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,661][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 11:08:37,661][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,661][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	156
[2020-10-25 11:08:37,661][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,661][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-25 11:08:37,661][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,661][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-25 11:08:37,661][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,661][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,661][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,661][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-25 11:08:37,661][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,661][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,661][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,661][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-25 11:08:37,661][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,661][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,661][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,662][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-25 11:08:37,662][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,662][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,662][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,662][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-25 11:08:37,662][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,662][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,662][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,662][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-25 11:08:37,662][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,662][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,662][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,662][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-25 11:08:37,662][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,662][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,662][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,662][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-25 11:08:37,662][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,662][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,662][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,662][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-25 11:08:37,662][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,662][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,662][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,662][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-25 11:08:37,662][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,662][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,662][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,662][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-25 11:08:37,662][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,662][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,662][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,662][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-25 11:08:37,663][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,663][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,663][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,663][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-25 11:08:37,663][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,663][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,663][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,663][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-25 11:08:37,663][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,663][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,663][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,663][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-25 11:08:37,663][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,663][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,663][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,663][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-25 11:08:37,663][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,663][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,663][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,663][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-25 11:08:37,663][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,663][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,663][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,663][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-25 11:08:37,663][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,663][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,663][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,663][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-25 11:08:37,663][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,663][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,663][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,663][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-25 11:08:37,663][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,663][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,663][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,664][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-25 11:08:37,664][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,664][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,664][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,664][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-25 11:08:37,664][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,664][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,664][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,664][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-25 11:08:37,664][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,664][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 11:08:37,664][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 11:08:37,664][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 11:08:37,664][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 11:08:37,664][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-25 11:08:37,665][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 152
[2020-10-25 11:08:37,666][slave.py:476][get_size][DEBUG][MainThread]: 156
[2020-10-25 11:08:37,668][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-25 11:08:37,672][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-25 11:08:37,673][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-25 11:08:37,673][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-25 11:08:37,673][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,673][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,673][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-25 11:08:37,673][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 11:08:37,673][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 11:08:37,673][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 11:08:37,673][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 11:08:37,674][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,674][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-25 11:08:37,674][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 11:08:37,674][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 11:08:37,674][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 11:08:37,674][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 11:08:37,674][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 11:08:37,674][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 11:08:37,674][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 11:08:37,674][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 11:08:37,674][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 11:08:37,674][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 11:08:37,674][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 11:08:37,674][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 11:08:37,675][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 11:08:37,675][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,675][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,675][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,675][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,675][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,675][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,675][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,675][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,675][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 11:08:37,675][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 11:08:37,675][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 11:08:37,675][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 11:08:37,675][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 11:08:37,676][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-25 11:08:37,676][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-25 11:08:37,677][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-25 11:08:37,677][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-25 11:08:37,677][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,677][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,677][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-25 11:08:37,677][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 11:08:37,677][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 11:08:37,677][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 11:08:37,677][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 11:08:37,678][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,678][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-25 11:08:37,678][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 11:08:37,678][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 11:08:37,678][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 11:08:37,678][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 11:08:37,678][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 11:08:37,678][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 11:08:37,678][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 11:08:37,678][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 11:08:37,678][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 11:08:37,678][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 11:08:37,678][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 11:08:37,678][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 11:08:37,679][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 11:08:37,679][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,679][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,679][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,679][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,679][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,679][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,679][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,679][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,679][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 11:08:37,679][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 11:08:37,679][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 11:08:37,679][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 11:08:37,679][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 11:08:37,680][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-25 11:08:37,680][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-25 11:08:37,681][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-25 11:08:37,681][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-25 11:08:37,681][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-25 11:08:37,682][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 11:08:37,682][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,682][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,682][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-25 11:08:37,682][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 11:08:37,682][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 11:08:37,682][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 11:08:37,682][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 11:08:37,683][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,683][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-25 11:08:37,683][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 11:08:37,683][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-25 11:08:37,683][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 11:08:37,683][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 11:08:37,683][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 11:08:37,683][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 11:08:37,683][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 11:08:37,683][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 11:08:37,683][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 11:08:37,684][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 11:08:37,684][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 11:08:37,684][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-25 11:08:37,684][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 11:08:37,684][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,684][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,684][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,685][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,685][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 11:08:37,685][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 11:08:37,685][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,685][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 11:08:37,685][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,686][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,686][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,686][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,686][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,686][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-25 11:08:37,686][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,686][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 11:08:37,686][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,686][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,686][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 11:08:37,686][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,686][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-25 11:08:37,686][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,686][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,686][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,686][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,686][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,686][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,687][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,687][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,687][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,687][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,687][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-25 11:08:37,687][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,687][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-25 11:08:37,687][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,687][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-25 11:08:37,687][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,687][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,687][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,687][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,687][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,687][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,687][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-25 11:08:37,687][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,687][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-25 11:08:37,687][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,687][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-25 11:08:37,688][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,688][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,688][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,688][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,688][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,688][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-25 11:08:37,688][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 11:08:37,688][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-25 11:08:37,688][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,689][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-25 11:08:37,689][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 11:08:37,689][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-25 11:08:37,689][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,689][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-25 11:08:37,689][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,689][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-25 11:08:37,689][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,689][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-25 11:08:37,689][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 11:08:37,689][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-25 11:08:37,689][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,689][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,689][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,689][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,690][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,690][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-25 11:08:37,690][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,690][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-25 11:08:37,690][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,690][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-25 11:08:37,690][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,690][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-25 11:08:37,690][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,690][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-25 11:08:37,690][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,690][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-25 11:08:37,690][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,690][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-25 11:08:37,690][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,690][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-25 11:08:37,690][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,690][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-25 11:08:37,690][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 11:08:37,690][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 11:08:37,690][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 11:08:37,690][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 11:08:37,690][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,690][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-25 11:08:37,690][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-25 11:08:37,690][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-25 11:08:37,691][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-25 11:08:37,692][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-25 11:08:37,692][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-25 11:08:37,692][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-25 11:08:37,692][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,693][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,693][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-25 11:08:37,693][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 11:08:37,693][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 11:08:37,693][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 11:08:37,693][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 11:08:37,693][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,693][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-25 11:08:37,693][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 11:08:37,693][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 11:08:37,693][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 11:08:37,693][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 11:08:37,694][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 11:08:37,694][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 11:08:37,694][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 11:08:37,694][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 11:08:37,694][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 11:08:37,694][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 11:08:37,694][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 11:08:37,694][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 11:08:37,694][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 11:08:37,694][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,694][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,694][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,694][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,695][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,695][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,695][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,695][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,695][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 11:08:37,695][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 11:08:37,695][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 11:08:37,695][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 11:08:37,695][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 11:08:37,695][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-25 11:08:37,696][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-25 11:08:37,696][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-25 11:08:37,696][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-25 11:08:37,696][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,696][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,697][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-25 11:08:37,697][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 11:08:37,697][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 11:08:37,697][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 11:08:37,697][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 11:08:37,697][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,697][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-25 11:08:37,697][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 11:08:37,697][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 11:08:37,697][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 11:08:37,697][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 11:08:37,697][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 11:08:37,697][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 11:08:37,698][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 11:08:37,698][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 11:08:37,698][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 11:08:37,698][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 11:08:37,698][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 11:08:37,698][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 11:08:37,698][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 11:08:37,698][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,698][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 11:08:37,698][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,698][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,698][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,699][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,699][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,699][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,699][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 11:08:37,699][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 11:08:37,699][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 11:08:37,699][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 11:08:37,699][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 11:08:37,699][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-25 11:08:37,700][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-25 11:08:37,700][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-25 11:08:37,701][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-25 11:08:37,701][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-25 11:08:37,701][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 11:08:37,701][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,701][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,701][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-25 11:08:37,701][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,701][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-25 11:08:37,701][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-25 11:08:37,702][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-25 11:08:37,706][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-25 11:08:37,706][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-25 11:08:37,706][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-25 11:08:37,706][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-25 11:08:37,706][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-25 11:08:37,706][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-25 11:08:37,706][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-25 11:08:37,706][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 11:08:37,706][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-25 11:08:37,706][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 11:08:37,707][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-25 11:08:37,708][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 11:08:37,708][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-25 11:08:37,708][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-25 11:08:37,709][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 9
[2020-10-25 11:08:37,709][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 11:08:37,709][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 11:08:37,709][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 11:08:37,709][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,710][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,710][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 9
[2020-10-25 11:08:37,710][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,710][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 11:08:37,710][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 9
[2020-10-25 11:08:37,710][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,711][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,711][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 11:08:37,711][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,711][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 11:08:37,711][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 11:08:37,711][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,711][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,711][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,711][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,711][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 11:08:37,711][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 11:08:37,711][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 11:08:37,711][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,711][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 11:08:37,711][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,711][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 11:08:37,712][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 11:08:37,712][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,713][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,713][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 11:08:37,713][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,713][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 11:08:37,713][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 11:08:37,713][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 11:08:37,713][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 11:08:37,713][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 11:08:37,713][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-25 11:08:37,713][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,713][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,713][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,713][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,713][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,713][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 11:08:37,713][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-25 11:08:37,713][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,713][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,713][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,713][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,713][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,713][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,713][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-25 11:08:37,713][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,713][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,713][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,713][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,713][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,713][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,714][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-25 11:08:37,714][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,714][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 11:08:37,714][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,714][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,714][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 11:08:37,714][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,715][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 11:08:37,715][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 11:08:37,715][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 11:08:37,715][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 11:08:37,715][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 11:08:37,715][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,715][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,715][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,715][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,715][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-25 11:08:37,715][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,716][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-25 11:08:37,716][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,716][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-25 11:08:37,716][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 11:08:37,716][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-25 11:08:37,716][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 11:08:37,716][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-25 11:08:37,716][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 11:08:37,716][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-25 11:08:37,716][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 11:08:37,716][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-25 11:08:37,716][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 11:08:37,716][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,716][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,716][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 11:08:37,716][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 11:08:37,717][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,717][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,717][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 11:08:37,717][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 11:08:37,717][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 11:08:37,717][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 11:08:37,717][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 11:08:37,717][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 11:08:37,717][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-25 11:08:37,718][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 11:08:37,718][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-25 11:08:37,719][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 11:08:37,719][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-25 11:08:37,719][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-25 11:08:37,719][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v0
[2020-10-25 11:08:37,719][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-25 11:08:37,719][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v1
[2020-10-25 11:08:37,719][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 11:08:37,719][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 11:08:37,720][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,720][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 11:08:37,720][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,720][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 11:08:37,720][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,720][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-25 11:08:37,720][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,720][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 11:08:37,720][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,720][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-25 11:08:37,720][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,720][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 11:08:37,720][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,720][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-25 11:08:37,720][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,720][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 11:08:37,720][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,720][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-25 11:08:37,720][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,720][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-25 11:08:37,720][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,720][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	589824
[2020-10-25 11:08:37,720][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,720][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-25 11:08:37,720][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,720][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-25 11:08:37,720][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,720][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-25 11:08:37,720][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,720][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	720896
[2020-10-25 11:08:37,720][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,720][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-25 11:08:37,720][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 11:08:37,720][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	721152
[2020-10-25 11:08:37,721][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 11:08:37,721][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-25 11:08:37,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-25 11:08:37,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-25 11:08:37,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-25 11:08:37,722][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-25 11:08:37,724][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-25 11:08:37,725][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-25 11:08:37,725][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,726][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0090', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B0094', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0098', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B009C', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,727][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-25 11:08:37,727][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-25 11:08:37,727][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-25 11:08:37,727][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 11:08:37,727][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 11:08:37,727][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 11:08:37,727][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,727][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,728][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,728][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,728][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,728][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,728][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 11:08:37,728][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-25 11:08:37,728][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-25 11:08:37,728][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-25 11:08:37,728][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,728][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,728][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-25 11:08:37,728][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-25 11:08:37,728][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-25 11:08:37,728][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-25 11:08:37,728][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-25 11:08:37,728][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,728][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,728][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-25 11:08:37,728][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-25 11:08:37,729][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 11:08:37,729][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 11:08:37,729][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 11:08:37,729][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,729][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,729][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-25 11:08:37,729][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 11:08:37,729][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-25 11:08:37,729][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-25 11:08:37,729][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-25 11:08:37,729][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,729][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,729][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-25 11:08:37,729][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-25 11:08:37,729][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-25 11:08:37,729][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-25 11:08:37,729][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-25 11:08:37,729][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,729][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,729][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-25 11:08:37,729][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-25 11:08:37,729][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 11:08:37,729][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 11:08:37,729][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 11:08:37,729][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,729][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,729][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-25 11:08:37,729][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 11:08:37,729][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 11:08:37,729][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 11:08:37,730][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 11:08:37,730][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,730][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,730][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-25 11:08:37,730][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 11:08:37,730][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,730][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,730][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,730][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,730][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 11:08:37,730][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 11:08:37,730][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 11:08:37,730][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 11:08:37,730][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,730][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,730][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-25 11:08:37,730][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 11:08:37,730][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 11:08:37,730][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 11:08:37,730][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 11:08:37,730][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,731][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,731][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-25 11:08:37,731][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 11:08:37,731][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 11:08:37,731][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 11:08:37,731][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 11:08:37,731][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,731][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,731][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-25 11:08:37,731][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 11:08:37,731][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 11:08:37,731][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 11:08:37,731][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 11:08:37,731][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,731][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,731][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-25 11:08:37,731][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 11:08:37,731][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 11:08:37,731][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 11:08:37,731][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 11:08:37,731][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,731][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,731][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-25 11:08:37,731][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 11:08:37,731][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 11:08:37,731][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 11:08:37,731][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 11:08:37,731][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,731][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,731][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-25 11:08:37,732][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 11:08:37,732][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 11:08:37,732][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 11:08:37,732][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 11:08:37,732][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,732][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,732][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-25 11:08:37,732][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 11:08:37,732][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 11:08:37,732][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 11:08:37,732][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 11:08:37,732][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,732][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,732][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-25 11:08:37,732][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 11:08:37,732][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 11:08:37,732][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 11:08:37,732][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 11:08:37,732][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,732][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,732][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-25 11:08:37,732][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 11:08:37,732][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 11:08:37,732][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 11:08:37,733][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 11:08:37,733][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,733][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,733][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-25 11:08:37,733][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 11:08:37,733][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 11:08:37,733][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 11:08:37,733][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 11:08:37,733][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,733][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,733][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-25 11:08:37,733][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 11:08:37,733][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 11:08:37,733][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 11:08:37,733][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 11:08:37,733][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,733][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,733][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-25 11:08:37,733][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 11:08:37,733][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 11:08:37,733][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 11:08:37,733][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 11:08:37,733][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,733][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,733][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-25 11:08:37,733][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 11:08:37,733][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 11:08:37,733][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 11:08:37,734][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 11:08:37,734][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,734][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,734][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-25 11:08:37,734][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 11:08:37,734][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 11:08:37,734][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 11:08:37,734][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 11:08:37,734][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,734][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,734][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-25 11:08:37,734][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 11:08:37,734][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 11:08:37,734][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 11:08:37,734][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 11:08:37,734][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,734][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,734][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-25 11:08:37,734][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 11:08:37,734][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 11:08:37,734][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 11:08:37,734][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 11:08:37,734][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,734][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,734][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-25 11:08:37,734][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 11:08:37,734][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 11:08:37,734][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 11:08:37,735][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 11:08:37,735][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,735][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,735][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-25 11:08:37,735][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 11:08:37,735][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 11:08:37,735][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 11:08:37,735][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 11:08:37,735][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,735][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,735][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-25 11:08:37,735][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 11:08:37,735][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 11:08:37,735][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 11:08:37,735][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 11:08:37,735][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,735][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,735][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-25 11:08:37,735][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 11:08:37,736][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 11:08:37,736][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 11:08:37,736][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 11:08:37,736][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,736][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,736][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-25 11:08:37,736][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 11:08:37,736][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 11:08:37,736][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 11:08:37,736][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 11:08:37,736][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,736][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,736][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-25 11:08:37,736][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 11:08:37,736][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 11:08:37,736][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 11:08:37,736][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 11:08:37,736][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,736][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,736][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-25 11:08:37,736][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 11:08:37,736][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 11:08:37,736][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 11:08:37,736][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 11:08:37,736][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,736][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,736][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-25 11:08:37,736][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 11:08:37,736][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 11:08:37,737][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 11:08:37,737][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 11:08:37,737][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,737][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,737][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-25 11:08:37,737][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 11:08:37,737][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 11:08:37,737][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 11:08:37,737][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 11:08:37,737][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,737][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,737][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-25 11:08:37,737][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 11:08:37,737][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 11:08:37,737][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 11:08:37,737][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 11:08:37,737][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,737][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,737][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-25 11:08:37,737][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 11:08:37,737][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 11:08:37,737][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 11:08:37,737][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 11:08:37,737][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,737][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,737][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-25 11:08:37,737][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 11:08:37,737][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 11:08:37,737][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 11:08:37,737][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 11:08:37,738][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,738][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,738][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-25 11:08:37,738][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 11:08:37,738][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-25 11:08:37,738][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-25 11:08:37,738][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-25 11:08:37,738][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,738][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,738][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-25 11:08:37,738][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_ip, Changed from: axi4lite_top.sw_reg.rst
[2020-10-25 11:08:37,738][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 11:08:37,738][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 11:08:37,738][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 11:08:37,738][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,738][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,738][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_ip, Field: rx_source_ip
[2020-10-25 11:08:37,738][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_port, Changed from: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 11:08:37,738][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 11:08:37,738][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 11:08:37,738][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 11:08:37,738][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,738][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0090', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,738][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_port, Field: rx_source_port
[2020-10-25 11:08:37,738][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 11:08:37,738][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 11:08:37,738][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 11:08:37,738][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 11:08:37,738][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,738][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B0094', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,739][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-25 11:08:37,739][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 11:08:37,739][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 11:08:37,739][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 11:08:37,739][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 11:08:37,739][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,739][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0098', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,739][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-25 11:08:37,739][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 11:08:37,739][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-25 11:08:37,739][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-25 11:08:37,739][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-25 11:08:37,739][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,739][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B009C', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,739][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-25 11:08:37,739][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-25 11:08:37,739][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-25 11:08:37,739][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-25 11:08:37,739][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-25 11:08:37,739][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,739][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-25 11:08:37,739][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-25 11:08:37,739][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-25 11:08:37,739][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 11:08:37,739][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 11:08:37,739][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 11:08:37,739][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,739][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-25 11:08:37,740][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-25 11:08:37,740][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 11:08:37,740][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 11:08:37,740][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 11:08:37,740][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 11:08:37,740][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,740][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-25 11:08:37,740][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-25 11:08:37,740][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 11:08:37,740][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 11:08:37,740][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 11:08:37,740][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 11:08:37,740][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,740][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-25 11:08:37,740][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-25 11:08:37,740][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 11:08:37,740][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 11:08:37,740][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-25 11:08:37,740][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0090000</tt></td>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,741][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0000</tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0004</tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0008</tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B000C</tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0010</tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0014</tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0018</tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B001C</tt></td>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,742][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0020</tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0024</tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0028</tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B002C</tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0030</tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0034</tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0038</tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B003C</tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-25 11:08:37,743][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0040</tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0044</tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0048</tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B004C</tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0050</tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0054</tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0058</tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B005C</tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0060</tt></td>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,744][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0064</tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0068</tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B006C</tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0070</tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0074</tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0078</tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B007C</tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0080</tt></td>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,745][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0084</tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0088</tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B008C</tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_ip"><tt><a href="#axi4lite_top.sw_reg.rx_source_ip">axi4lite_top.sw_reg.rx_source_ip</a></tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0090</tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_port"><tt><a href="#axi4lite_top.sw_reg.rx_source_port">axi4lite_top.sw_reg.rx_source_port</a></tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0094</tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0098</tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B009C</tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0100</tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0104</tt></td>
[2020-10-25 11:08:37,746][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B010C</tt></td>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0110</tt></td>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0114</tt></td>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 11:08:37,747][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-25 11:08:37,748][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-25 11:08:37,748][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-25 11:08:37,749][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 11:08:37,749][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-25 11:08:37,749][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-25 11:08:37,749][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-25 11:08:37,749][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx_direct
[2020-10-25 11:08:37,749][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,749][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-25 11:08:37,749][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,749][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-25 11:08:37,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,751][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,751][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-25 11:08:37,752][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,752][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,753][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-25 11:08:37,753][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,754][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-25 11:08:37,754][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,754][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-25 11:08:37,754][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,754][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-25 11:08:37,754][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,754][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-25 11:08:37,754][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,754][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-25 11:08:37,754][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,754][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-25 11:08:37,754][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,754][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-25 11:08:37,754][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,755][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-25 11:08:37,755][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,755][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-25 11:08:37,755][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,755][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-25 11:08:37,755][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,755][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-25 11:08:37,755][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,755][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-25 11:08:37,755][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,755][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-25 11:08:37,755][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,755][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-25 11:08:37,755][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,755][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-25 11:08:37,755][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,755][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-25 11:08:37,756][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,756][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-25 11:08:37,757][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,757][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,758][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-25 11:08:37,758][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-25 11:08:37,759][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-25 11:08:37,759][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-25 11:08:37,759][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-25 11:08:37,759][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-25 11:08:37,759][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-25 11:08:37,759][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-25 11:08:37,759][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-25 11:08:37,759][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-25 11:08:37,759][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,759][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-25 11:08:37,760][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,760][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-25 11:08:37,760][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,760][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-25 11:08:37,760][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,760][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-25 11:08:37,760][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,760][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-25 11:08:37,760][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,760][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-25 11:08:37,760][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-25 11:08:37,761][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-25 11:08:37,761][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx
[2020-10-25 11:08:37,761][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway to top
[2020-10-25 11:08:37,761][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-25 11:08:37,761][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 11:08:37,761][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,761][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" is new
[2020-10-25 11:08:37,761][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led1_gbe0_up
[2020-10-25 11:08:37,761][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway to top
[2020-10-25 11:08:37,761][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-25 11:08:37,761][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 11:08:37,761][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,761][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" is new
[2020-10-25 11:08:37,761][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx
[2020-10-25 11:08:37,761][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway to top
[2020-10-25 11:08:37,761][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-25 11:08:37,762][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 11:08:37,762][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,762][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" is new
[2020-10-25 11:08:37,762][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led3_gbe1_up
[2020-10-25 11:08:37,762][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway to top
[2020-10-25 11:08:37,762][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-25 11:08:37,762][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 11:08:37,762][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,762][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" is new
[2020-10-25 11:08:37,762][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_ip
[2020-10-25 11:08:37,762][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-25 11:08:37,762][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" is new
[2020-10-25 11:08:37,762][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out to top
[2020-10-25 11:08:37,762][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-25 11:08:37,762][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_port
[2020-10-25 11:08:37,762][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-25 11:08:37,762][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" is new
[2020-10-25 11:08:37,762][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out to top
[2020-10-25 11:08:37,763][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-25 11:08:37,763][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr
[2020-10-25 11:08:37,763][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in to top
[2020-10-25 11:08:37,763][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-25 11:08:37,763][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-25 11:08:37,763][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" is new
[2020-10-25 11:08:37,763][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxctr
[2020-10-25 11:08:37,763][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in to top
[2020-10-25 11:08:37,763][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-25 11:08:37,763][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-25 11:08:37,763][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" is new
[2020-10-25 11:08:37,763][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr
[2020-10-25 11:08:37,763][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in to top
[2020-10-25 11:08:37,763][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-25 11:08:37,763][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-25 11:08:37,763][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" is new
[2020-10-25 11:08:37,763][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxofctr
[2020-10-25 11:08:37,763][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in to top
[2020-10-25 11:08:37,764][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-25 11:08:37,764][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-25 11:08:37,764][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" is new
[2020-10-25 11:08:37,764][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl
[2020-10-25 11:08:37,764][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-25 11:08:37,764][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" is new
[2020-10-25 11:08:37,764][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-25 11:08:37,764][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,764][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status
[2020-10-25 11:08:37,764][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in to top
[2020-10-25 11:08:37,764][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-25 11:08:37,764][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-25 11:08:37,764][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" is new
[2020-10-25 11:08:37,764][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr
[2020-10-25 11:08:37,764][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in to top
[2020-10-25 11:08:37,764][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-25 11:08:37,764][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-25 11:08:37,764][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" is new
[2020-10-25 11:08:37,764][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txctr
[2020-10-25 11:08:37,765][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in to top
[2020-10-25 11:08:37,765][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-25 11:08:37,765][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-25 11:08:37,765][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" is new
[2020-10-25 11:08:37,765][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txfullctr
[2020-10-25 11:08:37,765][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in to top
[2020-10-25 11:08:37,765][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-25 11:08:37,765][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-25 11:08:37,765][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" is new
[2020-10-25 11:08:37,765][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txofctr
[2020-10-25 11:08:37,765][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in to top
[2020-10-25 11:08:37,765][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-25 11:08:37,765][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-25 11:08:37,765][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" is new
[2020-10-25 11:08:37,765][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl
[2020-10-25 11:08:37,765][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-25 11:08:37,766][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" is new
[2020-10-25 11:08:37,766][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-25 11:08:37,766][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,766][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status
[2020-10-25 11:08:37,766][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in to top
[2020-10-25 11:08:37,766][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-25 11:08:37,766][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-25 11:08:37,766][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" is new
[2020-10-25 11:08:37,766][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txvldctr
[2020-10-25 11:08:37,766][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in to top
[2020-10-25 11:08:37,766][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-25 11:08:37,766][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-25 11:08:37,766][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" is new
[2020-10-25 11:08:37,766][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_linkup
[2020-10-25 11:08:37,766][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in to top
[2020-10-25 11:08:37,766][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-25 11:08:37,767][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-25 11:08:37,767][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" is new
[2020-10-25 11:08:37,767][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt
[2020-10-25 11:08:37,767][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in to top
[2020-10-25 11:08:37,767][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-25 11:08:37,767][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-25 11:08:37,767][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" is new
[2020-10-25 11:08:37,767][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr
[2020-10-25 11:08:37,767][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in to top
[2020-10-25 11:08:37,767][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-25 11:08:37,767][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-25 11:08:37,767][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" is new
[2020-10-25 11:08:37,767][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxctr
[2020-10-25 11:08:37,767][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in to top
[2020-10-25 11:08:37,767][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-25 11:08:37,767][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-25 11:08:37,767][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" is new
[2020-10-25 11:08:37,767][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr
[2020-10-25 11:08:37,767][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in to top
[2020-10-25 11:08:37,768][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-25 11:08:37,768][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-25 11:08:37,768][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" is new
[2020-10-25 11:08:37,768][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxofctr
[2020-10-25 11:08:37,768][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in to top
[2020-10-25 11:08:37,768][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-25 11:08:37,768][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-25 11:08:37,768][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" is new
[2020-10-25 11:08:37,768][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl
[2020-10-25 11:08:37,768][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-25 11:08:37,768][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" is new
[2020-10-25 11:08:37,768][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-25 11:08:37,769][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,769][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status
[2020-10-25 11:08:37,769][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in to top
[2020-10-25 11:08:37,769][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-25 11:08:37,769][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-25 11:08:37,769][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" is new
[2020-10-25 11:08:37,769][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr
[2020-10-25 11:08:37,769][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in to top
[2020-10-25 11:08:37,769][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-25 11:08:37,769][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-25 11:08:37,769][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" is new
[2020-10-25 11:08:37,769][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txctr
[2020-10-25 11:08:37,769][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in to top
[2020-10-25 11:08:37,769][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-25 11:08:37,769][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-25 11:08:37,769][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" is new
[2020-10-25 11:08:37,770][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txfullctr
[2020-10-25 11:08:37,770][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in to top
[2020-10-25 11:08:37,770][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-25 11:08:37,770][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-25 11:08:37,770][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" is new
[2020-10-25 11:08:37,770][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txofctr
[2020-10-25 11:08:37,770][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in to top
[2020-10-25 11:08:37,770][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-25 11:08:37,770][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-25 11:08:37,770][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" is new
[2020-10-25 11:08:37,770][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl
[2020-10-25 11:08:37,770][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-25 11:08:37,770][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" is new
[2020-10-25 11:08:37,770][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-25 11:08:37,770][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,770][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status
[2020-10-25 11:08:37,770][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in to top
[2020-10-25 11:08:37,770][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-25 11:08:37,771][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-25 11:08:37,771][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" is new
[2020-10-25 11:08:37,771][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txvldctr
[2020-10-25 11:08:37,771][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in to top
[2020-10-25 11:08:37,771][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-25 11:08:37,771][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-25 11:08:37,771][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" is new
[2020-10-25 11:08:37,771][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_linkup
[2020-10-25 11:08:37,771][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in to top
[2020-10-25 11:08:37,771][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-25 11:08:37,771][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-25 11:08:37,771][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" is new
[2020-10-25 11:08:37,771][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt
[2020-10-25 11:08:37,771][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-25 11:08:37,771][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-25 11:08:37,771][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-25 11:08:37,771][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" is new
[2020-10-25 11:08:37,771][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_enable
[2020-10-25 11:08:37,772][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-25 11:08:37,772][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" is new
[2020-10-25 11:08:37,772][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out to top
[2020-10-25 11:08:37,772][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-25 11:08:37,772][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len
[2020-10-25 11:08:37,772][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-25 11:08:37,772][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" is new
[2020-10-25 11:08:37,772][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out to top
[2020-10-25 11:08:37,772][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-25 11:08:37,772][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_period
[2020-10-25 11:08:37,772][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-25 11:08:37,772][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" is new
[2020-10-25 11:08:37,772][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out to top
[2020-10-25 11:08:37,772][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-25 11:08:37,772][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rst
[2020-10-25 11:08:37,772][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-25 11:08:37,772][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" is new
[2020-10-25 11:08:37,772][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_user_data_out to top
[2020-10-25 11:08:37,773][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-25 11:08:37,773][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_ip
[2020-10-25 11:08:37,773][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in to top
[2020-10-25 11:08:37,773][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-25 11:08:37,773][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-25 11:08:37,773][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" is new
[2020-10-25 11:08:37,773][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_port
[2020-10-25 11:08:37,773][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in to top
[2020-10-25 11:08:37,773][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-25 11:08:37,773][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-25 11:08:37,773][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" is new
[2020-10-25 11:08:37,773][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl
[2020-10-25 11:08:37,773][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-25 11:08:37,773][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" is new
[2020-10-25 11:08:37,773][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-25 11:08:37,773][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-25 11:08:37,773][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status
[2020-10-25 11:08:37,773][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in to top
[2020-10-25 11:08:37,774][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-25 11:08:37,774][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-25 11:08:37,774][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" is new
[2020-10-25 11:08:37,774][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-25 11:08:37,774][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-25 11:08:37,774][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-25 11:08:37,774][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-25 11:08:37,774][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-25 11:08:37,774][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we to top
[2020-10-25 11:08:37,774][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_we" is new
[2020-10-25 11:08:37,774][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-25 11:08:37,774][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" is new
[2020-10-25 11:08:37,774][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-25 11:08:37,774][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-25 11:08:37,774][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-25 11:08:37,774][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-25 11:08:37,774][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-25 11:08:37,774][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr to top
[2020-10-25 11:08:37,775][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-25 11:08:37,775][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in to top
[2020-10-25 11:08:37,775][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-25 11:08:37,775][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out to top
[2020-10-25 11:08:37,775][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-25 11:08:37,775][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we to top
[2020-10-25 11:08:37,775][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-25 11:08:37,775][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr to top
[2020-10-25 11:08:37,775][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-25 11:08:37,775][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in to top
[2020-10-25 11:08:37,775][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-25 11:08:37,775][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out to top
[2020-10-25 11:08:37,775][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-25 11:08:37,775][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we to top
[2020-10-25 11:08:37,775][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-25 11:08:37,775][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr to top
[2020-10-25 11:08:37,775][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-25 11:08:37,775][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in to top
[2020-10-25 11:08:37,776][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-25 11:08:37,776][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out to top
[2020-10-25 11:08:37,776][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-25 11:08:37,776][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we to top
[2020-10-25 11:08:37,776][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-25 11:08:37,776][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr to top
[2020-10-25 11:08:37,776][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-25 11:08:37,776][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in to top
[2020-10-25 11:08:37,776][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-25 11:08:37,776][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out to top
[2020-10-25 11:08:37,776][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-25 11:08:37,776][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we to top
[2020-10-25 11:08:37,776][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-25 11:08:37,776][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr to top
[2020-10-25 11:08:37,776][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-25 11:08:37,776][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in to top
[2020-10-25 11:08:37,776][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-25 11:08:37,776][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out to top
[2020-10-25 11:08:37,777][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-25 11:08:37,777][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we to top
[2020-10-25 11:08:37,777][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-25 11:08:37,777][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-25 11:08:37,777][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" already exists
[2020-10-25 11:08:37,777][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we to top
[2020-10-25 11:08:37,777][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out_we" is new
[2020-10-25 11:08:37,777][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-25 11:08:37,777][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" already exists
[2020-10-25 11:08:37,777][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_direct_dest_port_out_we to top
[2020-10-25 11:08:37,777][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out_we" is new
[2020-10-25 11:08:37,777][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-25 11:08:37,777][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" already exists
[2020-10-25 11:08:37,777][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we to top
[2020-10-25 11:08:37,777][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we" is new
[2020-10-25 11:08:37,777][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-25 11:08:37,777][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" already exists
[2020-10-25 11:08:37,777][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we to top
[2020-10-25 11:08:37,777][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we" is new
[2020-10-25 11:08:37,778][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-25 11:08:37,778][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" already exists
[2020-10-25 11:08:37,778][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we to top
[2020-10-25 11:08:37,778][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we" is new
[2020-10-25 11:08:37,778][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-25 11:08:37,778][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" already exists
[2020-10-25 11:08:37,778][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we to top
[2020-10-25 11:08:37,778][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we" is new
[2020-10-25 11:08:37,778][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-25 11:08:37,778][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-25 11:08:37,778][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-25 11:08:37,778][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-25 11:08:37,778][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-25 11:08:37,778][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" already exists
[2020-10-25 11:08:37,778][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we to top
[2020-10-25 11:08:37,778][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we" is new
[2020-10-25 11:08:37,778][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-25 11:08:37,778][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" already exists
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we to top
[2020-10-25 11:08:37,779][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we" is new
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-25 11:08:37,779][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" already exists
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we to top
[2020-10-25 11:08:37,779][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we" is new
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-25 11:08:37,779][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" already exists
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we to top
[2020-10-25 11:08:37,779][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we" is new
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-25 11:08:37,779][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" already exists
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we to top
[2020-10-25 11:08:37,779][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we" is new
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-25 11:08:37,779][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" already exists
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we to top
[2020-10-25 11:08:37,779][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-25 11:08:37,779][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-25 11:08:37,780][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" already exists
[2020-10-25 11:08:37,780][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we to top
[2020-10-25 11:08:37,780][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we" is new
[2020-10-25 11:08:37,780][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-25 11:08:37,780][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" already exists
[2020-10-25 11:08:37,780][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we to top
[2020-10-25 11:08:37,780][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we" is new
[2020-10-25 11:08:37,780][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-25 11:08:37,780][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" already exists
[2020-10-25 11:08:37,780][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we to top
[2020-10-25 11:08:37,780][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we" is new
[2020-10-25 11:08:37,780][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-25 11:08:37,780][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" already exists
[2020-10-25 11:08:37,780][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we to top
[2020-10-25 11:08:37,780][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we" is new
[2020-10-25 11:08:37,780][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-25 11:08:37,780][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" already exists
[2020-10-25 11:08:37,780][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we to top
[2020-10-25 11:08:37,780][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we" is new
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-25 11:08:37,781][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" already exists
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we to top
[2020-10-25 11:08:37,781][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we" is new
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-25 11:08:37,781][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" already exists
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we to top
[2020-10-25 11:08:37,781][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we" is new
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-25 11:08:37,781][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" already exists
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we to top
[2020-10-25 11:08:37,781][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we" is new
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-25 11:08:37,781][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-25 11:08:37,781][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-25 11:08:37,781][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" already exists
[2020-10-25 11:08:37,781][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we to top
[2020-10-25 11:08:37,782][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we" is new
[2020-10-25 11:08:37,782][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-25 11:08:37,782][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" already exists
[2020-10-25 11:08:37,782][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we to top
[2020-10-25 11:08:37,782][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we" is new
[2020-10-25 11:08:37,782][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-25 11:08:37,782][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" already exists
[2020-10-25 11:08:37,782][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we to top
[2020-10-25 11:08:37,782][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we" is new
[2020-10-25 11:08:37,782][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-25 11:08:37,782][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" already exists
[2020-10-25 11:08:37,782][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we to top
[2020-10-25 11:08:37,782][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we" is new
[2020-10-25 11:08:37,782][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-25 11:08:37,783][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" already exists
[2020-10-25 11:08:37,783][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we to top
[2020-10-25 11:08:37,783][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we" is new
[2020-10-25 11:08:37,783][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-25 11:08:37,783][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" already exists
[2020-10-25 11:08:37,783][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we to top
[2020-10-25 11:08:37,783][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-25 11:08:37,783][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-25 11:08:37,783][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" already exists
[2020-10-25 11:08:37,783][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we to top
[2020-10-25 11:08:37,783][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we" is new
[2020-10-25 11:08:37,783][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-25 11:08:37,783][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" already exists
[2020-10-25 11:08:37,783][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we to top
[2020-10-25 11:08:37,783][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we" is new
[2020-10-25 11:08:37,783][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-25 11:08:37,783][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" already exists
[2020-10-25 11:08:37,783][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we to top
[2020-10-25 11:08:37,784][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we" is new
[2020-10-25 11:08:37,784][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-25 11:08:37,784][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" already exists
[2020-10-25 11:08:37,784][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we to top
[2020-10-25 11:08:37,784][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we" is new
[2020-10-25 11:08:37,784][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-25 11:08:37,784][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" already exists
[2020-10-25 11:08:37,784][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we to top
[2020-10-25 11:08:37,784][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we" is new
[2020-10-25 11:08:37,784][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-25 11:08:37,784][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" already exists
[2020-10-25 11:08:37,784][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we to top
[2020-10-25 11:08:37,784][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we" is new
[2020-10-25 11:08:37,784][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-25 11:08:37,784][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" already exists
[2020-10-25 11:08:37,784][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we to top
[2020-10-25 11:08:37,784][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we" is new
[2020-10-25 11:08:37,785][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-25 11:08:37,785][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" already exists
[2020-10-25 11:08:37,785][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_direct_rst_out_we to top
[2020-10-25 11:08:37,785][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out_we" is new
[2020-10-25 11:08:37,785][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-25 11:08:37,785][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" already exists
[2020-10-25 11:08:37,785][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we to top
[2020-10-25 11:08:37,785][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we" is new
[2020-10-25 11:08:37,785][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-25 11:08:37,785][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" already exists
[2020-10-25 11:08:37,785][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we to top
[2020-10-25 11:08:37,785][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in_we" is new
[2020-10-25 11:08:37,785][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-25 11:08:37,785][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" already exists
[2020-10-25 11:08:37,785][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we to top
[2020-10-25 11:08:37,785][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-25 11:08:37,785][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-25 11:08:37,786][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" already exists
[2020-10-25 11:08:37,786][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we to top
[2020-10-25 11:08:37,786][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we" is new
[2020-10-25 11:08:37,786][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in to top
[2020-10-25 11:08:37,786][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in" is new
[2020-10-25 11:08:37,786][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we to top
[2020-10-25 11:08:37,786][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in_we" is new
[2020-10-25 11:08:37,786][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_in to top
[2020-10-25 11:08:37,786][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in" is new
[2020-10-25 11:08:37,786][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we to top
[2020-10-25 11:08:37,786][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in_we" is new
[2020-10-25 11:08:37,786][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in to top
[2020-10-25 11:08:37,786][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in" is new
[2020-10-25 11:08:37,786][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we to top
[2020-10-25 11:08:37,786][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we" is new
[2020-10-25 11:08:37,786][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out to top
[2020-10-25 11:08:37,786][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out" is new
[2020-10-25 11:08:37,787][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we to top
[2020-10-25 11:08:37,787][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we" is new
[2020-10-25 11:08:37,787][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-25 11:08:37,787][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" already exists
[2020-10-25 11:08:37,787][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we to top
[2020-10-25 11:08:37,787][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we" is new
[2020-10-25 11:08:37,787][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_inst
[2020-10-25 11:08:37,787][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-25 11:08:37,787][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-25 11:08:37,787][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,787][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-25 11:08:37,787][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-25 11:08:37,787][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,787][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-25 11:08:37,787][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-25 11:08:37,788][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-25 11:08:37,788][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-25 11:08:37,788][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-25 11:08:37,788][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-25 11:08:37,788][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-25 11:08:37,788][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-25 11:08:37,788][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-25 11:08:37,788][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-25 11:08:37,788][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-25 11:08:37,788][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-25 11:08:37,788][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-25 11:08:37,788][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy0
[2020-10-25 11:08:37,788][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-25 11:08:37,788][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p0" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,788][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p0" is new
[2020-10-25 11:08:37,788][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-25 11:08:37,788][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n0" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,788][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n0" is new
[2020-10-25 11:08:37,789][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-25 11:08:37,789][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p0" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,789][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p0" is new
[2020-10-25 11:08:37,789][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-25 11:08:37,789][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n0" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,789][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n0" is new
[2020-10-25 11:08:37,789][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk0 to top
[2020-10-25 11:08:37,789][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" is new
[2020-10-25 11:08:37,789][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk0 to top
[2020-10-25 11:08:37,789][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-25 11:08:37,789][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out0 to top
[2020-10-25 11:08:37,789][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" is new
[2020-10-25 11:08:37,789][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out0 to top
[2020-10-25 11:08:37,789][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" is new
[2020-10-25 11:08:37,789][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd0 to top
[2020-10-25 11:08:37,789][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" is new
[2020-10-25 11:08:37,789][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc0 to top
[2020-10-25 11:08:37,790][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" is new
[2020-10-25 11:08:37,790][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock0 to top
[2020-10-25 11:08:37,790][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock0" is new
[2020-10-25 11:08:37,790][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out0 to top
[2020-10-25 11:08:37,790][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" is new
[2020-10-25 11:08:37,790][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd0 to top
[2020-10-25 11:08:37,790][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" is new
[2020-10-25 11:08:37,790][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc0 to top
[2020-10-25 11:08:37,790][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" is new
[2020-10-25 11:08:37,790][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset0 to top
[2020-10-25 11:08:37,790][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" is new
[2020-10-25 11:08:37,790][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all0 to top
[2020-10-25 11:08:37,790][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" is new
[2020-10-25 11:08:37,790][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-25 11:08:37,790][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-25 11:08:37,790][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-25 11:08:37,790][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out0 to top
[2020-10-25 11:08:37,791][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" is new
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out0 to top
[2020-10-25 11:08:37,791][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" is new
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-25 11:08:37,791][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-25 11:08:37,791][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-25 11:08:37,791][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-25 11:08:37,791][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-25 11:08:37,791][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-25 11:08:37,791][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 11:08:37,791][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 11:08:37,791][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-25 11:08:37,792][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-25 11:08:37,792][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset0
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk0 to top
[2020-10-25 11:08:37,792][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out0 to top
[2020-10-25 11:08:37,792][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out0 to top
[2020-10-25 11:08:37,792][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out0 to top
[2020-10-25 11:08:37,792][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" already exists
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out0 to top
[2020-10-25 11:08:37,792][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" already exists
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out0 to top
[2020-10-25 11:08:37,792][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" already exists
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out0 to top
[2020-10-25 11:08:37,792][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" already exists
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset0 to top
[2020-10-25 11:08:37,792][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" already exists
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all0 to top
[2020-10-25 11:08:37,792][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" already exists
[2020-10-25 11:08:37,792][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 11:08:37,793][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 11:08:37,793][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0
[2020-10-25 11:08:37,793][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis0 to top
[2020-10-25 11:08:37,793][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis0" is new
[2020-10-25 11:08:37,793][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis0 to top
[2020-10-25 11:08:37,793][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis0" is new
[2020-10-25 11:08:37,793][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl0 to top
[2020-10-25 11:08:37,793][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl0" is new
[2020-10-25 11:08:37,793][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix0 to top
[2020-10-25 11:08:37,793][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix0" is new
[2020-10-25 11:08:37,793][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk0 to top
[2020-10-25 11:08:37,793][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-25 11:08:37,793][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd0 to top
[2020-10-25 11:08:37,793][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" already exists
[2020-10-25 11:08:37,793][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc0 to top
[2020-10-25 11:08:37,793][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" already exists
[2020-10-25 11:08:37,793][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd0 to top
[2020-10-25 11:08:37,793][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" already exists
[2020-10-25 11:08:37,794][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc0 to top
[2020-10-25 11:08:37,794][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" already exists
[2020-10-25 11:08:37,794][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe0_rst to top
[2020-10-25 11:08:37,794][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-25 11:08:37,794][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid to top
[2020-10-25 11:08:37,794][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-25 11:08:37,794][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull to top
[2020-10-25 11:08:37,794][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-25 11:08:37,794][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow to top
[2020-10-25 11:08:37,794][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-25 11:08:37,794][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame to top
[2020-10-25 11:08:37,794][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-25 11:08:37,794][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data to top
[2020-10-25 11:08:37,794][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-25 11:08:37,794][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip to top
[2020-10-25 11:08:37,794][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-25 11:08:37,794][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port to top
[2020-10-25 11:08:37,795][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-25 11:08:37,795][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid to top
[2020-10-25 11:08:37,795][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-25 11:08:37,795][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame to top
[2020-10-25 11:08:37,795][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-25 11:08:37,795][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data to top
[2020-10-25 11:08:37,795][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-25 11:08:37,795][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip to top
[2020-10-25 11:08:37,795][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-25 11:08:37,795][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port to top
[2020-10-25 11:08:37,795][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-25 11:08:37,795][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame to top
[2020-10-25 11:08:37,795][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-25 11:08:37,795][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun to top
[2020-10-25 11:08:37,795][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-25 11:08:37,795][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack to top
[2020-10-25 11:08:37,796][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-25 11:08:37,796][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack to top
[2020-10-25 11:08:37,796][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-25 11:08:37,796][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe0_led_up to top
[2020-10-25 11:08:37,796][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-25 11:08:37,796][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx to top
[2020-10-25 11:08:37,796][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-25 11:08:37,796][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx to top
[2020-10-25 11:08:37,796][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-25 11:08:37,796][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-25 11:08:37,796][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 11:08:37,796][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-25 11:08:37,796][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" is new
[2020-10-25 11:08:37,796][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-25 11:08:37,796][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" is new
[2020-10-25 11:08:37,796][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-25 11:08:37,797][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" is new
[2020-10-25 11:08:37,797][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-25 11:08:37,797][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" is new
[2020-10-25 11:08:37,797][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-25 11:08:37,797][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" is new
[2020-10-25 11:08:37,797][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-25 11:08:37,797][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" is new
[2020-10-25 11:08:37,797][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-25 11:08:37,797][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" is new
[2020-10-25 11:08:37,797][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-25 11:08:37,797][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" is new
[2020-10-25 11:08:37,797][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_err to top
[2020-10-25 11:08:37,797][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_err" is new
[2020-10-25 11:08:37,797][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-25 11:08:37,797][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" is new
[2020-10-25 11:08:37,798][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-25 11:08:37,798][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" already exists
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-25 11:08:37,798][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" already exists
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-25 11:08:37,798][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" already exists
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-25 11:08:37,798][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" already exists
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-25 11:08:37,798][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" already exists
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-25 11:08:37,798][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" already exists
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-25 11:08:37,798][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" already exists
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-25 11:08:37,798][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" already exists
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-25 11:08:37,798][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" already exists
[2020-10-25 11:08:37,798][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-25 11:08:37,799][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 11:08:37,799][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-25 11:08:37,799][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-25 11:08:37,799][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-25 11:08:37,799][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-25 11:08:37,799][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-25 11:08:37,799][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-25 11:08:37,799][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-25 11:08:37,799][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-25 11:08:37,799][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-25 11:08:37,799][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-25 11:08:37,799][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-25 11:08:37,799][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-25 11:08:37,799][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-25 11:08:37,800][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-25 11:08:37,800][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-25 11:08:37,800][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-25 11:08:37,800][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-25 11:08:37,800][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-25 11:08:37,800][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-25 11:08:37,800][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-25 11:08:37,800][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-25 11:08:37,800][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-25 11:08:37,800][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-25 11:08:37,800][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-25 11:08:37,800][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-25 11:08:37,800][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-25 11:08:37,800][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-25 11:08:37,800][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-25 11:08:37,800][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-25 11:08:37,801][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-25 11:08:37,801][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-25 11:08:37,801][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-25 11:08:37,801][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-25 11:08:37,801][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-25 11:08:37,801][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-25 11:08:37,801][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-25 11:08:37,801][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy3
[2020-10-25 11:08:37,801][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-25 11:08:37,801][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p3" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,801][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p3" is new
[2020-10-25 11:08:37,801][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-25 11:08:37,801][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n3" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,801][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n3" is new
[2020-10-25 11:08:37,802][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-25 11:08:37,802][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p3" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,802][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p3" is new
[2020-10-25 11:08:37,802][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-25 11:08:37,802][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n3" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,802][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n3" is new
[2020-10-25 11:08:37,802][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk3 to top
[2020-10-25 11:08:37,802][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" is new
[2020-10-25 11:08:37,802][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk3 to top
[2020-10-25 11:08:37,802][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-25 11:08:37,803][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out3 to top
[2020-10-25 11:08:37,803][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" is new
[2020-10-25 11:08:37,803][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out3 to top
[2020-10-25 11:08:37,803][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" is new
[2020-10-25 11:08:37,803][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd3 to top
[2020-10-25 11:08:37,803][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" is new
[2020-10-25 11:08:37,803][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc3 to top
[2020-10-25 11:08:37,803][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" is new
[2020-10-25 11:08:37,803][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock3 to top
[2020-10-25 11:08:37,803][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock3" is new
[2020-10-25 11:08:37,803][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out3 to top
[2020-10-25 11:08:37,803][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" is new
[2020-10-25 11:08:37,803][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd3 to top
[2020-10-25 11:08:37,803][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" is new
[2020-10-25 11:08:37,803][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc3 to top
[2020-10-25 11:08:37,804][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" is new
[2020-10-25 11:08:37,804][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset3 to top
[2020-10-25 11:08:37,804][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" is new
[2020-10-25 11:08:37,804][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all3 to top
[2020-10-25 11:08:37,804][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" is new
[2020-10-25 11:08:37,804][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-25 11:08:37,804][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 11:08:37,804][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-25 11:08:37,804][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 11:08:37,804][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out3 to top
[2020-10-25 11:08:37,804][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" is new
[2020-10-25 11:08:37,804][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out3 to top
[2020-10-25 11:08:37,804][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" is new
[2020-10-25 11:08:37,804][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-25 11:08:37,804][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-25 11:08:37,804][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-25 11:08:37,805][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-25 11:08:37,805][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-25 11:08:37,805][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-25 11:08:37,805][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-25 11:08:37,805][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-25 11:08:37,805][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-25 11:08:37,805][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-25 11:08:37,805][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-25 11:08:37,805][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-25 11:08:37,805][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 11:08:37,805][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 11:08:37,805][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-25 11:08:37,805][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-25 11:08:37,805][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset3
[2020-10-25 11:08:37,805][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk3 to top
[2020-10-25 11:08:37,805][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-25 11:08:37,805][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out3 to top
[2020-10-25 11:08:37,805][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-25 11:08:37,805][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out3 to top
[2020-10-25 11:08:37,806][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-25 11:08:37,806][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out3 to top
[2020-10-25 11:08:37,806][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" already exists
[2020-10-25 11:08:37,806][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out3 to top
[2020-10-25 11:08:37,806][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" already exists
[2020-10-25 11:08:37,806][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out3 to top
[2020-10-25 11:08:37,806][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" already exists
[2020-10-25 11:08:37,806][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out3 to top
[2020-10-25 11:08:37,806][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" already exists
[2020-10-25 11:08:37,806][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset3 to top
[2020-10-25 11:08:37,806][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" already exists
[2020-10-25 11:08:37,806][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all3 to top
[2020-10-25 11:08:37,806][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" already exists
[2020-10-25 11:08:37,806][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 11:08:37,806][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 11:08:37,806][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1
[2020-10-25 11:08:37,806][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis3 to top
[2020-10-25 11:08:37,806][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis3" is new
[2020-10-25 11:08:37,807][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis3 to top
[2020-10-25 11:08:37,807][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis3" is new
[2020-10-25 11:08:37,807][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl3 to top
[2020-10-25 11:08:37,807][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl3" is new
[2020-10-25 11:08:37,807][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix3 to top
[2020-10-25 11:08:37,807][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix3" is new
[2020-10-25 11:08:37,807][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk3 to top
[2020-10-25 11:08:37,807][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-25 11:08:37,807][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd3 to top
[2020-10-25 11:08:37,807][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" already exists
[2020-10-25 11:08:37,807][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc3 to top
[2020-10-25 11:08:37,807][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" already exists
[2020-10-25 11:08:37,807][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd3 to top
[2020-10-25 11:08:37,807][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" already exists
[2020-10-25 11:08:37,807][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc3 to top
[2020-10-25 11:08:37,807][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" already exists
[2020-10-25 11:08:37,807][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe1_rst to top
[2020-10-25 11:08:37,808][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-25 11:08:37,808][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid to top
[2020-10-25 11:08:37,808][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-25 11:08:37,808][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull to top
[2020-10-25 11:08:37,808][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-25 11:08:37,808][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow to top
[2020-10-25 11:08:37,808][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-25 11:08:37,808][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame to top
[2020-10-25 11:08:37,808][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-25 11:08:37,808][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data to top
[2020-10-25 11:08:37,808][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-25 11:08:37,808][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip to top
[2020-10-25 11:08:37,808][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-25 11:08:37,808][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port to top
[2020-10-25 11:08:37,808][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-25 11:08:37,809][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid to top
[2020-10-25 11:08:37,809][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-25 11:08:37,809][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame to top
[2020-10-25 11:08:37,809][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-25 11:08:37,809][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data to top
[2020-10-25 11:08:37,809][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-25 11:08:37,809][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip to top
[2020-10-25 11:08:37,809][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-25 11:08:37,809][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port to top
[2020-10-25 11:08:37,809][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-25 11:08:37,809][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame to top
[2020-10-25 11:08:37,809][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-25 11:08:37,809][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun to top
[2020-10-25 11:08:37,809][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-25 11:08:37,809][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack to top
[2020-10-25 11:08:37,810][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-25 11:08:37,810][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack to top
[2020-10-25 11:08:37,810][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-25 11:08:37,810][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe1_led_up to top
[2020-10-25 11:08:37,810][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-25 11:08:37,810][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx to top
[2020-10-25 11:08:37,810][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-25 11:08:37,810][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx to top
[2020-10-25 11:08:37,810][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-25 11:08:37,810][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-25 11:08:37,810][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 11:08:37,810][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-25 11:08:37,810][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" is new
[2020-10-25 11:08:37,810][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-25 11:08:37,811][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" is new
[2020-10-25 11:08:37,811][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-25 11:08:37,811][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" is new
[2020-10-25 11:08:37,811][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-25 11:08:37,811][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" is new
[2020-10-25 11:08:37,811][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-25 11:08:37,811][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" is new
[2020-10-25 11:08:37,811][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-25 11:08:37,811][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" is new
[2020-10-25 11:08:37,811][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-25 11:08:37,811][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" is new
[2020-10-25 11:08:37,811][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-25 11:08:37,811][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" is new
[2020-10-25 11:08:37,811][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_err to top
[2020-10-25 11:08:37,812][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_err" is new
[2020-10-25 11:08:37,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-25 11:08:37,812][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" is new
[2020-10-25 11:08:37,812][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite
[2020-10-25 11:08:37,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-25 11:08:37,812][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" already exists
[2020-10-25 11:08:37,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-25 11:08:37,812][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" already exists
[2020-10-25 11:08:37,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-25 11:08:37,812][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" already exists
[2020-10-25 11:08:37,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-25 11:08:37,812][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" already exists
[2020-10-25 11:08:37,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-25 11:08:37,812][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" already exists
[2020-10-25 11:08:37,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-25 11:08:37,812][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" already exists
[2020-10-25 11:08:37,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-25 11:08:37,813][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" already exists
[2020-10-25 11:08:37,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-25 11:08:37,813][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" already exists
[2020-10-25 11:08:37,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-25 11:08:37,813][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" already exists
[2020-10-25 11:08:37,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-25 11:08:37,813][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 11:08:37,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-25 11:08:37,813][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-25 11:08:37,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-25 11:08:37,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-25 11:08:37,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-25 11:08:37,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-25 11:08:37,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-25 11:08:37,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-25 11:08:37,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-25 11:08:37,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-25 11:08:37,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-25 11:08:37,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-25 11:08:37,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-25 11:08:37,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-25 11:08:37,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-25 11:08:37,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-25 11:08:37,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-25 11:08:37,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-25 11:08:37,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-25 11:08:37,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-25 11:08:37,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-25 11:08:37,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-25 11:08:37,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-25 11:08:37,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-25 11:08:37,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-25 11:08:37,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-25 11:08:37,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-25 11:08:37,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-25 11:08:37,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-25 11:08:37,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-25 11:08:37,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-25 11:08:37,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-25 11:08:37,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-25 11:08:37,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-25 11:08:37,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-25 11:08:37,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-25 11:08:37,816][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-25 11:08:37,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-25 11:08:37,816][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 11:08:37,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-25 11:08:37,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-25 11:08:37,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-25 11:08:37,816][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-25 11:08:37,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-25 11:08:37,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-25 11:08:37,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-25 11:08:37,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-25 11:08:37,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-25 11:08:37,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-25 11:08:37,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-25 11:08:37,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-25 11:08:37,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-25 11:08:37,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-25 11:08:37,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-25 11:08:37,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-25 11:08:37,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-25 11:08:37,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-25 11:08:37,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-25 11:08:37,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-25 11:08:37,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-25 11:08:37,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-25 11:08:37,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-25 11:08:37,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-25 11:08:37,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-25 11:08:37,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-25 11:08:37,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-25 11:08:37,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-25 11:08:37,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-25 11:08:37,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-25 11:08:37,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-25 11:08:37,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-25 11:08:37,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-25 11:08:37,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-25 11:08:37,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-25 11:08:37,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-25 11:08:37,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-25 11:08:37,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-25 11:08:37,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-25 11:08:37,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-25 11:08:37,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-25 11:08:37,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-25 11:08:37,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-25 11:08:37,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-25 11:08:37,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-25 11:08:37,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-25 11:08:37,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-25 11:08:37,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-25 11:08:37,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-25 11:08:37,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-25 11:08:37,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-25 11:08:37,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-25 11:08:37,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-25 11:08:37,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-25 11:08:37,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-25 11:08:37,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-25 11:08:37,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-25 11:08:37,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-25 11:08:37,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-25 11:08:37,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-25 11:08:37,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-25 11:08:37,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-25 11:08:37,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-25 11:08:37,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-25 11:08:37,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-25 11:08:37,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-25 11:08:37,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-25 11:08:37,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-25 11:08:37,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-25 11:08:37,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-25 11:08:37,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-25 11:08:37,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-25 11:08:37,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-25 11:08:37,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-25 11:08:37,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-25 11:08:37,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-25 11:08:37,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-25 11:08:37,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-25 11:08:37,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-25 11:08:37,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-25 11:08:37,822][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-25 11:08:37,822][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-25 11:08:37,822][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,822][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-25 11:08:37,822][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-25 11:08:37,822][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-25 11:08:37,822][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-25 11:08:37,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-25 11:08:37,823][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-25 11:08:37,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-25 11:08:37,823][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-25 11:08:37,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-25 11:08:37,823][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-25 11:08:37,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-25 11:08:37,823][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-25 11:08:37,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-25 11:08:37,823][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-25 11:08:37,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-25 11:08:37,823][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 11:08:37,823][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-25 11:08:37,823][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-25 11:08:37,823][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n0
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p0
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n0
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p0
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n3
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p3
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n3
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p3
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-25 11:08:37,824][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-25 11:08:37,824][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 17 n_ports: 16
[2020-10-25 11:08:37,824][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway
[2020-10-25 11:08:37,824][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway
[2020-10-25 11:08:37,824][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway
[2020-10-25 11:08:37,824][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway
[2020-10-25 11:08:37,824][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out
[2020-10-25 11:08:37,824][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out
[2020-10-25 11:08:37,824][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out
[2020-10-25 11:08:37,825][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in
[2020-10-25 11:08:37,826][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_user_data_out
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in
[2020-10-25 11:08:37,827][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we
[2020-10-25 11:08:37,828][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we
[2020-10-25 11:08:37,829][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out
[2020-10-25 11:08:37,830][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all0
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out0
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out0
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-25 11:08:37,831][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk0
[2020-10-25 11:08:37,832][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc0
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd0
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc0
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd0
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_up
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rst
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid
[2020-10-25 11:08:37,833][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_err
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all3
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out3
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out3
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-25 11:08:37,834][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd3
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_up
[2020-10-25 11:08:37,835][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rst
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_err
[2020-10-25 11:08:37,836][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-25 11:08:37,837][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-25 11:08:37,838][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-25 11:08:37,839][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-25 11:08:37,842][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-25 11:08:37,842][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,842][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-25 11:08:37,842][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-25 11:08:37,842][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,842][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 11:08:37,842][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,842][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,842][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,842][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-25 11:08:37,842][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-25 11:08:37,842][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,842][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 11:08:37,842][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,842][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,842][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,842][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p0
[2020-10-25 11:08:37,842][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-25 11:08:37,842][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,842][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 11:08:37,843][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,843][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,843][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,843][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n0
[2020-10-25 11:08:37,843][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-25 11:08:37,843][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,843][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 11:08:37,843][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,843][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,843][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,843][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p0
[2020-10-25 11:08:37,843][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-25 11:08:37,843][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,843][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 11:08:37,843][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,843][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,843][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,843][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n0
[2020-10-25 11:08:37,843][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-25 11:08:37,843][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,843][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 11:08:37,843][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,843][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,843][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-25 11:08:37,843][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-25 11:08:37,843][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-25 11:08:37,844][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-25 11:08:37,844][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-25 11:08:37,844][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-25 11:08:37,844][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-25 11:08:37,844][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-25 11:08:37,844][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-25 11:08:37,844][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,844][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-25 11:08:37,844][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-25 11:08:37,844][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,844][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 11:08:37,844][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,844][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,844][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,844][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-25 11:08:37,844][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-25 11:08:37,844][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,844][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 11:08:37,844][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,844][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,844][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,844][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p3
[2020-10-25 11:08:37,844][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-25 11:08:37,844][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,845][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 11:08:37,845][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,845][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,845][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,845][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n3
[2020-10-25 11:08:37,845][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-25 11:08:37,845][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,845][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 11:08:37,845][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,845][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,845][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,845][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p3
[2020-10-25 11:08:37,845][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-25 11:08:37,845][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,845][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 11:08:37,845][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,845][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,845][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,845][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n3
[2020-10-25 11:08:37,845][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-25 11:08:37,845][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,845][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 11:08:37,845][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,845][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,845][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-25 11:08:37,846][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-25 11:08:37,846][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-25 11:08:37,846][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-25 11:08:37,846][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-25 11:08:37,846][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-25 11:08:37,846][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-25 11:08:37,846][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-25 11:08:37,846][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-25 11:08:37,846][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,846][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-25 11:08:37,846][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 11:08:37,846][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 11:08:37,846][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-25 11:08:37,846][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,846][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,846][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 11:08:37,846][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,846][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-25 11:08:37,846][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 11:08:37,846][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 11:08:37,846][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,846][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-25 11:08:37,846][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 11:08:37,846][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 11:08:37,847][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,847][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-25 11:08:37,847][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,847][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-25 11:08:37,847][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 11:08:37,847][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 11:08:37,847][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-25 11:08:37,847][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,847][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,847][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 11:08:37,847][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,847][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-25 11:08:37,847][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 11:08:37,847][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 11:08:37,847][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,847][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-25 11:08:37,847][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 11:08:37,847][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 11:08:37,847][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,847][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-25 11:08:37,847][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,847][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-25 11:08:37,847][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 11:08:37,847][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 11:08:37,847][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-25 11:08:37,848][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,848][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,848][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 11:08:37,848][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,848][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-25 11:08:37,848][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 11:08:37,848][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 11:08:37,848][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,848][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-25 11:08:37,848][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 11:08:37,848][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 11:08:37,848][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,848][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-25 11:08:37,848][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,848][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-25 11:08:37,848][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 11:08:37,848][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 11:08:37,848][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-25 11:08:37,848][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,848][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,848][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 11:08:37,848][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,848][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-25 11:08:37,848][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 11:08:37,848][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 11:08:37,849][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,849][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-25 11:08:37,849][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 11:08:37,849][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 11:08:37,849][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 11:08:37,849][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-25 11:08:37,849][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 11:08:37,849][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-25 11:08:37,849][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-25 11:08:37,849][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 11:08:37,849][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-25 11:08:37,849][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 11:08:37,849][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 11:08:37,849][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-25 11:08:37,849][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-25 11:08:37,849][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-25 11:08:37,849][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-25 11:08:37,849][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-25 11:08:37,849][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-25 11:08:37,849][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-25 11:08:37,849][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-25 11:08:37,849][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-25 11:08:37,849][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-25 11:08:37,849][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-25 11:08:37,850][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-25 11:08:37,850][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-25 11:08:37,850][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-25 11:08:37,850][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-25 11:08:37,850][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-25 11:08:37,850][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-25 11:08:37,850][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-25 11:08:37,850][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-25 11:08:37,850][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-25 11:08:37,850][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-25 11:08:37,850][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-25 11:08:37,850][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-25 11:08:37,850][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-25 11:08:37,850][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p0 on mgt_tx_p 
[2020-10-25 11:08:37,850][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p0 Y35
[2020-10-25 11:08:37,850][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p0 None
[2020-10-25 11:08:37,850][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n0 on mgt_tx_n 
[2020-10-25 11:08:37,850][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n0 Y36
[2020-10-25 11:08:37,850][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n0 None
[2020-10-25 11:08:37,850][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p0 on mgt_rx_p 
[2020-10-25 11:08:37,850][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p0 AA38
[2020-10-25 11:08:37,850][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p0 None
[2020-10-25 11:08:37,850][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n0 on mgt_rx_n 
[2020-10-25 11:08:37,851][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n0 AA39
[2020-10-25 11:08:37,851][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n0 None
[2020-10-25 11:08:37,851][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-25 11:08:37,851][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-25 11:08:37,851][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-25 11:08:37,851][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-25 11:08:37,851][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-25 11:08:37,851][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-25 11:08:37,851][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p3 on mgt_tx_p 
[2020-10-25 11:08:37,851][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p3 R33
[2020-10-25 11:08:37,851][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p3 None
[2020-10-25 11:08:37,851][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n3 on mgt_tx_n 
[2020-10-25 11:08:37,851][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n3 R34
[2020-10-25 11:08:37,851][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n3 None
[2020-10-25 11:08:37,851][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p3 on mgt_rx_p 
[2020-10-25 11:08:37,851][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p3 R38
[2020-10-25 11:08:37,851][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p3 None
[2020-10-25 11:08:37,851][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n3 on mgt_rx_n 
[2020-10-25 11:08:37,851][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n3 R39
[2020-10-25 11:08:37,851][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n3 None
[2020-10-25 11:08:37,851][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext on led 
[2020-10-25 11:08:37,851][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext AR13
[2020-10-25 11:08:37,851][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-25 11:08:37,851][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext on led 
[2020-10-25 11:08:37,852][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext AP13
[2020-10-25 11:08:37,852][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext LVCMOS18
[2020-10-25 11:08:37,852][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext on led 
[2020-10-25 11:08:37,852][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext AR16
[2020-10-25 11:08:37,852][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-25 11:08:37,852][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext on led 
[2020-10-25 11:08:37,852][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext AP16
[2020-10-25 11:08:37,852][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext LVCMOS18
[2020-10-25 11:08:37,852][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-25 11:08:37,852][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-25 11:08:37,852][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-25 11:08:37,852][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-25 11:08:37,852][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-25 11:08:37,852][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-25 11:08:37,853][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-25 11:08:37,854][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-25 11:08:37,855][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-25 11:08:37,855][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_ip
[2020-10-25 11:08:37,855][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_port
[2020-10-25 11:08:37,855][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-25 11:08:37,855][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-25 11:08:37,855][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-25 11:08:37,855][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-25 11:08:37,855][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-25 11:08:37,855][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-25 11:08:37,856][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_ip
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_port
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-25 11:08:37,857][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-25 11:08:37,857][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-25 11:08:38,024][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-25 11:08:38,025][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-25 11:08:38,025][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-25 11:08:38,062][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-25 11:08:38,062][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-25 11:08:38,062][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-25 11:08:38,129][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-25 11:08:38,129][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-25 11:08:38,129][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-25 11:08:38,129][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-25 11:08:38,130][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-25 11:08:38,130][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-25 11:08:38,131][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-25 11:08:38,131][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-25 11:08:38,132][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-25 11:08:38,132][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-25 11:08:38,132][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-25 11:08:38,132][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-25 11:08:38,132][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-25 11:08:38,132][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-25 11:08:38,132][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-25 11:08:38,132][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-25 11:08:38,132][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-25 11:08:38,132][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-25 11:08:38,132][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-25 11:08:38,132][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-25 11:08:38,132][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-25 11:08:38,132][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-25 11:08:38,132][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-25 11:08:38,132][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-25 11:08:38,132][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-25 11:08:38,133][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-25 11:08:38,133][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-25 11:08:38,133][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-25 11:08:38,133][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-25 11:08:38,133][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-25 11:08:38,133][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-25 11:08:38,133][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5c88>
[2020-10-25 11:08:38,133][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-25 11:08:38,133][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,133][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-25 11:08:38,133][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,133][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5cc0>
[2020-10-25 11:08:38,133][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-25 11:08:38,133][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,133][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-25 11:08:38,133][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,133][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5cf8>
[2020-10-25 11:08:38,133][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p0 -> mgt_tx_p
[2020-10-25 11:08:38,134][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,134][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y35
[2020-10-25 11:08:38,134][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,134][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5d30>
[2020-10-25 11:08:38,134][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n0 -> mgt_tx_n
[2020-10-25 11:08:38,134][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,134][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y36
[2020-10-25 11:08:38,134][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,134][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5d68>
[2020-10-25 11:08:38,134][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p0 -> mgt_rx_p
[2020-10-25 11:08:38,134][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,134][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA38
[2020-10-25 11:08:38,134][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,134][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5da0>
[2020-10-25 11:08:38,134][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n0 -> mgt_rx_n
[2020-10-25 11:08:38,134][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,134][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA39
[2020-10-25 11:08:38,134][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,134][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5dd8>
[2020-10-25 11:08:38,135][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-25 11:08:38,135][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,135][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-25 11:08:38,135][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,135][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5e10>
[2020-10-25 11:08:38,135][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-25 11:08:38,135][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,135][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-25 11:08:38,135][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,135][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5e48>
[2020-10-25 11:08:38,135][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p3 -> mgt_tx_p
[2020-10-25 11:08:38,135][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,135][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R33
[2020-10-25 11:08:38,135][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,135][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5e80>
[2020-10-25 11:08:38,135][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n3 -> mgt_tx_n
[2020-10-25 11:08:38,135][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,135][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R34
[2020-10-25 11:08:38,135][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,136][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5eb8>
[2020-10-25 11:08:38,136][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p3 -> mgt_rx_p
[2020-10-25 11:08:38,136][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,136][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R38
[2020-10-25 11:08:38,136][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,136][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5ef0>
[2020-10-25 11:08:38,136][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n3 -> mgt_rx_n
[2020-10-25 11:08:38,136][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,136][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R39
[2020-10-25 11:08:38,136][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,136][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5f28>
[2020-10-25 11:08:38,136][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext -> led
[2020-10-25 11:08:38,136][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,136][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-25 11:08:38,136][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,136][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 11:08:38,136][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5f60>
[2020-10-25 11:08:38,136][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext -> led
[2020-10-25 11:08:38,136][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,136][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-25 11:08:38,137][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,137][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 11:08:38,137][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5f98>
[2020-10-25 11:08:38,137][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext -> led
[2020-10-25 11:08:38,137][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,137][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-25 11:08:38,137][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,137][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 11:08:38,137][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1a5fd0>
[2020-10-25 11:08:38,137][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext -> led
[2020-10-25 11:08:38,137][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,137][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-25 11:08:38,137][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,137][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 11:08:38,137][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7ff22e1b4048>
[2020-10-25 11:08:38,137][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-25 11:08:38,137][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 11:08:38,137][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-25 11:08:38,137][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 11:08:38,137][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-25 11:08:38,137][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7ff22e1a5828>
[2020-10-25 11:08:38,138][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-25 11:08:38,138][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7ff22e1a5860>
[2020-10-25 11:08:38,138][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-25 11:08:38,138][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7ff22e1a5898>
[2020-10-25 11:08:38,138][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-25 11:08:38,138][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7ff22e1a58d0>
[2020-10-25 11:08:38,138][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-25 11:08:38,138][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7ff22e1a5908>
[2020-10-25 11:08:38,138][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-25 11:08:38,138][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7ff22e1a5a58>
[2020-10-25 11:08:38,138][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 11:08:38,138][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7ff22e1a5a90>
[2020-10-25 11:08:38,138][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 11:08:38,138][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7ff22e1a5ac8>
[2020-10-25 11:08:38,138][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 11:08:38,138][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7ff22e1a5b00>
[2020-10-25 11:08:38,139][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 11:08:38,139][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7ff22e1a5b70>
[2020-10-25 11:08:38,139][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 11:08:38,139][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7ff22e1a5ba8>
[2020-10-25 11:08:38,139][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 11:08:38,139][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7ff22e1a5be0>
[2020-10-25 11:08:38,139][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 11:08:38,139][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7ff22e1a5c18>
[2020-10-25 11:08:38,139][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 11:08:38,139][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7ff22e1a5940>
[2020-10-25 11:08:38,139][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 11:08:38,139][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7ff22e1a5978>
[2020-10-25 11:08:38,139][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 11:08:38,139][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7ff22e1a59b0>
[2020-10-25 11:08:38,140][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 11:08:38,140][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7ff22e1a59e8>
[2020-10-25 11:08:38,140][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 11:08:38,140][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7ff22e1b4080>
[2020-10-25 11:08:38,140][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 11:08:38,140][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7ff22e1b40b8>
[2020-10-25 11:08:38,140][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 11:08:38,140][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7ff22e1b40f0>
[2020-10-25 11:08:38,140][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 11:08:38,140][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7ff22e1b4128>
[2020-10-25 11:08:38,140][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 11:08:38,140][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7ff22e1b4160>
[2020-10-25 11:08:38,140][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 11:08:38,140][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7ff22e1b4198>
[2020-10-25 11:08:38,140][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 11:08:38,140][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN Y35 [get_ports mgt_tx_p0]
set_property PACKAGE_PIN Y36 [get_ports mgt_tx_n0]
set_property PACKAGE_PIN AA38 [get_ports mgt_rx_p0]
set_property PACKAGE_PIN AA39 [get_ports mgt_rx_n0]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN R33 [get_ports mgt_tx_p3]
set_property PACKAGE_PIN R34 [get_ports mgt_tx_n3]
set_property PACKAGE_PIN R38 [get_ports mgt_rx_p3]
set_property PACKAGE_PIN R39 [get_ports mgt_rx_n3]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-25 11:08:38,141][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-25 11:08:38,141][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-25 11:08:38,141][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-25 11:08:38,141][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-25 11:08:38,142][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 11:08:38,142][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-25 11:08:38,143][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-25 11:08:38,143][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-25 11:08:38,143][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-25 11:08:38,143][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-25 11:08:38,143][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 11:08:38,143][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-25 11:08:38,143][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 11:08:38,143][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-25 11:08:38,150][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-25 11:08:38,150][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-25 11:08:38,150][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-25 11:08:38,150][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/
[2020-10-25 11:08:38,151][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 11:33:37,445][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/core_info.tab
[2020-10-25 11:33:37,445][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/design_info.tab
[2020-10-25 11:33:37,445][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/git_info.tab
[2020-10-25 16:17:53,832][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-25 16:17:53,832][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-25 16:17:53,920][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-25 16:17:53,961][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-25 16:17:53,961][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-25 16:17:53,961][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-25 16:17:53,961][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-25 16:17:53,962][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-25 16:17:53,962][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source']
[2020-10-25 16:17:53,962][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-25 16:17:53,962][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output
[2020-10-25 16:17:53,962][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-25 16:17:53,962][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-25 16:17:53,964][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:53,964][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-25 16:17:53,964][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-25 16:17:53,964][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-25 16:17:53,964][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 16:17:53,965][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 16:17:53,965][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 16:17:53,965][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 16:17:53,965][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:53,965][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-25 16:17:53,965][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 16:17:53,965][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 16:17:53,965][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 16:17:53,965][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 16:17:53,965][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 16:17:53,965][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 16:17:53,966][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 16:17:53,966][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 16:17:53,966][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 16:17:53,966][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 16:17:53,966][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 16:17:53,966][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 16:17:53,966][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 16:17:53,966][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:53,966][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:53,966][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:53,966][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:53,967][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:53,967][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:53,967][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:53,967][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:53,967][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 16:17:53,967][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 16:17:53,967][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 16:17:53,967][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 16:17:53,967][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 16:17:53,967][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-25 16:17:53,969][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-25 16:17:53,969][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-25 16:17:53,969][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-25 16:17:53,970][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-25 16:17:53,970][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 16:17:53,970][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:53,970][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:53,970][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-25 16:17:53,970][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 16:17:53,970][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 16:17:53,970][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 16:17:53,970][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 16:17:53,971][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:53,971][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-25 16:17:53,971][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 16:17:53,971][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 16:17:53,971][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 16:17:53,971][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 16:17:53,971][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 16:17:53,971][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 16:17:53,971][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 16:17:53,971][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 16:17:53,971][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 16:17:53,971][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 16:17:53,971][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 16:17:53,971][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 16:17:53,972][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 16:17:53,972][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:53,972][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:53,972][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:53,972][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:53,972][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:53,972][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:53,972][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:53,972][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:53,972][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 16:17:53,972][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 16:17:53,972][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 16:17:53,972][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 16:17:53,972][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 16:17:53,973][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-25 16:17:53,973][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-25 16:17:53,974][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-25 16:17:53,974][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-25 16:17:53,974][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-25 16:17:53,974][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 16:17:53,975][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:53,975][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:53,975][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-25 16:17:53,975][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 16:17:53,975][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 16:17:53,975][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 16:17:53,975][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 16:17:53,975][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:53,975][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-25 16:17:53,976][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 16:17:53,976][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 16:17:53,976][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 16:17:53,976][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 16:17:53,976][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 16:17:53,976][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 16:17:53,976][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 16:17:53,976][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 16:17:53,976][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 16:17:53,976][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 16:17:53,976][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 16:17:53,976][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 16:17:53,976][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 16:17:53,977][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:53,977][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:53,977][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:53,977][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:53,977][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:53,977][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:53,977][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:53,977][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:53,977][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 16:17:53,977][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 16:17:53,977][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 16:17:53,977][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 16:17:53,977][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 16:17:53,978][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-25 16:17:53,978][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-25 16:17:53,979][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-25 16:17:53,979][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-25 16:17:53,979][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-25 16:17:53,979][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 16:17:53,980][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:53,980][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:53,980][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-25 16:17:53,980][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 16:17:53,980][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 16:17:53,980][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 16:17:53,980][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 16:17:53,980][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:53,981][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-25 16:17:53,981][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 16:17:53,981][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 43
[2020-10-25 16:17:53,982][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 16:17:53,982][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 16:17:53,982][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 16:17:53,982][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 16:17:53,982][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 16:17:53,982][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 16:17:53,982][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 16:17:53,985][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 16:17:53,985][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 16:17:53,985][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 42
[2020-10-25 16:17:53,986][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-25 16:17:53,986][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-25 16:17:53,986][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:53,986][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:53,995][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:53,996][slave.py:108][dec_route_add][DEBUG][MainThread]: 42
[2020-10-25 16:17:53,996][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-25 16:17:53,996][slave.py:110][dec_route_add][DEBUG][MainThread]: 10
[2020-10-25 16:17:53,996][slave.py:111][dec_route_add][DEBUG][MainThread]: 42
[2020-10-25 16:17:53,998][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,000][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,001][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,001][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,001][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,001][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 16:17:54,001][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,001][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-25 16:17:54,001][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 16:17:54,001][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 16:17:54,001][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-25 16:17:54,001][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,001][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 16:17:54,001][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,001][slave.py:108][dec_route_add][DEBUG][MainThread]: 10
[2020-10-25 16:17:54,001][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,001][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,001][slave.py:111][dec_route_add][DEBUG][MainThread]: 10
[2020-10-25 16:17:54,003][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,006][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,006][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,006][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,006][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,006][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 16:17:54,006][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,006][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 16:17:54,006][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,006][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 16:17:54,006][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,006][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 16:17:54,006][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,006][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,006][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 16:17:54,006][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,006][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 16:17:54,006][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,006][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 16:17:54,007][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,007][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,007][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-25 16:17:54,007][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,007][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0
[2020-10-25 16:17:54,007][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,007][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,007][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,007][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,007][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,007][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,007][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1
[2020-10-25 16:17:54,007][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,007][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,007][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,007][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,007][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,009][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_5v0': [], '-1v0_7v1_5v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,012][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_5v0': [], '-1v0_7v1_5v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,012][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,012][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,012][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,012][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 16:17:54,012][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,012][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 16:17:54,012][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,012][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 16:17:54,012][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,012][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 16:17:54,012][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,012][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0
[2020-10-25 16:17:54,012][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,012][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1
[2020-10-25 16:17:54,012][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,012][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 16:17:54,012][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,012][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,012][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,012][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,013][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,013][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,013][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 16:17:54,013][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,013][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,013][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,013][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,013][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,013][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,013][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 16:17:54,013][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,013][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,013][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,013][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,013][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,013][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,013][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 16:17:54,013][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,013][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,013][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,013][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,013][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,013][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,013][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0
[2020-10-25 16:17:54,013][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,013][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,013][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,013][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,013][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,013][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,013][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1
[2020-10-25 16:17:54,014][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,014][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,014][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,014][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,014][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,014][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,014][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1_2v0
[2020-10-25 16:17:54,014][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,014][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1_2v1
[2020-10-25 16:17:54,016][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_5v0': [], '-1v0_7v1_5v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_5v0_4v0': [], '-1v0_7v1_5v0_4v1': [], '-1v0_7v1_5v1_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,019][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_5v0': [], '-1v0_7v1_5v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_5v0_4v0': [], '-1v0_7v1_5v0_4v1': [], '-1v0_7v1_5v1_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0
[2020-10-25 16:17:54,019][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,019][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1
[2020-10-25 16:17:54,020][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,020][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1_2v0
[2020-10-25 16:17:54,020][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,020][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1_2v1
[2020-10-25 16:17:54,020][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,020][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-25 16:17:54,020][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,020][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,020][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,020][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,020][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,020][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,020][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-25 16:17:54,020][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,020][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,020][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,020][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,020][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,020][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,020][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-25 16:17:54,020][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,020][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,020][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,020][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,020][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,020][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,020][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-25 16:17:54,020][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,020][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,020][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,021][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,021][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-25 16:17:54,021][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,021][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,021][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,021][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,021][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-25 16:17:54,021][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,021][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,021][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,021][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,021][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-25 16:17:54,021][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,021][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,021][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,021][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,021][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-25 16:17:54,021][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,021][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,021][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,021][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,022][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,022][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v0
[2020-10-25 16:17:54,022][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,022][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,022][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,022][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,022][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,022][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,022][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v1
[2020-10-25 16:17:54,022][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,022][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,022][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,022][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,022][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,022][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,022][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v0
[2020-10-25 16:17:54,022][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,022][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,022][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,022][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,022][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,022][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,022][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v1
[2020-10-25 16:17:54,022][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,022][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,022][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,022][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,022][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,025][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_5v0': [], '-1v0_7v1_5v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_5v0_4v0': [], '-1v0_7v1_5v0_4v1': [], '-1v0_7v1_5v1_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_5v0_4v0_3v0': [], '-1v0_7v1_5v0_4v0_3v1': [], '-1v0_7v1_5v0_4v1_3v0': [], '-1v0_7v1_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,027][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_5v0': [], '-1v0_7v1_5v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_5v0_4v0': [], '-1v0_7v1_5v0_4v1': [], '-1v0_7v1_5v1_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_5v0_4v0_3v0': [], '-1v0_7v1_5v0_4v0_3v1': [], '-1v0_7v1_5v0_4v1_3v0': [], '-1v0_7v1_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,027][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,027][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,027][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,027][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 16:17:54,027][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,027][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 16:17:54,027][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,027][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 16:17:54,027][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,027][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1_2v0
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1_2v1
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-25 16:17:54,028][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,028][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v0
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v1
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v0
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v1
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-25 16:17:54,029][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,029][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,029][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,029][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,029][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-25 16:17:54,029][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,029][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,029][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,029][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,029][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,029][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,029][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-25 16:17:54,029][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,029][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,030][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,030][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,030][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,030][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,030][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-25 16:17:54,030][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,030][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,030][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,030][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,030][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,030][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,030][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-25 16:17:54,030][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,030][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,030][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,030][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,030][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,030][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,030][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-25 16:17:54,030][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,030][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,030][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,030][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,030][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,030][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,030][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-25 16:17:54,030][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,030][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,030][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,030][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,031][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,031][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,031][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-25 16:17:54,031][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,031][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,031][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,031][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,031][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,031][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,031][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-25 16:17:54,031][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,031][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,031][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,031][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,031][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,031][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,031][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-25 16:17:54,031][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,031][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,031][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,031][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,031][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,031][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,031][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-25 16:17:54,031][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,031][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,031][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,031][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,031][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,031][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,031][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-25 16:17:54,032][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,032][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,032][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,032][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,032][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,032][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,032][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-25 16:17:54,032][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,032][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,032][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,032][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,032][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,032][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,032][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-25 16:17:54,032][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,032][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,032][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,032][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,032][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,032][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,032][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-25 16:17:54,032][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,032][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,032][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,032][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,032][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,032][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,032][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-25 16:17:54,032][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,032][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,032][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,032][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,033][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,033][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,033][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v0_2v0
[2020-10-25 16:17:54,033][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,033][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v0_2v1
[2020-10-25 16:17:54,033][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,033][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v1_2v0
[2020-10-25 16:17:54,033][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,033][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v1_2v1
[2020-10-25 16:17:54,033][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,033][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v0_2v0
[2020-10-25 16:17:54,033][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,033][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v0_2v1
[2020-10-25 16:17:54,033][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,033][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v1_2v0
[2020-10-25 16:17:54,033][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,033][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v1_2v1
[2020-10-25 16:17:54,035][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_5v0': [], '-1v0_7v1_5v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_5v0_4v0': [], '-1v0_7v1_5v0_4v1': [], '-1v0_7v1_5v1_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_5v0_4v0_3v0': [], '-1v0_7v1_5v0_4v0_3v1': [], '-1v0_7v1_5v0_4v1_3v0': [], '-1v0_7v1_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,038][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_5v0': [], '-1v0_7v1_5v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_5v0_4v0': [], '-1v0_7v1_5v0_4v1': [], '-1v0_7v1_5v1_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_5v0_4v0_3v0': [], '-1v0_7v1_5v0_4v0_3v1': [], '-1v0_7v1_5v0_4v1_3v0': [], '-1v0_7v1_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,038][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,038][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-25 16:17:54,038][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,038][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-25 16:17:54,038][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,038][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,038][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,038][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,038][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-25 16:17:54,038][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1_2v0
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v1_2v1
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v0
[2020-10-25 16:17:54,039][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,039][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v1
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v0
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v1
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,040][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-25 16:17:54,040][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v0_2v0
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v0_2v1
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v1_2v0
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v0_3v1_2v1
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v0_2v0
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v0_2v1
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v1_2v0
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_5v0_4v1_3v1_2v1
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,041][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-25 16:17:54,041][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,042][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-25 16:17:54,042][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-25 16:17:54,043][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,043][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-25 16:17:54,046][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_5v0': [], '-1v0_7v1_5v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_5v0_4v0': [], '-1v0_7v1_5v0_4v1': [], '-1v0_7v1_5v1_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v1_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_5v0_4v0_3v0': [], '-1v0_7v1_5v0_4v0_3v1': [], '-1v0_7v1_5v0_4v1_3v0': [], '-1v0_7v1_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,047][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:54,047][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,047][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:54,047][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,047][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,047][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,047][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-25 16:17:54,047][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,047][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,047][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,047][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-25 16:17:54,047][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,047][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,047][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,047][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-25 16:17:54,047][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,047][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,047][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,047][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-25 16:17:54,047][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,047][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,047][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,047][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-25 16:17:54,047][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,047][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,047][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,048][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-25 16:17:54,048][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,048][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,048][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,048][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-25 16:17:54,048][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,048][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,048][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,048][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-25 16:17:54,048][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,048][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,048][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,048][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-25 16:17:54,048][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,048][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xbc
[2020-10-25 16:17:54,048][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,048][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-25 16:17:54,048][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,048][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xbc
[2020-10-25 16:17:54,048][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,048][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-25 16:17:54,048][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,048][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xbc
[2020-10-25 16:17:54,048][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,048][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-25 16:17:54,048][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,048][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xbc
[2020-10-25 16:17:54,048][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,048][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-25 16:17:54,048][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,048][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xbc
[2020-10-25 16:17:54,048][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,048][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-25 16:17:54,048][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,049][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xbc
[2020-10-25 16:17:54,049][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,049][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	152
[2020-10-25 16:17:54,049][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,049][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xbc
[2020-10-25 16:17:54,049][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,049][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	156
[2020-10-25 16:17:54,049][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,049][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xbc
[2020-10-25 16:17:54,049][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,049][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-25 16:17:54,049][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,049][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,049][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,049][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	160
[2020-10-25 16:17:54,049][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,049][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xa4
[2020-10-25 16:17:54,049][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,049][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	164
[2020-10-25 16:17:54,049][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,049][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xa4
[2020-10-25 16:17:54,049][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,049][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-25 16:17:54,049][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,049][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,049][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,049][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-25 16:17:54,049][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,049][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,049][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,049][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-25 16:17:54,049][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,049][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,049][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,050][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-25 16:17:54,050][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,050][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,050][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,050][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-25 16:17:54,050][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,050][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,050][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,050][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-25 16:17:54,050][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,050][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,050][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,050][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-25 16:17:54,050][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,050][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,050][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,050][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-25 16:17:54,050][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,050][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,050][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,050][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-25 16:17:54,050][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,050][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,050][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,050][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-25 16:17:54,050][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,050][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,050][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,050][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-25 16:17:54,050][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,050][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,050][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,050][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-25 16:17:54,051][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,051][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,051][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,051][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-25 16:17:54,051][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,051][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,051][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,051][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-25 16:17:54,051][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,051][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,051][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,051][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-25 16:17:54,051][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,051][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,051][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,051][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-25 16:17:54,051][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,051][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,051][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,051][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-25 16:17:54,051][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,051][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,051][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,051][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-25 16:17:54,051][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,051][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,051][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,051][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-25 16:17:54,051][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,051][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,051][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,051][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-25 16:17:54,052][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,052][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,052][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,052][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-25 16:17:54,052][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,052][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,052][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,052][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-25 16:17:54,052][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,052][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-25 16:17:54,052][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 16:17:54,052][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 16:17:54,052][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 16:17:54,052][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 16:17:54,052][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,052][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-25 16:17:54,053][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-25 16:17:54,054][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-25 16:17:54,054][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-25 16:17:54,054][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-25 16:17:54,054][slave.py:476][get_size][DEBUG][MainThread]: 152
[2020-10-25 16:17:54,054][slave.py:476][get_size][DEBUG][MainThread]: 156
[2020-10-25 16:17:54,054][slave.py:476][get_size][DEBUG][MainThread]: 160
[2020-10-25 16:17:54,054][slave.py:476][get_size][DEBUG][MainThread]: 164
[2020-10-25 16:17:54,055][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-25 16:17:54,059][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-25 16:17:54,060][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-25 16:17:54,060][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-25 16:17:54,060][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:54,060][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,060][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-25 16:17:54,060][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 16:17:54,060][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 16:17:54,060][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 16:17:54,060][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 16:17:54,061][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,061][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-25 16:17:54,061][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 16:17:54,061][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 16:17:54,061][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 16:17:54,061][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 16:17:54,061][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 16:17:54,061][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 16:17:54,061][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 16:17:54,061][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 16:17:54,061][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 16:17:54,061][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 16:17:54,061][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 16:17:54,061][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 16:17:54,062][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 16:17:54,062][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,062][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,062][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,062][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,062][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:54,062][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,062][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:54,062][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,062][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 16:17:54,062][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 16:17:54,062][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 16:17:54,062][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 16:17:54,063][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 16:17:54,063][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-25 16:17:54,063][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-25 16:17:54,064][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-25 16:17:54,064][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-25 16:17:54,064][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:54,064][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,064][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-25 16:17:54,064][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 16:17:54,064][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 16:17:54,064][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 16:17:54,064][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 16:17:54,064][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,064][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-25 16:17:54,065][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 16:17:54,065][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 16:17:54,065][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 16:17:54,065][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 16:17:54,065][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 16:17:54,065][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 16:17:54,065][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 16:17:54,065][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 16:17:54,065][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 16:17:54,065][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 16:17:54,065][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 16:17:54,065][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 16:17:54,065][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 16:17:54,066][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,066][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,066][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,066][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,066][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:54,066][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,066][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:54,066][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,066][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 16:17:54,066][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 16:17:54,066][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 16:17:54,066][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 16:17:54,066][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 16:17:54,067][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-25 16:17:54,067][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-25 16:17:54,068][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-25 16:17:54,068][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-25 16:17:54,068][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-25 16:17:54,068][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 16:17:54,068][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:54,068][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,068][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-25 16:17:54,069][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 16:17:54,069][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 16:17:54,069][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 16:17:54,069][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 16:17:54,069][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,069][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-25 16:17:54,069][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 16:17:54,069][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-25 16:17:54,069][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 16:17:54,069][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 16:17:54,069][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 16:17:54,070][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 16:17:54,070][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 16:17:54,070][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 16:17:54,070][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 16:17:54,070][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 16:17:54,070][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 16:17:54,070][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-25 16:17:54,070][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 16:17:54,071][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,071][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,071][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,071][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,071][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 16:17:54,071][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 16:17:54,071][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,071][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 16:17:54,071][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,072][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,072][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,072][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,072][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,072][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-25 16:17:54,072][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,072][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 16:17:54,072][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,072][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,072][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 16:17:54,072][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,072][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-25 16:17:54,072][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,072][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,072][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,072][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,072][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,073][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,073][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,073][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,073][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,073][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,073][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-25 16:17:54,073][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,073][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-25 16:17:54,073][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,073][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-25 16:17:54,073][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,073][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,073][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,073][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,074][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,074][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,074][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-25 16:17:54,074][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,074][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-25 16:17:54,074][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,074][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-25 16:17:54,074][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,074][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,074][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,074][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,075][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,075][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-25 16:17:54,075][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-25 16:17:54,075][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-25 16:17:54,075][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,075][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-25 16:17:54,075][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-25 16:17:54,075][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-25 16:17:54,075][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,075][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-25 16:17:54,075][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,075][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-25 16:17:54,075][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,075][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-25 16:17:54,075][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-25 16:17:54,075][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-25 16:17:54,075][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,076][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:54,076][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,076][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:54,076][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,076][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-25 16:17:54,076][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,076][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-25 16:17:54,076][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,076][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-25 16:17:54,076][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,076][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-25 16:17:54,076][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,076][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-25 16:17:54,076][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,076][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-25 16:17:54,076][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,076][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-25 16:17:54,076][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,076][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-25 16:17:54,076][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,076][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-25 16:17:54,076][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 16:17:54,076][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 16:17:54,076][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 16:17:54,076][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 16:17:54,077][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,077][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-25 16:17:54,077][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-25 16:17:54,077][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-25 16:17:54,077][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-25 16:17:54,078][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-25 16:17:54,078][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-25 16:17:54,078][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-25 16:17:54,079][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:54,079][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,079][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-25 16:17:54,079][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 16:17:54,079][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 16:17:54,079][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 16:17:54,079][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 16:17:54,079][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,079][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-25 16:17:54,079][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 16:17:54,079][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 16:17:54,079][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 16:17:54,080][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 16:17:54,080][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 16:17:54,080][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 16:17:54,080][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 16:17:54,080][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 16:17:54,080][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 16:17:54,080][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 16:17:54,080][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 16:17:54,080][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 16:17:54,080][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 16:17:54,080][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,080][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,080][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,081][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,081][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:54,081][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,081][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:54,081][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,081][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 16:17:54,081][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 16:17:54,081][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 16:17:54,081][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 16:17:54,081][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 16:17:54,081][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-25 16:17:54,082][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-25 16:17:54,082][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-25 16:17:54,082][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-25 16:17:54,083][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:54,083][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,083][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-25 16:17:54,083][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-25 16:17:54,083][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-25 16:17:54,083][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-25 16:17:54,083][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-25 16:17:54,083][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,083][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-25 16:17:54,083][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-25 16:17:54,083][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-25 16:17:54,083][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-25 16:17:54,084][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-25 16:17:54,084][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-25 16:17:54,084][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-25 16:17:54,084][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-25 16:17:54,084][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-25 16:17:54,084][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-25 16:17:54,084][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-25 16:17:54,084][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-25 16:17:54,084][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-25 16:17:54,084][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 16:17:54,084][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,084][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-25 16:17:54,084][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,085][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,085][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:54,085][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,085][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:54,085][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,085][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-25 16:17:54,085][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-25 16:17:54,085][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-25 16:17:54,085][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-25 16:17:54,085][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-25 16:17:54,085][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-25 16:17:54,086][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-25 16:17:54,086][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-25 16:17:54,087][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-25 16:17:54,087][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-25 16:17:54,087][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-25 16:17:54,087][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:54,087][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,087][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-25 16:17:54,087][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,087][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-25 16:17:54,087][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-25 16:17:54,088][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-25 16:17:54,090][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 16:17:54,090][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 16:17:54,091][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-25 16:17:54,092][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 16:17:54,092][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-25 16:17:54,092][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-25 16:17:54,092][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 9
[2020-10-25 16:17:54,093][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-25 16:17:54,093][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-25 16:17:54,093][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 16:17:54,093][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,093][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,093][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 9
[2020-10-25 16:17:54,093][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,093][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 16:17:54,093][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 9
[2020-10-25 16:17:54,094][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,095][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,095][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 16:17:54,095][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,095][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 16:17:54,095][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 16:17:54,095][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,095][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,095][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,095][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,095][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-25 16:17:54,095][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 16:17:54,095][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 16:17:54,095][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,095][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 16:17:54,095][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,095][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 16:17:54,095][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2020-10-25 16:17:54,096][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,096][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,096][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 16:17:54,096][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,096][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 16:17:54,096][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 16:17:54,097][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 16:17:54,097][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 16:17:54,097][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 16:17:54,097][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-25 16:17:54,097][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,097][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,097][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,097][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,097][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,097][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 16:17:54,097][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-25 16:17:54,097][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,097][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,097][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,097][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,097][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,097][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,097][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-25 16:17:54,097][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,097][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,097][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,097][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,097][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,097][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,097][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-25 16:17:54,097][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,097][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 16:17:54,097][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,097][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,097][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-10-25 16:17:54,098][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,099][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-25 16:17:54,099][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 16:17:54,099][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-25 16:17:54,100][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 16:17:54,100][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-25 16:17:54,100][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 16:17:54,100][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-25 16:17:54,100][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 16:17:54,100][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-25 16:17:54,100][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-25 16:17:54,100][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,100][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,100][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-25 16:17:54,100][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-25 16:17:54,100][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,101][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,101][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-25 16:17:54,101][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-25 16:17:54,101][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 16:17:54,101][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-25 16:17:54,101][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-25 16:17:54,101][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-25 16:17:54,101][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 16:17:54,101][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-25 16:17:54,101][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-25 16:17:54,101][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-25 16:17:54,101][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,101][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v0
[2020-10-25 16:17:54,102][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-25 16:17:54,102][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v1
[2020-10-25 16:17:54,103][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-25 16:17:54,103][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-25 16:17:54,103][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,103][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-25 16:17:54,103][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,103][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 16:17:54,103][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,103][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-25 16:17:54,103][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,103][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 16:17:54,103][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,103][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-25 16:17:54,103][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,103][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 16:17:54,104][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,104][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-25 16:17:54,104][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,104][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-25 16:17:54,104][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,104][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-25 16:17:54,104][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,104][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-25 16:17:54,104][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,104][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	589824
[2020-10-25 16:17:54,104][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,104][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-25 16:17:54,104][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,104][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-25 16:17:54,104][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,104][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-25 16:17:54,104][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,104][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	720896
[2020-10-25 16:17:54,104][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,104][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-25 16:17:54,104][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-25 16:17:54,104][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	721152
[2020-10-25 16:17:54,104][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-25 16:17:54,104][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-25 16:17:54,105][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-25 16:17:54,105][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-25 16:17:54,105][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-25 16:17:54,105][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-25 16:17:54,108][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-25 16:17:54,108][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-25 16:17:54,109][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,109][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,109][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,109][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,109][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,109][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,109][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,109][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,110][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_bad_frame', '0xA00B0090', 0, 32, 'r', 'rx_bad_frame', 'sw_reg_rx_bad_frame', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_end_of_frame', '0xA00B0094', 0, 32, 'r', 'rx_end_of_frame', 'sw_reg_rx_end_of_frame', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0098', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B009C', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B00A0', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B00A4', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-25 16:17:54,111][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-25 16:17:54,111][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-25 16:17:54,111][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 16:17:54,111][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 16:17:54,111][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 16:17:54,111][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,111][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,111][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-25 16:17:54,111][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-25 16:17:54,111][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,112][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,112][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,112][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,112][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-25 16:17:54,112][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-25 16:17:54,112][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-25 16:17:54,112][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,112][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,112][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-25 16:17:54,112][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-25 16:17:54,112][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-25 16:17:54,112][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-25 16:17:54,112][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-25 16:17:54,112][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,112][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,112][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-25 16:17:54,112][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-25 16:17:54,112][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 16:17:54,112][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 16:17:54,113][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,113][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,113][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-25 16:17:54,113][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-25 16:17:54,113][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-25 16:17:54,113][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-25 16:17:54,113][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-25 16:17:54,113][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,113][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,113][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-25 16:17:54,113][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-25 16:17:54,113][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-25 16:17:54,113][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-25 16:17:54,113][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-25 16:17:54,113][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,113][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,113][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-25 16:17:54,113][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-25 16:17:54,113][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 16:17:54,113][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 16:17:54,113][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 16:17:54,113][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,113][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,113][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-25 16:17:54,113][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-25 16:17:54,113][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 16:17:54,113][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 16:17:54,113][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 16:17:54,113][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,113][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,114][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-25 16:17:54,114][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-25 16:17:54,114][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,114][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,114][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,114][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,114][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-25 16:17:54,114][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 16:17:54,114][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 16:17:54,114][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 16:17:54,114][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,114][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,114][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-25 16:17:54,114][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-25 16:17:54,114][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 16:17:54,114][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 16:17:54,114][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 16:17:54,114][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,114][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,114][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-25 16:17:54,115][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-25 16:17:54,115][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 16:17:54,115][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 16:17:54,115][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 16:17:54,115][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,115][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,115][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-25 16:17:54,115][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-25 16:17:54,115][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 16:17:54,115][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 16:17:54,115][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 16:17:54,115][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,115][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,115][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-25 16:17:54,115][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-25 16:17:54,115][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 16:17:54,115][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 16:17:54,115][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 16:17:54,115][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,115][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,115][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-25 16:17:54,115][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-25 16:17:54,115][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 16:17:54,115][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 16:17:54,115][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 16:17:54,115][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,115][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,115][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-25 16:17:54,115][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-25 16:17:54,115][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 16:17:54,115][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 16:17:54,116][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 16:17:54,116][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,116][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,116][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-25 16:17:54,116][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-25 16:17:54,116][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 16:17:54,116][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 16:17:54,116][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 16:17:54,116][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,116][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,116][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-25 16:17:54,116][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-25 16:17:54,116][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 16:17:54,116][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 16:17:54,116][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 16:17:54,116][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,116][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,116][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-25 16:17:54,116][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-25 16:17:54,116][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 16:17:54,116][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 16:17:54,116][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 16:17:54,116][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,116][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,116][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-25 16:17:54,116][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-25 16:17:54,116][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 16:17:54,116][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 16:17:54,116][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 16:17:54,116][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,117][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,117][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-25 16:17:54,117][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-25 16:17:54,117][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 16:17:54,117][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 16:17:54,117][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 16:17:54,117][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,117][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,117][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-25 16:17:54,117][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-25 16:17:54,117][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 16:17:54,117][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 16:17:54,117][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 16:17:54,117][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,117][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,117][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-25 16:17:54,117][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-25 16:17:54,117][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 16:17:54,117][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 16:17:54,117][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 16:17:54,117][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,117][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,117][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-25 16:17:54,117][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-25 16:17:54,117][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 16:17:54,117][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 16:17:54,117][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 16:17:54,117][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,117][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,118][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-25 16:17:54,118][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-25 16:17:54,118][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 16:17:54,118][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 16:17:54,118][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 16:17:54,118][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,118][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,118][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-25 16:17:54,118][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-25 16:17:54,118][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 16:17:54,118][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 16:17:54,118][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 16:17:54,118][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,118][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,118][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-25 16:17:54,118][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-25 16:17:54,118][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 16:17:54,118][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 16:17:54,118][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 16:17:54,118][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,118][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,118][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-25 16:17:54,118][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-25 16:17:54,118][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 16:17:54,118][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 16:17:54,118][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 16:17:54,118][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,118][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,118][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-25 16:17:54,118][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-25 16:17:54,119][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 16:17:54,119][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 16:17:54,119][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 16:17:54,119][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,119][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,119][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-25 16:17:54,119][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-25 16:17:54,119][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 16:17:54,119][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 16:17:54,119][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 16:17:54,119][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,119][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,119][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-25 16:17:54,119][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-25 16:17:54,119][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 16:17:54,119][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 16:17:54,119][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 16:17:54,119][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,119][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,119][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-25 16:17:54,119][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-25 16:17:54,119][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 16:17:54,119][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 16:17:54,119][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 16:17:54,119][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,119][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,119][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-25 16:17:54,119][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-25 16:17:54,119][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 16:17:54,119][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 16:17:54,119][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 16:17:54,120][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,120][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,120][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-25 16:17:54,120][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-25 16:17:54,120][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 16:17:54,120][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 16:17:54,120][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 16:17:54,120][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,120][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,120][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-25 16:17:54,120][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-25 16:17:54,120][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 16:17:54,120][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 16:17:54,120][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 16:17:54,120][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,120][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,120][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-25 16:17:54,120][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-25 16:17:54,120][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 16:17:54,120][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 16:17:54,120][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 16:17:54,120][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,120][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,120][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-25 16:17:54,120][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-25 16:17:54,120][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 16:17:54,120][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 16:17:54,121][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 16:17:54,121][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,121][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,121][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-25 16:17:54,121][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-25 16:17:54,121][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 16:17:54,121][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 16:17:54,121][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 16:17:54,121][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,121][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,121][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-25 16:17:54,121][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-25 16:17:54,121][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-25 16:17:54,121][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-25 16:17:54,121][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-25 16:17:54,121][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,121][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,121][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-25 16:17:54,121][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_bad_frame, Changed from: axi4lite_top.sw_reg.rst
[2020-10-25 16:17:54,121][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-25 16:17:54,121][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-25 16:17:54,121][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-25 16:17:54,121][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,121][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,121][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_bad_frame, Field: rx_bad_frame
[2020-10-25 16:17:54,121][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_end_of_frame, Changed from: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-25 16:17:54,121][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-25 16:17:54,121][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-25 16:17:54,121][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-25 16:17:54,122][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,122][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_bad_frame', '0xA00B0090', 0, 32, 'r', 'rx_bad_frame', 'sw_reg_rx_bad_frame', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,122][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_end_of_frame, Field: rx_end_of_frame
[2020-10-25 16:17:54,122][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_ip, Changed from: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-25 16:17:54,122][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 16:17:54,122][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 16:17:54,122][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 16:17:54,122][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,122][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_end_of_frame', '0xA00B0094', 0, 32, 'r', 'rx_end_of_frame', 'sw_reg_rx_end_of_frame', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,122][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_ip, Field: rx_source_ip
[2020-10-25 16:17:54,122][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_port, Changed from: axi4lite_top.sw_reg.rx_source_ip
[2020-10-25 16:17:54,122][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 16:17:54,122][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 16:17:54,122][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 16:17:54,122][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,122][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_ip', '0xA00B0098', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,122][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_port, Field: rx_source_port
[2020-10-25 16:17:54,122][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rx_source_port
[2020-10-25 16:17:54,122][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 16:17:54,122][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 16:17:54,122][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 16:17:54,122][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,122][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_port', '0xA00B009C', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,122][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-25 16:17:54,122][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-25 16:17:54,122][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 16:17:54,122][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 16:17:54,122][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 16:17:54,122][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,122][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B00A0', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,123][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-25 16:17:54,123][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-25 16:17:54,123][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-25 16:17:54,123][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-25 16:17:54,123][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-25 16:17:54,123][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,123][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B00A4', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,123][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-25 16:17:54,123][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-25 16:17:54,123][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-25 16:17:54,123][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-25 16:17:54,123][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-25 16:17:54,123][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,123][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-25 16:17:54,123][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-25 16:17:54,123][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-25 16:17:54,123][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 16:17:54,123][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 16:17:54,123][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 16:17:54,123][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,123][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-25 16:17:54,123][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-25 16:17:54,123][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-25 16:17:54,123][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 16:17:54,123][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 16:17:54,123][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 16:17:54,123][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,123][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-25 16:17:54,123][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-25 16:17:54,123][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-25 16:17:54,124][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 16:17:54,124][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 16:17:54,124][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 16:17:54,124][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,124][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-25 16:17:54,124][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-25 16:17:54,124][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-25 16:17:54,124][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-25 16:17:54,124][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,124][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0090000</tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0000</tt></td>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,125][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0004</tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0008</tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B000C</tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0010</tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0014</tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0018</tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B001C</tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0020</tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-25 16:17:54,126][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0024</tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0028</tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B002C</tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0030</tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0034</tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0038</tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B003C</tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0040</tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0044</tt></td>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,127][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0048</tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B004C</tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0050</tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0054</tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0058</tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B005C</tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0060</tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0064</tt></td>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,128][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0068</tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B006C</tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0070</tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0074</tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0078</tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B007C</tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0080</tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0084</tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0088</tt></td>
[2020-10-25 16:17:54,129][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B008C</tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_bad_frame"><tt><a href="#axi4lite_top.sw_reg.rx_bad_frame">axi4lite_top.sw_reg.rx_bad_frame</a></tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0090</tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_end_of_frame"><tt><a href="#axi4lite_top.sw_reg.rx_end_of_frame">axi4lite_top.sw_reg.rx_end_of_frame</a></tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0094</tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_ip"><tt><a href="#axi4lite_top.sw_reg.rx_source_ip">axi4lite_top.sw_reg.rx_source_ip</a></tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0098</tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_port"><tt><a href="#axi4lite_top.sw_reg.rx_source_port">axi4lite_top.sw_reg.rx_source_port</a></tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B009C</tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B00A0</tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B00A4</tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0100</tt></td>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,130][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0104</tt></td>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B010C</tt></td>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0110</tt></td>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0114</tt></td>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-25 16:17:54,131][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-25 16:17:54,132][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-25 16:17:54,133][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-25 16:17:54,133][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-25 16:17:54,133][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-25 16:17:54,133][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-25 16:17:54,133][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-25 16:17:54,133][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx_direct
[2020-10-25 16:17:54,133][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,133][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-25 16:17:54,133][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,133][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-25 16:17:54,133][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,133][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,134][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-25 16:17:54,134][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,135][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,135][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-25 16:17:54,136][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,136][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-25 16:17:54,137][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,137][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,138][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-25 16:17:54,138][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-25 16:17:54,139][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,139][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-25 16:17:54,140][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,140][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,141][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,141][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,141][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,141][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,141][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,141][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,141][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,141][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,141][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-25 16:17:54,141][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,142][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-25 16:17:54,142][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-25 16:17:54,143][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-25 16:17:54,143][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-25 16:17:54,143][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-25 16:17:54,143][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" is new
[2020-10-25 16:17:54,143][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" is new
[2020-10-25 16:17:54,143][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-25 16:17:54,143][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-25 16:17:54,143][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-25 16:17:54,143][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,143][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-25 16:17:54,144][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,144][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-25 16:17:54,144][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,144][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-25 16:17:54,144][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-25 16:17:54,144][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-25 16:17:54,144][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx
[2020-10-25 16:17:54,144][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway to top
[2020-10-25 16:17:54,145][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-25 16:17:54,145][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 16:17:54,145][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,145][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" is new
[2020-10-25 16:17:54,145][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led1_gbe0_up
[2020-10-25 16:17:54,145][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway to top
[2020-10-25 16:17:54,145][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-25 16:17:54,145][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 16:17:54,145][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,145][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" is new
[2020-10-25 16:17:54,145][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx
[2020-10-25 16:17:54,145][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway to top
[2020-10-25 16:17:54,145][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-25 16:17:54,145][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 16:17:54,145][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,145][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" is new
[2020-10-25 16:17:54,145][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led3_gbe1_up
[2020-10-25 16:17:54,145][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway to top
[2020-10-25 16:17:54,146][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-25 16:17:54,146][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-25 16:17:54,146][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,146][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" is new
[2020-10-25 16:17:54,146][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_ip
[2020-10-25 16:17:54,146][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-25 16:17:54,146][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" is new
[2020-10-25 16:17:54,146][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out to top
[2020-10-25 16:17:54,146][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-25 16:17:54,146][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_port
[2020-10-25 16:17:54,146][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-25 16:17:54,146][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" is new
[2020-10-25 16:17:54,146][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out to top
[2020-10-25 16:17:54,146][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-25 16:17:54,146][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr
[2020-10-25 16:17:54,146][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in to top
[2020-10-25 16:17:54,146][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-25 16:17:54,146][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-25 16:17:54,147][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" is new
[2020-10-25 16:17:54,147][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxctr
[2020-10-25 16:17:54,147][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in to top
[2020-10-25 16:17:54,147][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-25 16:17:54,147][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-25 16:17:54,147][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" is new
[2020-10-25 16:17:54,147][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr
[2020-10-25 16:17:54,147][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in to top
[2020-10-25 16:17:54,147][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-25 16:17:54,147][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-25 16:17:54,147][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" is new
[2020-10-25 16:17:54,147][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxofctr
[2020-10-25 16:17:54,147][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in to top
[2020-10-25 16:17:54,147][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-25 16:17:54,147][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-25 16:17:54,147][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" is new
[2020-10-25 16:17:54,147][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl
[2020-10-25 16:17:54,148][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-25 16:17:54,148][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" is new
[2020-10-25 16:17:54,148][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-25 16:17:54,148][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,148][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status
[2020-10-25 16:17:54,148][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in to top
[2020-10-25 16:17:54,148][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-25 16:17:54,148][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-25 16:17:54,148][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" is new
[2020-10-25 16:17:54,148][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr
[2020-10-25 16:17:54,148][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in to top
[2020-10-25 16:17:54,148][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-25 16:17:54,148][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-25 16:17:54,148][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" is new
[2020-10-25 16:17:54,148][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txctr
[2020-10-25 16:17:54,148][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in to top
[2020-10-25 16:17:54,148][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-25 16:17:54,148][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-25 16:17:54,148][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" is new
[2020-10-25 16:17:54,149][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txfullctr
[2020-10-25 16:17:54,149][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in to top
[2020-10-25 16:17:54,149][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-25 16:17:54,149][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-25 16:17:54,149][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" is new
[2020-10-25 16:17:54,149][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txofctr
[2020-10-25 16:17:54,149][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in to top
[2020-10-25 16:17:54,149][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-25 16:17:54,149][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-25 16:17:54,149][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" is new
[2020-10-25 16:17:54,149][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl
[2020-10-25 16:17:54,149][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-25 16:17:54,149][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" is new
[2020-10-25 16:17:54,149][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-25 16:17:54,149][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,149][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status
[2020-10-25 16:17:54,149][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in to top
[2020-10-25 16:17:54,149][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-25 16:17:54,150][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-25 16:17:54,150][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" is new
[2020-10-25 16:17:54,150][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txvldctr
[2020-10-25 16:17:54,150][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in to top
[2020-10-25 16:17:54,150][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-25 16:17:54,150][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-25 16:17:54,150][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" is new
[2020-10-25 16:17:54,150][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_linkup
[2020-10-25 16:17:54,150][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in to top
[2020-10-25 16:17:54,150][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-25 16:17:54,150][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-25 16:17:54,150][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" is new
[2020-10-25 16:17:54,150][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt
[2020-10-25 16:17:54,150][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in to top
[2020-10-25 16:17:54,150][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-25 16:17:54,150][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-25 16:17:54,150][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" is new
[2020-10-25 16:17:54,150][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr
[2020-10-25 16:17:54,150][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in to top
[2020-10-25 16:17:54,151][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-25 16:17:54,151][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-25 16:17:54,151][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" is new
[2020-10-25 16:17:54,151][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxctr
[2020-10-25 16:17:54,151][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in to top
[2020-10-25 16:17:54,151][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-25 16:17:54,151][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-25 16:17:54,151][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" is new
[2020-10-25 16:17:54,151][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr
[2020-10-25 16:17:54,151][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in to top
[2020-10-25 16:17:54,151][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-25 16:17:54,151][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-25 16:17:54,151][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" is new
[2020-10-25 16:17:54,151][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxofctr
[2020-10-25 16:17:54,151][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in to top
[2020-10-25 16:17:54,151][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-25 16:17:54,151][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-25 16:17:54,152][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" is new
[2020-10-25 16:17:54,152][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl
[2020-10-25 16:17:54,152][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-25 16:17:54,152][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" is new
[2020-10-25 16:17:54,152][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-25 16:17:54,152][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,152][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status
[2020-10-25 16:17:54,152][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in to top
[2020-10-25 16:17:54,152][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-25 16:17:54,152][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-25 16:17:54,152][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" is new
[2020-10-25 16:17:54,152][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr
[2020-10-25 16:17:54,152][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in to top
[2020-10-25 16:17:54,152][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-25 16:17:54,152][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-25 16:17:54,152][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" is new
[2020-10-25 16:17:54,152][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txctr
[2020-10-25 16:17:54,152][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in to top
[2020-10-25 16:17:54,153][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-25 16:17:54,153][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-25 16:17:54,153][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" is new
[2020-10-25 16:17:54,153][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txfullctr
[2020-10-25 16:17:54,153][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in to top
[2020-10-25 16:17:54,153][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-25 16:17:54,153][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-25 16:17:54,153][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" is new
[2020-10-25 16:17:54,153][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txofctr
[2020-10-25 16:17:54,153][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in to top
[2020-10-25 16:17:54,153][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-25 16:17:54,153][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-25 16:17:54,153][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" is new
[2020-10-25 16:17:54,153][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl
[2020-10-25 16:17:54,153][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-25 16:17:54,153][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" is new
[2020-10-25 16:17:54,153][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-25 16:17:54,153][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,154][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status
[2020-10-25 16:17:54,154][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in to top
[2020-10-25 16:17:54,154][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-25 16:17:54,154][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-25 16:17:54,154][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" is new
[2020-10-25 16:17:54,154][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txvldctr
[2020-10-25 16:17:54,154][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in to top
[2020-10-25 16:17:54,154][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-25 16:17:54,154][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-25 16:17:54,154][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" is new
[2020-10-25 16:17:54,154][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_linkup
[2020-10-25 16:17:54,154][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in to top
[2020-10-25 16:17:54,154][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-25 16:17:54,154][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-25 16:17:54,154][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" is new
[2020-10-25 16:17:54,154][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt
[2020-10-25 16:17:54,154][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-25 16:17:54,154][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-25 16:17:54,154][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-25 16:17:54,155][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" is new
[2020-10-25 16:17:54,155][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_enable
[2020-10-25 16:17:54,155][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-25 16:17:54,155][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" is new
[2020-10-25 16:17:54,155][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out to top
[2020-10-25 16:17:54,155][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-25 16:17:54,155][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len
[2020-10-25 16:17:54,155][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-25 16:17:54,155][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" is new
[2020-10-25 16:17:54,155][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out to top
[2020-10-25 16:17:54,155][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-25 16:17:54,155][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_period
[2020-10-25 16:17:54,155][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-25 16:17:54,155][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" is new
[2020-10-25 16:17:54,155][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out to top
[2020-10-25 16:17:54,155][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-25 16:17:54,155][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rst
[2020-10-25 16:17:54,155][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-25 16:17:54,156][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" is new
[2020-10-25 16:17:54,156][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_user_data_out to top
[2020-10-25 16:17:54,156][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-25 16:17:54,156][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_bad_frame
[2020-10-25 16:17:54,156][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in to top
[2020-10-25 16:17:54,156][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" is new
[2020-10-25 16:17:54,156][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in to top
[2020-10-25 16:17:54,156][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in" is new
[2020-10-25 16:17:54,156][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_end_of_frame
[2020-10-25 16:17:54,156][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in to top
[2020-10-25 16:17:54,156][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" is new
[2020-10-25 16:17:54,156][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in to top
[2020-10-25 16:17:54,156][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in" is new
[2020-10-25 16:17:54,156][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_ip
[2020-10-25 16:17:54,156][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in to top
[2020-10-25 16:17:54,156][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-25 16:17:54,156][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-25 16:17:54,157][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" is new
[2020-10-25 16:17:54,157][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_port
[2020-10-25 16:17:54,157][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in to top
[2020-10-25 16:17:54,157][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-25 16:17:54,157][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-25 16:17:54,157][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" is new
[2020-10-25 16:17:54,157][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl
[2020-10-25 16:17:54,157][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-25 16:17:54,157][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" is new
[2020-10-25 16:17:54,157][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-25 16:17:54,157][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-25 16:17:54,157][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status
[2020-10-25 16:17:54,157][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in to top
[2020-10-25 16:17:54,157][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-25 16:17:54,157][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-25 16:17:54,157][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" is new
[2020-10-25 16:17:54,157][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-25 16:17:54,158][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-25 16:17:54,158][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-25 16:17:54,158][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-25 16:17:54,158][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-25 16:17:54,158][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we to top
[2020-10-25 16:17:54,158][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_we" is new
[2020-10-25 16:17:54,158][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-25 16:17:54,158][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" is new
[2020-10-25 16:17:54,158][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-25 16:17:54,158][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-25 16:17:54,158][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-25 16:17:54,158][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-25 16:17:54,158][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-25 16:17:54,158][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr to top
[2020-10-25 16:17:54,158][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-25 16:17:54,158][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in to top
[2020-10-25 16:17:54,158][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-25 16:17:54,158][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out to top
[2020-10-25 16:17:54,159][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-25 16:17:54,159][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we to top
[2020-10-25 16:17:54,159][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-25 16:17:54,159][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr to top
[2020-10-25 16:17:54,159][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-25 16:17:54,159][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in to top
[2020-10-25 16:17:54,159][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-25 16:17:54,159][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out to top
[2020-10-25 16:17:54,159][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-25 16:17:54,159][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we to top
[2020-10-25 16:17:54,159][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-25 16:17:54,159][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr to top
[2020-10-25 16:17:54,159][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-25 16:17:54,159][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in to top
[2020-10-25 16:17:54,159][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-25 16:17:54,159][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out to top
[2020-10-25 16:17:54,159][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-25 16:17:54,159][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we to top
[2020-10-25 16:17:54,160][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-25 16:17:54,160][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr to top
[2020-10-25 16:17:54,160][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-25 16:17:54,160][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in to top
[2020-10-25 16:17:54,160][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-25 16:17:54,160][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out to top
[2020-10-25 16:17:54,160][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-25 16:17:54,160][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we to top
[2020-10-25 16:17:54,160][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-25 16:17:54,160][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr to top
[2020-10-25 16:17:54,160][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-25 16:17:54,160][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in to top
[2020-10-25 16:17:54,160][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-25 16:17:54,160][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out to top
[2020-10-25 16:17:54,160][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-25 16:17:54,160][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we to top
[2020-10-25 16:17:54,160][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-25 16:17:54,161][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-25 16:17:54,161][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" already exists
[2020-10-25 16:17:54,161][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we to top
[2020-10-25 16:17:54,161][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out_we" is new
[2020-10-25 16:17:54,161][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-25 16:17:54,161][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" already exists
[2020-10-25 16:17:54,161][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_direct_dest_port_out_we to top
[2020-10-25 16:17:54,161][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out_we" is new
[2020-10-25 16:17:54,161][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-25 16:17:54,161][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" already exists
[2020-10-25 16:17:54,161][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we to top
[2020-10-25 16:17:54,161][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we" is new
[2020-10-25 16:17:54,161][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-25 16:17:54,161][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" already exists
[2020-10-25 16:17:54,161][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we to top
[2020-10-25 16:17:54,161][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we" is new
[2020-10-25 16:17:54,161][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-25 16:17:54,161][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" already exists
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we to top
[2020-10-25 16:17:54,162][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we" is new
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-25 16:17:54,162][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" already exists
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we to top
[2020-10-25 16:17:54,162][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we" is new
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-25 16:17:54,162][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-25 16:17:54,162][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-25 16:17:54,162][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" already exists
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we to top
[2020-10-25 16:17:54,162][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we" is new
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-25 16:17:54,162][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" already exists
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we to top
[2020-10-25 16:17:54,162][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we" is new
[2020-10-25 16:17:54,162][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-25 16:17:54,163][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" already exists
[2020-10-25 16:17:54,163][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we to top
[2020-10-25 16:17:54,163][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we" is new
[2020-10-25 16:17:54,163][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-25 16:17:54,163][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" already exists
[2020-10-25 16:17:54,163][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we to top
[2020-10-25 16:17:54,163][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we" is new
[2020-10-25 16:17:54,163][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-25 16:17:54,163][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" already exists
[2020-10-25 16:17:54,163][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we to top
[2020-10-25 16:17:54,163][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we" is new
[2020-10-25 16:17:54,163][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-25 16:17:54,163][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" already exists
[2020-10-25 16:17:54,163][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we to top
[2020-10-25 16:17:54,163][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-25 16:17:54,163][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-25 16:17:54,163][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" already exists
[2020-10-25 16:17:54,163][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we to top
[2020-10-25 16:17:54,163][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we" is new
[2020-10-25 16:17:54,164][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-25 16:17:54,164][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" already exists
[2020-10-25 16:17:54,164][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we to top
[2020-10-25 16:17:54,164][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we" is new
[2020-10-25 16:17:54,164][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-25 16:17:54,164][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" already exists
[2020-10-25 16:17:54,164][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we to top
[2020-10-25 16:17:54,164][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we" is new
[2020-10-25 16:17:54,164][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-25 16:17:54,164][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" already exists
[2020-10-25 16:17:54,164][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we to top
[2020-10-25 16:17:54,164][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we" is new
[2020-10-25 16:17:54,164][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-25 16:17:54,164][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" already exists
[2020-10-25 16:17:54,164][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we to top
[2020-10-25 16:17:54,164][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we" is new
[2020-10-25 16:17:54,164][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-25 16:17:54,164][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" already exists
[2020-10-25 16:17:54,165][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we to top
[2020-10-25 16:17:54,165][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we" is new
[2020-10-25 16:17:54,165][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-25 16:17:54,165][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" already exists
[2020-10-25 16:17:54,165][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we to top
[2020-10-25 16:17:54,165][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we" is new
[2020-10-25 16:17:54,165][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-25 16:17:54,165][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" already exists
[2020-10-25 16:17:54,165][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we to top
[2020-10-25 16:17:54,165][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we" is new
[2020-10-25 16:17:54,165][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-25 16:17:54,165][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-25 16:17:54,165][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-25 16:17:54,165][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-25 16:17:54,165][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-25 16:17:54,165][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" already exists
[2020-10-25 16:17:54,165][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we to top
[2020-10-25 16:17:54,165][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we" is new
[2020-10-25 16:17:54,166][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-25 16:17:54,166][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" already exists
[2020-10-25 16:17:54,166][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we to top
[2020-10-25 16:17:54,166][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we" is new
[2020-10-25 16:17:54,166][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-25 16:17:54,166][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" already exists
[2020-10-25 16:17:54,166][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we to top
[2020-10-25 16:17:54,166][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we" is new
[2020-10-25 16:17:54,166][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-25 16:17:54,166][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" already exists
[2020-10-25 16:17:54,166][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we to top
[2020-10-25 16:17:54,166][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we" is new
[2020-10-25 16:17:54,166][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-25 16:17:54,166][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" already exists
[2020-10-25 16:17:54,166][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we to top
[2020-10-25 16:17:54,166][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we" is new
[2020-10-25 16:17:54,166][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-25 16:17:54,167][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" already exists
[2020-10-25 16:17:54,167][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we to top
[2020-10-25 16:17:54,167][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-25 16:17:54,167][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-25 16:17:54,167][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" already exists
[2020-10-25 16:17:54,167][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we to top
[2020-10-25 16:17:54,167][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we" is new
[2020-10-25 16:17:54,167][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-25 16:17:54,167][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" already exists
[2020-10-25 16:17:54,167][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we to top
[2020-10-25 16:17:54,167][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we" is new
[2020-10-25 16:17:54,167][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-25 16:17:54,167][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" already exists
[2020-10-25 16:17:54,167][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we to top
[2020-10-25 16:17:54,167][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we" is new
[2020-10-25 16:17:54,167][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-25 16:17:54,167][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" already exists
[2020-10-25 16:17:54,168][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we to top
[2020-10-25 16:17:54,168][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we" is new
[2020-10-25 16:17:54,168][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-25 16:17:54,168][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" already exists
[2020-10-25 16:17:54,168][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we to top
[2020-10-25 16:17:54,168][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we" is new
[2020-10-25 16:17:54,168][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-25 16:17:54,168][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" already exists
[2020-10-25 16:17:54,168][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we to top
[2020-10-25 16:17:54,168][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we" is new
[2020-10-25 16:17:54,168][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-25 16:17:54,168][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" already exists
[2020-10-25 16:17:54,168][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we to top
[2020-10-25 16:17:54,168][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we" is new
[2020-10-25 16:17:54,168][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-25 16:17:54,168][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" already exists
[2020-10-25 16:17:54,168][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_direct_rst_out_we to top
[2020-10-25 16:17:54,169][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out_we" is new
[2020-10-25 16:17:54,169][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_bad_frame_in as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in to top
[2020-10-25 16:17:54,169][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in" already exists
[2020-10-25 16:17:54,169][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_bad_frame_in_we as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we to top
[2020-10-25 16:17:54,169][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we" is new
[2020-10-25 16:17:54,169][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_end_of_frame_in as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in to top
[2020-10-25 16:17:54,169][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in" already exists
[2020-10-25 16:17:54,169][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_end_of_frame_in_we as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we to top
[2020-10-25 16:17:54,169][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we" is new
[2020-10-25 16:17:54,169][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-25 16:17:54,169][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" already exists
[2020-10-25 16:17:54,169][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we to top
[2020-10-25 16:17:54,169][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we" is new
[2020-10-25 16:17:54,169][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-25 16:17:54,169][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" already exists
[2020-10-25 16:17:54,169][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we to top
[2020-10-25 16:17:54,169][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in_we" is new
[2020-10-25 16:17:54,169][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-25 16:17:54,170][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" already exists
[2020-10-25 16:17:54,170][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we to top
[2020-10-25 16:17:54,170][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-25 16:17:54,170][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-25 16:17:54,170][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" already exists
[2020-10-25 16:17:54,170][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we to top
[2020-10-25 16:17:54,170][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we" is new
[2020-10-25 16:17:54,170][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in to top
[2020-10-25 16:17:54,170][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in" is new
[2020-10-25 16:17:54,170][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we to top
[2020-10-25 16:17:54,170][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in_we" is new
[2020-10-25 16:17:54,170][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_in to top
[2020-10-25 16:17:54,170][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in" is new
[2020-10-25 16:17:54,170][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we to top
[2020-10-25 16:17:54,170][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in_we" is new
[2020-10-25 16:17:54,170][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in to top
[2020-10-25 16:17:54,171][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in" is new
[2020-10-25 16:17:54,171][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we to top
[2020-10-25 16:17:54,171][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we" is new
[2020-10-25 16:17:54,171][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out to top
[2020-10-25 16:17:54,171][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out" is new
[2020-10-25 16:17:54,171][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we to top
[2020-10-25 16:17:54,171][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we" is new
[2020-10-25 16:17:54,171][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-25 16:17:54,171][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" already exists
[2020-10-25 16:17:54,171][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we to top
[2020-10-25 16:17:54,171][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we" is new
[2020-10-25 16:17:54,171][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_inst
[2020-10-25 16:17:54,171][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-25 16:17:54,171][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-25 16:17:54,171][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,171][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-25 16:17:54,171][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-25 16:17:54,172][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,172][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-25 16:17:54,172][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-25 16:17:54,172][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-25 16:17:54,172][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-25 16:17:54,172][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-25 16:17:54,172][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-25 16:17:54,172][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-25 16:17:54,172][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-25 16:17:54,172][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-25 16:17:54,172][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-25 16:17:54,172][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-25 16:17:54,172][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-25 16:17:54,172][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-25 16:17:54,172][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy0
[2020-10-25 16:17:54,172][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-25 16:17:54,172][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p0" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,173][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p0" is new
[2020-10-25 16:17:54,173][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-25 16:17:54,173][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n0" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,173][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n0" is new
[2020-10-25 16:17:54,173][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-25 16:17:54,173][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p0" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,173][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p0" is new
[2020-10-25 16:17:54,173][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-25 16:17:54,173][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n0" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,173][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n0" is new
[2020-10-25 16:17:54,173][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk0 to top
[2020-10-25 16:17:54,173][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" is new
[2020-10-25 16:17:54,173][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk0 to top
[2020-10-25 16:17:54,173][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-25 16:17:54,173][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out0 to top
[2020-10-25 16:17:54,173][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" is new
[2020-10-25 16:17:54,173][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out0 to top
[2020-10-25 16:17:54,173][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" is new
[2020-10-25 16:17:54,174][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd0 to top
[2020-10-25 16:17:54,174][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" is new
[2020-10-25 16:17:54,174][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc0 to top
[2020-10-25 16:17:54,174][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" is new
[2020-10-25 16:17:54,174][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock0 to top
[2020-10-25 16:17:54,174][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock0" is new
[2020-10-25 16:17:54,174][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out0 to top
[2020-10-25 16:17:54,174][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" is new
[2020-10-25 16:17:54,174][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd0 to top
[2020-10-25 16:17:54,174][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" is new
[2020-10-25 16:17:54,174][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc0 to top
[2020-10-25 16:17:54,174][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" is new
[2020-10-25 16:17:54,174][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset0 to top
[2020-10-25 16:17:54,174][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" is new
[2020-10-25 16:17:54,174][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all0 to top
[2020-10-25 16:17:54,174][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" is new
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-25 16:17:54,175][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-25 16:17:54,175][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out0 to top
[2020-10-25 16:17:54,175][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" is new
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out0 to top
[2020-10-25 16:17:54,175][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" is new
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-25 16:17:54,175][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-25 16:17:54,175][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-25 16:17:54,175][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-25 16:17:54,175][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-25 16:17:54,175][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-25 16:17:54,175][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-25 16:17:54,176][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-25 16:17:54,176][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 16:17:54,176][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 16:17:54,176][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-25 16:17:54,176][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-25 16:17:54,176][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset0
[2020-10-25 16:17:54,176][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk0 to top
[2020-10-25 16:17:54,176][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-25 16:17:54,176][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out0 to top
[2020-10-25 16:17:54,176][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-25 16:17:54,176][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out0 to top
[2020-10-25 16:17:54,176][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-25 16:17:54,176][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out0 to top
[2020-10-25 16:17:54,176][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" already exists
[2020-10-25 16:17:54,176][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out0 to top
[2020-10-25 16:17:54,176][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" already exists
[2020-10-25 16:17:54,176][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out0 to top
[2020-10-25 16:17:54,176][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" already exists
[2020-10-25 16:17:54,176][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out0 to top
[2020-10-25 16:17:54,176][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" already exists
[2020-10-25 16:17:54,177][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset0 to top
[2020-10-25 16:17:54,177][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" already exists
[2020-10-25 16:17:54,177][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all0 to top
[2020-10-25 16:17:54,177][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" already exists
[2020-10-25 16:17:54,177][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 16:17:54,177][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 16:17:54,177][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0
[2020-10-25 16:17:54,177][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis0 to top
[2020-10-25 16:17:54,177][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis0" is new
[2020-10-25 16:17:54,177][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis0 to top
[2020-10-25 16:17:54,177][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis0" is new
[2020-10-25 16:17:54,177][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl0 to top
[2020-10-25 16:17:54,177][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl0" is new
[2020-10-25 16:17:54,177][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix0 to top
[2020-10-25 16:17:54,177][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix0" is new
[2020-10-25 16:17:54,177][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk0 to top
[2020-10-25 16:17:54,177][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-25 16:17:54,177][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd0 to top
[2020-10-25 16:17:54,178][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" already exists
[2020-10-25 16:17:54,178][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc0 to top
[2020-10-25 16:17:54,178][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" already exists
[2020-10-25 16:17:54,178][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd0 to top
[2020-10-25 16:17:54,178][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" already exists
[2020-10-25 16:17:54,178][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc0 to top
[2020-10-25 16:17:54,178][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" already exists
[2020-10-25 16:17:54,178][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe0_rst to top
[2020-10-25 16:17:54,178][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-25 16:17:54,178][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid to top
[2020-10-25 16:17:54,178][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-25 16:17:54,178][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull to top
[2020-10-25 16:17:54,178][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-25 16:17:54,178][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow to top
[2020-10-25 16:17:54,178][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-25 16:17:54,178][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame to top
[2020-10-25 16:17:54,178][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-25 16:17:54,178][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data to top
[2020-10-25 16:17:54,179][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-25 16:17:54,179][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip to top
[2020-10-25 16:17:54,179][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-25 16:17:54,179][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port to top
[2020-10-25 16:17:54,179][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-25 16:17:54,179][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid to top
[2020-10-25 16:17:54,179][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-25 16:17:54,179][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame to top
[2020-10-25 16:17:54,179][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-25 16:17:54,179][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data to top
[2020-10-25 16:17:54,179][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-25 16:17:54,179][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip to top
[2020-10-25 16:17:54,179][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-25 16:17:54,179][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port to top
[2020-10-25 16:17:54,179][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-25 16:17:54,179][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame to top
[2020-10-25 16:17:54,180][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-25 16:17:54,180][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun to top
[2020-10-25 16:17:54,180][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-25 16:17:54,180][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack to top
[2020-10-25 16:17:54,180][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-25 16:17:54,180][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack to top
[2020-10-25 16:17:54,180][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-25 16:17:54,180][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe0_led_up to top
[2020-10-25 16:17:54,180][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-25 16:17:54,180][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx to top
[2020-10-25 16:17:54,180][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-25 16:17:54,180][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx to top
[2020-10-25 16:17:54,180][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-25 16:17:54,180][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-25 16:17:54,180][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 16:17:54,181][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-25 16:17:54,181][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" is new
[2020-10-25 16:17:54,181][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-25 16:17:54,181][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" is new
[2020-10-25 16:17:54,181][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-25 16:17:54,181][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" is new
[2020-10-25 16:17:54,181][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-25 16:17:54,181][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" is new
[2020-10-25 16:17:54,181][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-25 16:17:54,181][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" is new
[2020-10-25 16:17:54,181][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-25 16:17:54,181][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" is new
[2020-10-25 16:17:54,181][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-25 16:17:54,181][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" is new
[2020-10-25 16:17:54,181][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-25 16:17:54,182][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" is new
[2020-10-25 16:17:54,182][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_err to top
[2020-10-25 16:17:54,182][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_err" is new
[2020-10-25 16:17:54,182][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-25 16:17:54,182][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" is new
[2020-10-25 16:17:54,182][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite
[2020-10-25 16:17:54,182][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-25 16:17:54,182][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" already exists
[2020-10-25 16:17:54,182][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-25 16:17:54,182][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" already exists
[2020-10-25 16:17:54,182][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-25 16:17:54,182][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" already exists
[2020-10-25 16:17:54,182][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-25 16:17:54,182][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" already exists
[2020-10-25 16:17:54,182][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-25 16:17:54,182][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" already exists
[2020-10-25 16:17:54,182][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-25 16:17:54,182][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" already exists
[2020-10-25 16:17:54,182][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-25 16:17:54,183][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" already exists
[2020-10-25 16:17:54,183][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-25 16:17:54,183][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" already exists
[2020-10-25 16:17:54,183][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-25 16:17:54,183][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" already exists
[2020-10-25 16:17:54,183][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-25 16:17:54,183][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 16:17:54,183][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-25 16:17:54,183][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-25 16:17:54,183][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-25 16:17:54,183][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-25 16:17:54,183][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-25 16:17:54,183][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-25 16:17:54,183][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-25 16:17:54,183][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-25 16:17:54,183][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-25 16:17:54,183][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-25 16:17:54,184][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-25 16:17:54,184][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-25 16:17:54,184][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-25 16:17:54,184][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-25 16:17:54,184][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-25 16:17:54,184][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-25 16:17:54,184][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-25 16:17:54,184][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-25 16:17:54,184][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-25 16:17:54,184][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-25 16:17:54,184][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-25 16:17:54,184][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-25 16:17:54,184][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-25 16:17:54,184][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-25 16:17:54,184][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-25 16:17:54,185][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-25 16:17:54,185][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-25 16:17:54,185][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-25 16:17:54,185][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-25 16:17:54,185][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-25 16:17:54,185][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-25 16:17:54,185][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-25 16:17:54,185][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-25 16:17:54,185][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-25 16:17:54,185][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-25 16:17:54,185][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-25 16:17:54,185][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy3
[2020-10-25 16:17:54,185][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-25 16:17:54,185][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p3" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,185][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p3" is new
[2020-10-25 16:17:54,185][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-25 16:17:54,186][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n3" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,186][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n3" is new
[2020-10-25 16:17:54,186][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-25 16:17:54,186][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p3" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,186][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p3" is new
[2020-10-25 16:17:54,186][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-25 16:17:54,186][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n3" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,186][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n3" is new
[2020-10-25 16:17:54,186][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk3 to top
[2020-10-25 16:17:54,186][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" is new
[2020-10-25 16:17:54,186][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk3 to top
[2020-10-25 16:17:54,186][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-25 16:17:54,186][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out3 to top
[2020-10-25 16:17:54,186][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" is new
[2020-10-25 16:17:54,186][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out3 to top
[2020-10-25 16:17:54,186][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" is new
[2020-10-25 16:17:54,186][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd3 to top
[2020-10-25 16:17:54,187][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" is new
[2020-10-25 16:17:54,187][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc3 to top
[2020-10-25 16:17:54,187][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" is new
[2020-10-25 16:17:54,187][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock3 to top
[2020-10-25 16:17:54,187][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock3" is new
[2020-10-25 16:17:54,187][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out3 to top
[2020-10-25 16:17:54,187][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" is new
[2020-10-25 16:17:54,187][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd3 to top
[2020-10-25 16:17:54,187][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" is new
[2020-10-25 16:17:54,187][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc3 to top
[2020-10-25 16:17:54,187][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" is new
[2020-10-25 16:17:54,187][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset3 to top
[2020-10-25 16:17:54,187][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" is new
[2020-10-25 16:17:54,187][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all3 to top
[2020-10-25 16:17:54,187][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" is new
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-25 16:17:54,188][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-25 16:17:54,188][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out3 to top
[2020-10-25 16:17:54,188][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" is new
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out3 to top
[2020-10-25 16:17:54,188][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" is new
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-25 16:17:54,188][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-25 16:17:54,188][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-25 16:17:54,188][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-25 16:17:54,188][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-25 16:17:54,188][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-25 16:17:54,188][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-25 16:17:54,189][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-25 16:17:54,189][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 16:17:54,189][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 16:17:54,189][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-25 16:17:54,189][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-25 16:17:54,189][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset3
[2020-10-25 16:17:54,189][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk3 to top
[2020-10-25 16:17:54,189][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-25 16:17:54,189][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out3 to top
[2020-10-25 16:17:54,189][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-25 16:17:54,189][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out3 to top
[2020-10-25 16:17:54,189][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-25 16:17:54,189][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out3 to top
[2020-10-25 16:17:54,189][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" already exists
[2020-10-25 16:17:54,189][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out3 to top
[2020-10-25 16:17:54,189][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" already exists
[2020-10-25 16:17:54,189][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out3 to top
[2020-10-25 16:17:54,189][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" already exists
[2020-10-25 16:17:54,190][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out3 to top
[2020-10-25 16:17:54,190][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" already exists
[2020-10-25 16:17:54,190][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset3 to top
[2020-10-25 16:17:54,190][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" already exists
[2020-10-25 16:17:54,190][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all3 to top
[2020-10-25 16:17:54,190][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" already exists
[2020-10-25 16:17:54,190][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-25 16:17:54,190][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 16:17:54,190][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1
[2020-10-25 16:17:54,190][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis3 to top
[2020-10-25 16:17:54,190][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis3" is new
[2020-10-25 16:17:54,190][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis3 to top
[2020-10-25 16:17:54,190][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis3" is new
[2020-10-25 16:17:54,190][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl3 to top
[2020-10-25 16:17:54,190][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl3" is new
[2020-10-25 16:17:54,190][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix3 to top
[2020-10-25 16:17:54,190][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix3" is new
[2020-10-25 16:17:54,191][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk3 to top
[2020-10-25 16:17:54,191][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-25 16:17:54,191][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd3 to top
[2020-10-25 16:17:54,191][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" already exists
[2020-10-25 16:17:54,191][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc3 to top
[2020-10-25 16:17:54,191][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" already exists
[2020-10-25 16:17:54,191][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd3 to top
[2020-10-25 16:17:54,191][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" already exists
[2020-10-25 16:17:54,191][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc3 to top
[2020-10-25 16:17:54,191][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" already exists
[2020-10-25 16:17:54,191][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe1_rst to top
[2020-10-25 16:17:54,191][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-25 16:17:54,191][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid to top
[2020-10-25 16:17:54,191][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-25 16:17:54,191][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull to top
[2020-10-25 16:17:54,191][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-25 16:17:54,192][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow to top
[2020-10-25 16:17:54,192][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-25 16:17:54,192][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame to top
[2020-10-25 16:17:54,192][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-25 16:17:54,192][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data to top
[2020-10-25 16:17:54,192][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-25 16:17:54,192][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip to top
[2020-10-25 16:17:54,192][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-25 16:17:54,192][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port to top
[2020-10-25 16:17:54,192][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-25 16:17:54,192][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid to top
[2020-10-25 16:17:54,192][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-25 16:17:54,192][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame to top
[2020-10-25 16:17:54,192][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-25 16:17:54,192][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data to top
[2020-10-25 16:17:54,193][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-25 16:17:54,193][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip to top
[2020-10-25 16:17:54,193][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-25 16:17:54,193][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port to top
[2020-10-25 16:17:54,193][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-25 16:17:54,193][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame to top
[2020-10-25 16:17:54,193][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-25 16:17:54,193][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun to top
[2020-10-25 16:17:54,193][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-25 16:17:54,193][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack to top
[2020-10-25 16:17:54,193][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-25 16:17:54,193][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack to top
[2020-10-25 16:17:54,193][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-25 16:17:54,193][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe1_led_up to top
[2020-10-25 16:17:54,193][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-25 16:17:54,194][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx to top
[2020-10-25 16:17:54,194][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-25 16:17:54,194][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx to top
[2020-10-25 16:17:54,194][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-25 16:17:54,194][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-25 16:17:54,194][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 16:17:54,194][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-25 16:17:54,194][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" is new
[2020-10-25 16:17:54,194][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-25 16:17:54,194][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" is new
[2020-10-25 16:17:54,194][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-25 16:17:54,194][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" is new
[2020-10-25 16:17:54,194][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-25 16:17:54,194][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" is new
[2020-10-25 16:17:54,194][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-25 16:17:54,195][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" is new
[2020-10-25 16:17:54,195][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-25 16:17:54,195][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" is new
[2020-10-25 16:17:54,195][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-25 16:17:54,195][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" is new
[2020-10-25 16:17:54,195][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-25 16:17:54,195][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" is new
[2020-10-25 16:17:54,195][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_err to top
[2020-10-25 16:17:54,195][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_err" is new
[2020-10-25 16:17:54,195][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-25 16:17:54,195][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" is new
[2020-10-25 16:17:54,195][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite
[2020-10-25 16:17:54,195][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-25 16:17:54,195][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" already exists
[2020-10-25 16:17:54,195][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-25 16:17:54,195][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" already exists
[2020-10-25 16:17:54,196][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-25 16:17:54,196][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" already exists
[2020-10-25 16:17:54,196][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-25 16:17:54,196][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" already exists
[2020-10-25 16:17:54,196][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-25 16:17:54,196][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" already exists
[2020-10-25 16:17:54,196][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-25 16:17:54,196][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" already exists
[2020-10-25 16:17:54,196][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-25 16:17:54,196][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" already exists
[2020-10-25 16:17:54,196][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-25 16:17:54,196][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" already exists
[2020-10-25 16:17:54,196][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-25 16:17:54,196][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" already exists
[2020-10-25 16:17:54,196][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-25 16:17:54,196][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 16:17:54,196][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-25 16:17:54,196][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-25 16:17:54,197][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-25 16:17:54,197][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-25 16:17:54,197][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-25 16:17:54,197][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-25 16:17:54,197][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-25 16:17:54,197][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-25 16:17:54,197][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-25 16:17:54,197][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-25 16:17:54,197][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-25 16:17:54,197][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-25 16:17:54,197][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-25 16:17:54,197][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-25 16:17:54,197][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-25 16:17:54,197][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-25 16:17:54,198][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-25 16:17:54,198][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-25 16:17:54,198][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-25 16:17:54,198][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-25 16:17:54,198][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-25 16:17:54,198][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-25 16:17:54,198][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-25 16:17:54,198][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-25 16:17:54,198][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-25 16:17:54,198][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-25 16:17:54,198][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-25 16:17:54,198][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-25 16:17:54,198][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-25 16:17:54,198][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-25 16:17:54,198][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-25 16:17:54,199][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-25 16:17:54,199][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-25 16:17:54,199][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-25 16:17:54,199][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-25 16:17:54,199][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-25 16:17:54,199][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-25 16:17:54,199][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-25 16:17:54,199][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-25 16:17:54,199][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-25 16:17:54,199][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-25 16:17:54,199][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-25 16:17:54,199][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-25 16:17:54,199][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-25 16:17:54,199][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-25 16:17:54,200][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-25 16:17:54,200][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-25 16:17:54,200][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-25 16:17:54,200][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-25 16:17:54,200][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-25 16:17:54,200][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-25 16:17:54,200][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-25 16:17:54,200][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-25 16:17:54,200][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-25 16:17:54,200][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-25 16:17:54,200][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-25 16:17:54,200][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-25 16:17:54,200][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-25 16:17:54,200][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-25 16:17:54,200][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-25 16:17:54,201][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-25 16:17:54,201][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-25 16:17:54,201][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-25 16:17:54,201][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-25 16:17:54,201][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-25 16:17:54,201][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-25 16:17:54,201][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-25 16:17:54,201][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-25 16:17:54,201][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-25 16:17:54,201][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-25 16:17:54,201][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-25 16:17:54,201][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-25 16:17:54,201][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-25 16:17:54,201][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-25 16:17:54,202][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-25 16:17:54,202][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-25 16:17:54,202][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-25 16:17:54,202][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-25 16:17:54,202][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-25 16:17:54,202][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-25 16:17:54,202][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-25 16:17:54,202][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-25 16:17:54,202][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-25 16:17:54,202][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-25 16:17:54,202][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-25 16:17:54,202][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-25 16:17:54,202][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-25 16:17:54,202][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-25 16:17:54,203][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-25 16:17:54,203][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-25 16:17:54,203][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-25 16:17:54,203][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-25 16:17:54,203][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-25 16:17:54,203][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-25 16:17:54,203][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-25 16:17:54,203][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-25 16:17:54,203][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-25 16:17:54,203][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-25 16:17:54,203][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-25 16:17:54,203][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-25 16:17:54,203][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-25 16:17:54,203][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-25 16:17:54,203][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-25 16:17:54,204][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-25 16:17:54,204][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-25 16:17:54,204][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-25 16:17:54,204][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-25 16:17:54,204][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-25 16:17:54,204][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-25 16:17:54,204][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-25 16:17:54,204][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-25 16:17:54,204][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-25 16:17:54,204][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-25 16:17:54,204][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-25 16:17:54,204][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-25 16:17:54,204][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-25 16:17:54,204][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-25 16:17:54,205][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-25 16:17:54,205][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-25 16:17:54,205][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-25 16:17:54,205][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-25 16:17:54,205][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,205][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-25 16:17:54,205][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-25 16:17:54,205][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-25 16:17:54,205][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-25 16:17:54,205][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-25 16:17:54,205][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-25 16:17:54,205][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-25 16:17:54,205][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-25 16:17:54,205][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-25 16:17:54,205][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-25 16:17:54,205][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-25 16:17:54,206][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-25 16:17:54,206][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-25 16:17:54,206][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-25 16:17:54,206][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-25 16:17:54,206][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n0
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p0
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n0
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p0
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n3
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p3
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n3
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p3
[2020-10-25 16:17:54,206][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-25 16:17:54,207][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-25 16:17:54,207][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 17 n_ports: 16
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-25 16:17:54,207][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in
[2020-10-25 16:17:54,208][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in
[2020-10-25 16:17:54,209][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_user_data_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-25 16:17:54,210][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we
[2020-10-25 16:17:54,211][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we
[2020-10-25 16:17:54,212][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we
[2020-10-25 16:17:54,213][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all0
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out0
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out0
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix0
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl0
[2020-10-25 16:17:54,214][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd0
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_up
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rst
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame
[2020-10-25 16:17:54,215][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_err
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all3
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out3
[2020-10-25 16:17:54,216][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out3
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix3
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl3
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis3
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis3
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out3
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out3
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset3
[2020-10-25 16:17:54,217][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock3
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out3
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk3
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc3
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd3
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc3
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd3
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_up
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rst
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame
[2020-10-25 16:17:54,218][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_err
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-25 16:17:54,219][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-25 16:17:54,220][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-25 16:17:54,221][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-25 16:17:54,221][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-25 16:17:54,221][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-25 16:17:54,221][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-25 16:17:54,221][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-25 16:17:54,221][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-25 16:17:54,221][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-25 16:17:54,221][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-25 16:17:54,221][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-25 16:17:54,222][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-25 16:17:54,224][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-25 16:17:54,224][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,224][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-25 16:17:54,224][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-25 16:17:54,224][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,224][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 16:17:54,224][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,224][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,224][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,224][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-25 16:17:54,225][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-25 16:17:54,225][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,225][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 16:17:54,225][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,225][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,225][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,225][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p0
[2020-10-25 16:17:54,225][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-25 16:17:54,225][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,225][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 16:17:54,225][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,225][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,225][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,225][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n0
[2020-10-25 16:17:54,225][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-25 16:17:54,225][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,225][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 16:17:54,225][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,225][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,225][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,225][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p0
[2020-10-25 16:17:54,225][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-25 16:17:54,225][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,225][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 16:17:54,226][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,226][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,226][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,226][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n0
[2020-10-25 16:17:54,226][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-25 16:17:54,226][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,226][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 16:17:54,226][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,226][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,226][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-25 16:17:54,226][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-25 16:17:54,226][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-25 16:17:54,226][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-25 16:17:54,226][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-25 16:17:54,226][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-25 16:17:54,226][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-25 16:17:54,226][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-25 16:17:54,226][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-25 16:17:54,226][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,226][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-25 16:17:54,226][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-25 16:17:54,226][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,226][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 16:17:54,226][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,226][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,227][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,227][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-25 16:17:54,227][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-25 16:17:54,227][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,227][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-25 16:17:54,227][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,227][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,227][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,227][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p3
[2020-10-25 16:17:54,227][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-25 16:17:54,227][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,227][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 16:17:54,227][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,227][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,227][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,227][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n3
[2020-10-25 16:17:54,227][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-25 16:17:54,227][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,227][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 16:17:54,227][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,227][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,227][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,227][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p3
[2020-10-25 16:17:54,227][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-25 16:17:54,227][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,227][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 16:17:54,227][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,228][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,228][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,228][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n3
[2020-10-25 16:17:54,228][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-25 16:17:54,228][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,228][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-25 16:17:54,228][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,228][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,228][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-25 16:17:54,228][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-25 16:17:54,228][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-25 16:17:54,228][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-25 16:17:54,228][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-25 16:17:54,228][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-25 16:17:54,228][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-25 16:17:54,228][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-25 16:17:54,228][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-25 16:17:54,228][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,228][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-25 16:17:54,228][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 16:17:54,228][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 16:17:54,228][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-25 16:17:54,228][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,228][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,228][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 16:17:54,228][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,229][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-25 16:17:54,229][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 16:17:54,229][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 16:17:54,229][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,229][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-25 16:17:54,229][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 16:17:54,229][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 16:17:54,229][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,229][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-25 16:17:54,229][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,229][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-25 16:17:54,229][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 16:17:54,229][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 16:17:54,229][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-25 16:17:54,229][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,229][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,229][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 16:17:54,229][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,229][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-25 16:17:54,229][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 16:17:54,229][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 16:17:54,229][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,229][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-25 16:17:54,229][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 16:17:54,230][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 16:17:54,230][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,230][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-25 16:17:54,230][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,230][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-25 16:17:54,230][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 16:17:54,230][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 16:17:54,230][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-25 16:17:54,230][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,230][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,230][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 16:17:54,230][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,230][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-25 16:17:54,230][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 16:17:54,230][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 16:17:54,230][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,230][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-25 16:17:54,230][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 16:17:54,230][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 16:17:54,230][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,230][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-25 16:17:54,230][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,230][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-25 16:17:54,230][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-25 16:17:54,230][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-25 16:17:54,230][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-25 16:17:54,231][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,231][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,231][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 16:17:54,231][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,231][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-25 16:17:54,231][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 16:17:54,231][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-25 16:17:54,231][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,231][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-25 16:17:54,231][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-25 16:17:54,231][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-25 16:17:54,231][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-25 16:17:54,231][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-25 16:17:54,231][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-25 16:17:54,231][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-25 16:17:54,231][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-25 16:17:54,231][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-25 16:17:54,231][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-25 16:17:54,231][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-25 16:17:54,231][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-25 16:17:54,231][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-25 16:17:54,231][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-25 16:17:54,231][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-25 16:17:54,231][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-25 16:17:54,231][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-25 16:17:54,231][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-25 16:17:54,232][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-25 16:17:54,232][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-25 16:17:54,232][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-25 16:17:54,232][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-25 16:17:54,232][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-25 16:17:54,232][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-25 16:17:54,232][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-25 16:17:54,232][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-25 16:17:54,232][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-25 16:17:54,232][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-25 16:17:54,232][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-25 16:17:54,232][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-25 16:17:54,232][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-25 16:17:54,232][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-25 16:17:54,232][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-25 16:17:54,232][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-25 16:17:54,232][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-25 16:17:54,232][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-25 16:17:54,232][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p0 on mgt_tx_p 
[2020-10-25 16:17:54,232][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p0 Y35
[2020-10-25 16:17:54,232][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p0 None
[2020-10-25 16:17:54,232][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n0 on mgt_tx_n 
[2020-10-25 16:17:54,232][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n0 Y36
[2020-10-25 16:17:54,232][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n0 None
[2020-10-25 16:17:54,233][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p0 on mgt_rx_p 
[2020-10-25 16:17:54,233][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p0 AA38
[2020-10-25 16:17:54,233][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p0 None
[2020-10-25 16:17:54,233][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n0 on mgt_rx_n 
[2020-10-25 16:17:54,233][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n0 AA39
[2020-10-25 16:17:54,233][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n0 None
[2020-10-25 16:17:54,233][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-25 16:17:54,233][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-25 16:17:54,233][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-25 16:17:54,233][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-25 16:17:54,233][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-25 16:17:54,233][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-25 16:17:54,233][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p3 on mgt_tx_p 
[2020-10-25 16:17:54,233][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p3 R33
[2020-10-25 16:17:54,233][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p3 None
[2020-10-25 16:17:54,233][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n3 on mgt_tx_n 
[2020-10-25 16:17:54,233][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n3 R34
[2020-10-25 16:17:54,233][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n3 None
[2020-10-25 16:17:54,233][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p3 on mgt_rx_p 
[2020-10-25 16:17:54,233][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p3 R38
[2020-10-25 16:17:54,233][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p3 None
[2020-10-25 16:17:54,233][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n3 on mgt_rx_n 
[2020-10-25 16:17:54,233][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n3 R39
[2020-10-25 16:17:54,233][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n3 None
[2020-10-25 16:17:54,233][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext on led 
[2020-10-25 16:17:54,234][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext AR13
[2020-10-25 16:17:54,234][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-25 16:17:54,234][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext on led 
[2020-10-25 16:17:54,234][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext AP13
[2020-10-25 16:17:54,234][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext LVCMOS18
[2020-10-25 16:17:54,234][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext on led 
[2020-10-25 16:17:54,234][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext AR16
[2020-10-25 16:17:54,234][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-25 16:17:54,234][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext on led 
[2020-10-25 16:17:54,234][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext AP16
[2020-10-25 16:17:54,234][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext LVCMOS18
[2020-10-25 16:17:54,234][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-25 16:17:54,234][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-25 16:17:54,234][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-25 16:17:54,234][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-25 16:17:54,234][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-25 16:17:54,234][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-25 16:17:54,234][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-25 16:17:54,234][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-25 16:17:54,234][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-25 16:17:54,234][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-25 16:17:54,234][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-25 16:17:54,235][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_bad_frame
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_end_of_frame
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_ip
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_port
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-25 16:17:54,236][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-25 16:17:54,236][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-25 16:17:54,236][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-25 16:17:54,236][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-25 16:17:54,237][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_bad_frame
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_end_of_frame
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_ip
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_port
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-25 16:17:54,238][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-25 16:17:54,239][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-25 16:17:54,239][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-25 16:17:54,293][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-25 16:17:54,293][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-25 16:17:54,294][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-25 16:17:54,330][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-25 16:17:54,331][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-25 16:17:54,331][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-25 16:17:54,405][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-25 16:17:54,405][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-25 16:17:54,406][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-25 16:17:54,406][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-25 16:17:54,407][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-25 16:17:54,407][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-25 16:17:54,408][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-25 16:17:54,408][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-25 16:17:54,409][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-25 16:17:54,409][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-25 16:17:54,409][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-25 16:17:54,409][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5860>
[2020-10-25 16:17:54,409][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-25 16:17:54,409][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,409][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-25 16:17:54,409][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,409][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5898>
[2020-10-25 16:17:54,409][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-25 16:17:54,409][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,409][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-25 16:17:54,409][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,409][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f58d0>
[2020-10-25 16:17:54,409][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p0 -> mgt_tx_p
[2020-10-25 16:17:54,409][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,409][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y35
[2020-10-25 16:17:54,409][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,409][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5908>
[2020-10-25 16:17:54,410][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n0 -> mgt_tx_n
[2020-10-25 16:17:54,410][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,410][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y36
[2020-10-25 16:17:54,410][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,410][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5940>
[2020-10-25 16:17:54,410][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p0 -> mgt_rx_p
[2020-10-25 16:17:54,410][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,410][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA38
[2020-10-25 16:17:54,410][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,410][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5978>
[2020-10-25 16:17:54,410][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n0 -> mgt_rx_n
[2020-10-25 16:17:54,410][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,410][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA39
[2020-10-25 16:17:54,410][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,410][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f59b0>
[2020-10-25 16:17:54,410][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-25 16:17:54,410][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,410][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-25 16:17:54,410][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,410][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f59e8>
[2020-10-25 16:17:54,411][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-25 16:17:54,411][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,411][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-25 16:17:54,411][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,411][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5a20>
[2020-10-25 16:17:54,411][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p3 -> mgt_tx_p
[2020-10-25 16:17:54,411][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,411][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R33
[2020-10-25 16:17:54,411][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,411][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5a58>
[2020-10-25 16:17:54,411][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n3 -> mgt_tx_n
[2020-10-25 16:17:54,411][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,411][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R34
[2020-10-25 16:17:54,411][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,411][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5a90>
[2020-10-25 16:17:54,411][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p3 -> mgt_rx_p
[2020-10-25 16:17:54,411][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,411][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R38
[2020-10-25 16:17:54,411][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,412][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5ac8>
[2020-10-25 16:17:54,412][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n3 -> mgt_rx_n
[2020-10-25 16:17:54,412][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,412][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R39
[2020-10-25 16:17:54,412][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,412][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5b00>
[2020-10-25 16:17:54,412][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext -> led
[2020-10-25 16:17:54,412][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,412][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-25 16:17:54,412][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,412][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 16:17:54,412][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5b38>
[2020-10-25 16:17:54,412][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext -> led
[2020-10-25 16:17:54,412][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,412][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-25 16:17:54,412][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,412][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 16:17:54,412][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5b70>
[2020-10-25 16:17:54,412][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext -> led
[2020-10-25 16:17:54,413][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,413][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-25 16:17:54,413][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,413][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 16:17:54,413][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5ba8>
[2020-10-25 16:17:54,413][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext -> led
[2020-10-25 16:17:54,413][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,413][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-25 16:17:54,413][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,413][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-25 16:17:54,413][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fe4389f5be0>
[2020-10-25 16:17:54,413][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-25 16:17:54,413][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-25 16:17:54,413][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-25 16:17:54,413][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-25 16:17:54,413][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-25 16:17:54,413][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7fe4389f5400>
[2020-10-25 16:17:54,413][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-25 16:17:54,414][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7fe4389f5438>
[2020-10-25 16:17:54,414][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-25 16:17:54,414][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7fe4389f5470>
[2020-10-25 16:17:54,414][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-25 16:17:54,414][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7fe4389f54a8>
[2020-10-25 16:17:54,414][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-25 16:17:54,414][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7fe4389f54e0>
[2020-10-25 16:17:54,414][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-25 16:17:54,414][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fe4389f5630>
[2020-10-25 16:17:54,414][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 16:17:54,414][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fe4389f5668>
[2020-10-25 16:17:54,414][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 16:17:54,414][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fe4389f56a0>
[2020-10-25 16:17:54,414][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 16:17:54,414][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fe4389f56d8>
[2020-10-25 16:17:54,415][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-25 16:17:54,415][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fe4389f5748>
[2020-10-25 16:17:54,415][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 16:17:54,415][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fe4389f5780>
[2020-10-25 16:17:54,415][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 16:17:54,415][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fe4389f57b8>
[2020-10-25 16:17:54,415][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 16:17:54,415][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fe4389f57f0>
[2020-10-25 16:17:54,415][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-25 16:17:54,415][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fe4389f5518>
[2020-10-25 16:17:54,415][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 16:17:54,415][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fe4389f5550>
[2020-10-25 16:17:54,415][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 16:17:54,415][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fe4389f5588>
[2020-10-25 16:17:54,415][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 16:17:54,416][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fe4389f55c0>
[2020-10-25 16:17:54,416][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-25 16:17:54,416][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fe4389f5c18>
[2020-10-25 16:17:54,416][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 16:17:54,416][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fe4389f5c50>
[2020-10-25 16:17:54,416][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 16:17:54,416][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fe4389f5c88>
[2020-10-25 16:17:54,416][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 16:17:54,416][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fe4389f5cc0>
[2020-10-25 16:17:54,416][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 16:17:54,416][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fe4389f5cf8>
[2020-10-25 16:17:54,416][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 16:17:54,416][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fe4389f5d30>
[2020-10-25 16:17:54,416][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-25 16:17:54,416][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN Y35 [get_ports mgt_tx_p0]
set_property PACKAGE_PIN Y36 [get_ports mgt_tx_n0]
set_property PACKAGE_PIN AA38 [get_ports mgt_rx_p0]
set_property PACKAGE_PIN AA39 [get_ports mgt_rx_n0]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN R33 [get_ports mgt_tx_p3]
set_property PACKAGE_PIN R34 [get_ports mgt_tx_n3]
set_property PACKAGE_PIN R38 [get_ports mgt_rx_p3]
set_property PACKAGE_PIN R39 [get_ports mgt_rx_n3]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-25 16:17:54,417][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-25 16:17:54,417][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-25 16:17:54,417][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-25 16:17:54,417][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-25 16:17:54,418][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-25 16:17:54,419][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-25 16:17:54,419][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-25 16:17:54,419][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-25 16:17:54,419][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-25 16:17:54,419][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-25 16:17:54,419][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 16:17:54,419][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-25 16:17:54,419][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 16:17:54,419][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-25 16:17:54,420][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-25 16:17:54,420][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-25 16:17:54,420][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-25 16:17:54,421][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/
[2020-10-25 16:17:54,421][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-25 16:42:24,389][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/core_info.tab
[2020-10-25 16:42:24,389][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/design_info.tab
[2020-10-25 16:42:24,389][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/git_info.tab
