# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:46 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 12:55:46 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 12:55:48 on Nov 29,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(157)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 157
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:49 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 12:58:50 on Nov 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:58:57 on Nov 29,2023, Elapsed time: 0:03:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 12:58:57 on Nov 29,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(157)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 157
add wave -position end  sim:/player_drawer_tb/dut/input_x
add wave -position end  sim:/player_drawer_tb/dut/curr_x
add wave -position end  sim:/player_drawer_tb/dut/prev_x
add wave -position end  sim:/player_drawer_tb/dut/input_y
add wave -position end  sim:/player_drawer_tb/dut/curr_y
add wave -position end  sim:/player_drawer_tb/dut/prev_y
add wave -position end  sim:/player_drawer_tb/dut/erase
add wave -position end  sim:/player_drawer_tb/dut/ps
add wave -position end  sim:/player_drawer_tb/dut/ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab6/simulation/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab6/simulation/wave_player_drawer}
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:56 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 13:04:56 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:04:59 on Nov 29,2023, Elapsed time: 0:06:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 13:05:00 on Nov 29,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(157)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 157
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab6/simulation/wave_player_drawer}
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:57 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# ** Error: (vlog-13069) ../player_drawer.sv(90): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: (vlog-13069) ../player_drawer.sv(108): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'".
# -- Compiling module player_drawer_tb
# End time: 13:09:57 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_player_drawer.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../player_drawer.sv""
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:08 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 13:10:08 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:10:15 on Nov 29,2023, Elapsed time: 0:05:15
# Errors: 5, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 13:10:15 on Nov 29,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(159)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 159
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:37 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 13:12:37 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:12:50 on Nov 29,2023, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 13:12:52 on Nov 29,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(160)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 160
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:07 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 13:15:07 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:15:15 on Nov 29,2023, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 13:15:15 on Nov 29,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(160)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 160
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:59 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 13:16:59 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:17:07 on Nov 29,2023, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 13:17:07 on Nov 29,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(166)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 166
add wave -position end  sim:/player_drawer_tb/dut/case_t
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab6/simulation/wave_player_drawer}
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:33 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 13:17:33 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:17:37 on Nov 29,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 13:17:37 on Nov 29,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(166)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 166
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:36 on Nov 29,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 13:20:36 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:20:44 on Nov 29,2023, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 13:20:44 on Nov 29,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(166)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 166
