Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto cc2eef7c02354758abac02fe123d5b30 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AWGN_tb_behav xil_defaultlib.AWGN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.taus
Compiling module xil_defaultlib.twobitlzd
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=2)
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=4)
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=8)
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=16)
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=32)
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=48)
Compiling module xil_defaultlib.shifter(BIT_WIDTH=48)
Compiling module xil_defaultlib.log
Compiling module xil_defaultlib.lzdetector(INPUT_WIDTH=31)
Compiling module xil_defaultlib.shifter(BIT_WIDTH=31)
Compiling module xil_defaultlib.shifter(BIT_WIDTH=46)
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.sincos
Compiling module xil_defaultlib.AWGN
Compiling module xil_defaultlib.AWGN_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AWGN_tb_behav
