#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13e80e160 .scope module, "tb_sqrt" "tb_sqrt" 2 132;
 .timescale 0 0;
P_0x13e810790 .param/l "num_vectors" 0 2 133, +C4<00000000000000000000000000010000>;
v0x13de092a0_0 .var "Addr", 3 0;
v0x13de09330_0 .var "CLK", 0 0;
v0x13de09400_0 .net "Done", 0 0, v0x13de08990_0;  1 drivers
v0x13de09490_0 .var "MDI", 7 0;
v0x13de09540_0 .net "MDO_wire", 7 0, v0x13de08060_0;  1 drivers
v0x13de09650_0 .var "ResetN", 0 0;
v0x13de096e0_0 .net "Sqrt", 3 0, v0x13de08c60_0;  1 drivers
v0x13de09770_0 .var "St", 0 0;
v0x13de09820_0 .var "Write_Enable", 0 0;
v0x13de09950_0 .var/i "i", 31 0;
v0x13de099e0 .array "vectors", 15 0, 7 0;
E_0x13e80e920 .event anyedge, v0x13de08990_0;
S_0x13e80e2d0 .scope module, "ram_inst" "RAM" 2 144, 2 2 0, S_0x13e80e160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr";
    .port_info 1 /INPUT 8 "MDI";
    .port_info 2 /INPUT 1 "Write_Enable";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 8 "MDO";
v0x13e812c60_0 .net "Addr", 3 0, v0x13de092a0_0;  1 drivers
v0x13de07f00_0 .net "CLK", 0 0, v0x13de09330_0;  1 drivers
v0x13de07fb0_0 .net "MDI", 7 0, v0x13de09490_0;  1 drivers
v0x13de08060_0 .var "MDO", 7 0;
v0x13de080f0_0 .net "Write_Enable", 0 0, v0x13de09820_0;  1 drivers
v0x13de08180 .array "memory", 0 15, 7 0;
E_0x13e80fc40 .event posedge, v0x13de07f00_0;
S_0x13de082a0 .scope module, "sqrt_inst" "SquareRoot" 2 152, 2 16 0, S_0x13e80e160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ResetN";
    .port_info 2 /INPUT 1 "St";
    .port_info 3 /INPUT 8 "MDI";
    .port_info 4 /OUTPUT 1 "Done";
    .port_info 5 /OUTPUT 4 "Sqrt";
P_0x13de08470 .param/l "IDLE" 1 2 31, C4<00>;
P_0x13de084b0 .param/l "START" 1 2 31, C4<01>;
P_0x13de084f0 .param/l "WAIT" 1 2 31, C4<10>;
P_0x13de08530 .param/l "WRITE" 1 2 31, C4<11>;
v0x13de08810_0 .var "Addr", 3 0;
v0x13de088d0_0 .net "CLK", 0 0, v0x13de09330_0;  alias, 1 drivers
v0x13de08990_0 .var "Done", 0 0;
v0x13de08a40_0 .net "MDI", 7 0, v0x13de08060_0;  alias, 1 drivers
v0x13de08af0_0 .var "R", 7 0;
v0x13de08bc0_0 .net "ResetN", 0 0, v0x13de09650_0;  1 drivers
v0x13de08c60_0 .var "Sqrt", 3 0;
v0x13de08d10_0 .net "St", 0 0, v0x13de09770_0;  1 drivers
v0x13de08db0_0 .var "calculating", 0 0;
v0x13de08ec0_0 .var "count", 3 0;
v0x13de08f60 .array "memory", 0 15, 7 0;
v0x13de09000_0 .var "next_state", 1 0;
v0x13de090b0_0 .var "odd", 7 0;
v0x13de09160_0 .var "state", 1 0;
E_0x13de08760/0 .event negedge, v0x13de08bc0_0;
E_0x13de08760/1 .event posedge, v0x13de07f00_0;
E_0x13de08760 .event/or E_0x13de08760/0, E_0x13de08760/1;
E_0x13de087b0 .event anyedge, v0x13de09160_0, v0x13de08d10_0, v0x13de08990_0, v0x13de08810_0;
    .scope S_0x13e80e2d0;
T_0 ;
    %wait E_0x13e80fc40;
    %load/vec4 v0x13de080f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x13de07fb0_0;
    %load/vec4 v0x13e812c60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13de08180, 0, 4;
T_0.0 ;
    %load/vec4 v0x13e812c60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13de08180, 4;
    %assign/vec4 v0x13de08060_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13de082a0;
T_1 ;
    %wait E_0x13de08760;
    %load/vec4 v0x13de08bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13de09160_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13de09000_0;
    %assign/vec4 v0x13de09160_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13de082a0;
T_2 ;
    %wait E_0x13de087b0;
    %load/vec4 v0x13de09160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13de09000_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x13de08d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13de09000_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13de09000_0, 0, 2;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13de09000_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x13de08990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13de09000_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13de09000_0, 0, 2;
T_2.9 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x13de08810_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13de09000_0, 0, 2;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13de09000_0, 0, 2;
T_2.11 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13de082a0;
T_3 ;
    %wait E_0x13de08760;
    %load/vec4 v0x13de08bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13de08810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13de08990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13de08c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13de08af0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x13de090b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13de08ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13de08db0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13de09160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13de08990_0, 0;
    %load/vec4 v0x13de08d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x13de08a40_0;
    %load/vec4 v0x13de08810_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13de08f60, 0, 4;
    %load/vec4 v0x13de08810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13de08810_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x13de08810_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de08f60, 4;
    %assign/vec4 v0x13de08af0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x13de090b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13de08ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13de08db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13de08990_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x13de08db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0x13de090b0_0;
    %load/vec4 v0x13de08af0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.11, 5;
    %load/vec4 v0x13de08af0_0;
    %load/vec4 v0x13de090b0_0;
    %sub;
    %assign/vec4 v0x13de08af0_0, 0;
    %load/vec4 v0x13de090b0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x13de090b0_0, 0;
    %load/vec4 v0x13de08ec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13de08ec0_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x13de08ec0_0;
    %assign/vec4 v0x13de08c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13de08990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13de08db0_0, 0;
T_3.12 ;
T_3.9 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x13de08c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13de08810_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13de08f60, 0, 4;
    %load/vec4 v0x13de08810_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13de08810_0, 0;
T_3.13 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13e80e160;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de09330_0, 0, 1;
T_4.0 ;
    %delay 20, 0;
    %load/vec4 v0x13de09330_0;
    %inv;
    %store/vec4 v0x13de09330_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x13e80e160;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de09650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de09770_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de09650_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 25, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 27, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 225, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13de099e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13de09950_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x13de09950_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0x13de09950_0;
    %load/vec4a v0x13de099e0, 4;
    %store/vec4 v0x13de09490_0, 0, 8;
    %vpi_call 2 192 "$display", "Starting computation for RAM[%0d] = 0x%h", v0x13de09950_0, &A<v0x13de099e0, v0x13de09950_0 > {0 0 0};
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de09770_0, 0, 1;
T_5.2 ;
    %load/vec4 v0x13de09400_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0x13e80e920;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call 2 195 "$display", "Input=0x%h, SqRt=0x%h", v0x13de09490_0, v0x13de096e0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de09770_0, 0, 1;
T_5.4 ;
    %load/vec4 v0x13de09400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0x13e80e920;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v0x13de09950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13de09950_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb_lab5.v";
