

================================================================
== Vitis HLS Report for 'kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2'
================================================================
* Date:           Sat Nov  1 16:09:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  5.065 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       10|       10|  90.000 ns|  90.000 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_2  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     263|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     263|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_8_fu_86_p2                    |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln120_fu_80_p2             |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  30|          10|           9|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_02_fu_50               |   9|          2|    4|          8|
    |k1_fu_46                 |   9|          2|  256|        512|
    |keyStrm_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  267|        534|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_02_fu_50               |    4|   0|    4|          0|
    |k1_fu_46                 |  256|   0|  512|        256|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  263|   0|  519|        256|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2|  return value|
|keyStrm_dout     |   in|   32|     ap_fifo|                                                              keyStrm|       pointer|
|keyStrm_empty_n  |   in|    1|     ap_fifo|                                                              keyStrm|       pointer|
|keyStrm_read     |  out|    1|     ap_fifo|                                                              keyStrm|       pointer|
|k1_out           |  out|  512|      ap_vld|                                                               k1_out|       pointer|
|k1_out_ap_vld    |  out|    1|      ap_vld|                                                               k1_out|       pointer|
+-----------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119]   --->   Operation 5 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_02 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 6 'alloca' 'i_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keyStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln120 = store i4 0, i4 %i_02" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 8 'store' 'store_ln120' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln119 = store i512 0, i512 %k1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119]   --->   Operation 9 'store' 'store_ln119' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 10 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_02" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln120 = icmp_eq  i4 %i, i4 8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 12 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%i_8 = add i4 %i, i4 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 13 'add' 'i_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.inc.split, void %for.inc26.exitStub" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 14 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln120 = store i4 %i_8, i4 %i_02" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 15 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k1_load_1 = load i512 %k1"   --->   Operation 26 'load' 'k1_load_1' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %k1_out, i512 %k1_load_1"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln120)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%k1_load = load i512 %k1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:124]   --->   Operation 16 'load' 'k1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:121]   --->   Operation 17 'specpipeline' 'specpipeline_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln119 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 19 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] ( I:3.47ns O:3.47ns )   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %keyStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:122]   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = partselect i224 @_ssdm_op_PartSelect.i224.i512.i32.i32, i512 %k1_load, i32 256, i32 479" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:124]   --->   Operation 21 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i512 %k1_load" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:124]   --->   Operation 22 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%k1_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i224.i32.i224.i32, i224 %tmp_s, i32 %tmp, i224 %trunc_ln124, i32 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:124]   --->   Operation 23 'bitconcatenate' 'k1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln119 = store i512 %k1_1, i512 %k1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119]   --->   Operation 24 'store' 'store_ln119' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 25 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ keyStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ k1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k1                      (alloca           ) [ 011]
i_02                    (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
store_ln120             (store            ) [ 000]
store_ln119             (store            ) [ 000]
br_ln120                (br               ) [ 000]
i                       (load             ) [ 000]
icmp_ln120              (icmp             ) [ 010]
i_8                     (add              ) [ 000]
br_ln120                (br               ) [ 000]
store_ln120             (store            ) [ 000]
k1_load                 (load             ) [ 000]
specpipeline_ln121      (specpipeline     ) [ 000]
speclooptripcount_ln119 (speclooptripcount) [ 000]
specloopname_ln120      (specloopname     ) [ 000]
tmp                     (read             ) [ 000]
tmp_s                   (partselect       ) [ 000]
trunc_ln124             (trunc            ) [ 000]
k1_1                    (bitconcatenate   ) [ 000]
store_ln119             (store            ) [ 000]
br_ln120                (br               ) [ 000]
k1_load_1               (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="keyStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keyStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i224.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i224.i32.i224.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="k1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_02_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_02/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln0_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="512" slack="0"/>
<pin id="63" dir="0" index="2" bw="512" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln120_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln119_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="512" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln120_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_8_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln120_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="k1_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="512" slack="1"/>
<pin id="99" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_s_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="224" slack="0"/>
<pin id="102" dir="0" index="1" bw="512" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="0" index="3" bw="10" slack="0"/>
<pin id="105" dir="1" index="4" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln124_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="512" slack="0"/>
<pin id="112" dir="1" index="1" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="k1_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="512" slack="0"/>
<pin id="116" dir="0" index="1" bw="224" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="224" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="k1_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln119_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="512" slack="0"/>
<pin id="128" dir="0" index="1" bw="512" slack="1"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="k1_load_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="512" slack="0"/>
<pin id="133" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_load_1/1 "/>
</bind>
</comp>

<comp id="135" class="1005" name="k1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="512" slack="0"/>
<pin id="137" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_02_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_02 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="113"><net_src comp="97" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="100" pin="4"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="54" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="110" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="130"><net_src comp="114" pin="5"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="131" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="138"><net_src comp="46" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="50" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: keyStrm | {}
	Port: k1_out | {1 }
 - Input state : 
	Port: kpad<32, 64, 256, 32, 64, sha256_wrapper>_Pipeline_VITIS_LOOP_120_2 : keyStrm | {2 }
  - Chain level:
	State 1
		store_ln120 : 1
		store_ln119 : 1
		i : 1
		icmp_ln120 : 2
		i_8 : 2
		br_ln120 : 3
		store_ln120 : 3
		k1_load_1 : 1
		write_ln0 : 2
	State 2
		tmp_s : 1
		trunc_ln124 : 1
		k1_1 : 2
		store_ln119 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln120_fu_80   |    0    |    13   |
|----------|-----------------------|---------|---------|
|    add   |       i_8_fu_86       |    0    |    13   |
|----------|-----------------------|---------|---------|
|   read   |     tmp_read_fu_54    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_60 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_s_fu_100     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln124_fu_110  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      k1_1_fu_114      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    26   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i_02_reg_143|    4   |
| k1_reg_135 |   512  |
+------------+--------+
|    Total   |   516  |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   516  |    -   |
+-----------+--------+--------+
|   Total   |   516  |   26   |
+-----------+--------+--------+
