Analysis & Synthesis report for FlappyBird
Fri Apr 27 15:01:57 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated
 16. Source assignments for background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated
 17. Parameter Settings for User Entity Instance: VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: bird_image:U3|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: background:U4|altsyncram:altsyncram_component
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 27 15:01:57 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; FlappyBird                                  ;
; Top-level Entity Name              ; VGA                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 899                                         ;
;     Total combinational functions  ; 864                                         ;
;     Dedicated logic registers      ; 172                                         ;
; Total registers                    ; 172                                         ;
; Total pins                         ; 135                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,873,200                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; VGA                ; FlappyBird         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; LFSR.vhd                         ; yes             ; User VHDL File                         ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/LFSR.vhd                      ;         ;
; bcd_seven.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bcd_seven.vhd                 ;         ;
; VGA.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd                       ;         ;
; video_PLL.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/video_PLL.vhd                 ;         ;
; VGA_SYNC.VHD                     ; yes             ; User VHDL File                         ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA_SYNC.VHD                  ;         ;
; FlappyBird.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd                ;         ;
; background.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/background.vhd                ;         ;
; bird_image.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bird_image.vhd                ;         ;
; Pipes.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_dp72.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/altpll_dp72.tdf            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_v7r3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/altsyncram_v7r3.tdf        ;         ;
; bird.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bird.mif                      ;         ;
; db/altsyncram_cvr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/altsyncram_cvr3.tdf        ;         ;
; background.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/background.mif                ;         ;
; db/decode_8aa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/decode_8aa.tdf             ;         ;
; db/mux_aqb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/mux_aqb.tdf                ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 899            ;
;                                             ;                ;
; Total combinational functions               ; 864            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 319            ;
;     -- 3 input functions                    ; 286            ;
;     -- <=2 input functions                  ; 259            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 529            ;
;     -- arithmetic mode                      ; 335            ;
;                                             ;                ;
; Total registers                             ; 172            ;
;     -- Dedicated logic registers            ; 172            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 135            ;
; Total memory bits                           ; 1873200        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 251            ;
; Total fan-out                               ; 6809           ;
; Average fan-out                             ; 4.40           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |VGA                                      ; 864 (7)             ; 172 (0)                   ; 1873200     ; 0            ; 0       ; 0         ; 135  ; 0            ; |VGA                                                                                                     ; VGA             ; work         ;
;    |VGA_SYNC_module:U1|                   ; 211 (211)           ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|VGA_SYNC_module:U1                                                                                  ; VGA_SYNC_module ; work         ;
;       |video_PLL:video_PLL_inst|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|VGA_SYNC_module:U1|video_PLL:video_PLL_inst                                                         ; video_PLL       ; work         ;
;          |altpll:altpll_component|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component                                 ; altpll          ; work         ;
;             |altpll_dp72:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_dp72:auto_generated      ; altpll_dp72     ; work         ;
;    |background:U4|                        ; 71 (0)              ; 10 (0)                    ; 1843200     ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|background:U4                                                                                       ; background      ; work         ;
;       |altsyncram:altsyncram_component|   ; 71 (0)              ; 10 (0)                    ; 1843200     ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|background:U4|altsyncram:altsyncram_component                                                       ; altsyncram      ; work         ;
;          |altsyncram_cvr3:auto_generated| ; 71 (0)              ; 10 (10)                   ; 1843200     ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated                        ; altsyncram_cvr3 ; work         ;
;             |decode_8aa:rden_decode|      ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|decode_8aa:rden_decode ; decode_8aa      ; work         ;
;             |mux_aqb:mux2|                ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|mux_aqb:mux2           ; mux_aqb         ; work         ;
;    |bcd_seven:segment1|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|bcd_seven:segment1                                                                                  ; bcd_seven       ; work         ;
;    |bcd_seven:segment2|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|bcd_seven:segment2                                                                                  ; bcd_seven       ; work         ;
;    |bcd_seven:segment3|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|bcd_seven:segment3                                                                                  ; bcd_seven       ; work         ;
;    |bird:U2|                              ; 198 (198)           ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|bird:U2                                                                                             ; bird            ; work         ;
;    |bird_image:U3|                        ; 0 (0)               ; 0 (0)                     ; 30000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|bird_image:U3                                                                                       ; bird_image      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 30000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|bird_image:U3|altsyncram:altsyncram_component                                                       ; altsyncram      ; work         ;
;          |altsyncram_v7r3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 30000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated                        ; altsyncram_v7r3 ; work         ;
;    |pipes:U5|                             ; 356 (347)           ; 80 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|pipes:U5                                                                                            ; pipes           ; work         ;
;       |LFSR:rand_generator|               ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|pipes:U5|LFSR:rand_generator                                                                        ; LFSR            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-------------------+
; Name                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF               ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-------------------+
; background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 153600       ; 12           ; --           ; --           ; 1843200 ; ../background.mif ;
; bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2500         ; 12           ; --           ; --           ; 30000   ; ../bird.mif       ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |VGA|bird_image:U3 ; bird_image.vhd  ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |VGA|background:U4 ; background.vhd  ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; bird:U2|rom_in[0]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[1]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[2]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[3]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[4]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[5]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[6]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[7]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[8]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[9]                                   ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[10]                                  ; bird:U2|draw        ; yes                    ;
; bird:U2|rom_in[11]                                  ; bird:U2|draw        ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; pipes:U5|Bottom_Pipe0_Y_Pos[9]         ; Merged with pipes:U5|Bottom_Pipe0_Y_Pos[10] ;
; pipes:U5|Bottom_Pipe1_Y_Pos[9]         ; Merged with pipes:U5|Bottom_Pipe1_Y_Pos[10] ;
; pipes:U5|Bottom_Pipe2_Y_Pos[9]         ; Merged with pipes:U5|Bottom_Pipe2_Y_Pos[10] ;
; bird:U2|Bird_Y_motion[4..9]            ; Merged with bird:U2|Bird_Y_motion[10]       ;
; pipes:U5|Bottom_Pipe2_Y_Pos[10]        ; Stuck at GND due to stuck port data_in      ;
; pipes:U5|Bottom_Pipe1_Y_Pos[10]        ; Stuck at GND due to stuck port data_in      ;
; pipes:U5|Bottom_Pipe0_Y_Pos[10]        ; Stuck at GND due to stuck port data_in      ;
; VGA_SYNC_module:U1|pixel_row[9,10]     ; Stuck at GND due to stuck port data_in      ;
; VGA_SYNC_module:U1|pixel_column[10]    ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 15 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 172   ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; pipes:U5|Bottom_Pipe0_Y_Pos[7]          ; 2       ;
; pipes:U5|Bottom_Pipe0_Y_Pos[4]          ; 2       ;
; pipes:U5|Bottom_Pipe0_Y_Pos[2]          ; 2       ;
; pipes:U5|Bottom_Pipe0_Y_Pos[1]          ; 2       ;
; pipes:U5|Bottom_Pipe0_X_Pos[9]          ; 5       ;
; pipes:U5|Bottom_Pipe0_X_Pos[7]          ; 5       ;
; pipes:U5|Bottom_Pipe0_X_Pos[1]          ; 5       ;
; pipes:U5|Bottom_Pipe1_Y_Pos[8]          ; 2       ;
; pipes:U5|Bottom_Pipe1_Y_Pos[7]          ; 2       ;
; pipes:U5|Bottom_Pipe1_Y_Pos[6]          ; 2       ;
; pipes:U5|Bottom_Pipe1_Y_Pos[5]          ; 2       ;
; pipes:U5|Bottom_Pipe1_X_Pos[9]          ; 5       ;
; pipes:U5|Bottom_Pipe1_X_Pos[8]          ; 5       ;
; pipes:U5|Bottom_Pipe1_X_Pos[6]          ; 5       ;
; pipes:U5|Bottom_Pipe1_X_Pos[4]          ; 5       ;
; pipes:U5|Bottom_Pipe1_X_Pos[2]          ; 6       ;
; pipes:U5|Bottom_Pipe1_X_Pos[1]          ; 5       ;
; pipes:U5|Bottom_Pipe1_X_Pos[0]          ; 5       ;
; pipes:U5|Bottom_Pipe2_Y_Pos[8]          ; 2       ;
; pipes:U5|Bottom_Pipe2_Y_Pos[7]          ; 2       ;
; pipes:U5|Bottom_Pipe2_Y_Pos[6]          ; 2       ;
; pipes:U5|Bottom_Pipe2_Y_Pos[5]          ; 2       ;
; pipes:U5|Bottom_Pipe2_X_Pos[10]         ; 5       ;
; pipes:U5|Bottom_Pipe2_X_Pos[5]          ; 5       ;
; pipes:U5|Bottom_Pipe2_X_Pos[3]          ; 5       ;
; pipes:U5|Bottom_Pipe2_X_Pos[2]          ; 6       ;
; pipes:U5|Bottom_Pipe2_X_Pos[1]          ; 5       ;
; pipes:U5|Bottom_Pipe2_X_Pos[0]          ; 5       ;
; pipes:U5|LFSR:rand_generator|rand[8]    ; 2       ;
; pipes:U5|LFSR:rand_generator|rand[7]    ; 2       ;
; pipes:U5|LFSR:rand_generator|rand[4]    ; 2       ;
; pipes:U5|LFSR:rand_generator|rand[2]    ; 2       ;
; pipes:U5|LFSR:rand_generator|rand[1]    ; 5       ;
; Total number of inverted registers = 33 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VGA|pipes:U5|LFSR:rand_generator|rand[6] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |VGA|VGA_SYNC_module:U1|v_count[5]        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |VGA|bird:U2|fly_counter[0]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |VGA|pipes:U5|Bottom_Pipe0_X_Pos[2]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |VGA|pipes:U5|Bottom_Pipe1_X_Pos[7]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |VGA|pipes:U5|Bottom_Pipe2_X_Pos[7]       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |VGA|bird:U2|Bird_Y_motion[0]             ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |VGA|VGA_SYNC_module:U1|red_out[2]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |VGA|pipes:U5|score[3]                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |VGA|pipes:U5|score[11]                   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |VGA|pipes:U5|score[4]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |VGA|pipes:U5|LFSR:rand_generator|rand[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VGA|pipes:U5|Bottom_Pipe0_X_Pos[1]       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |VGA|pipes:U5|Bottom_Pipe1_X_Pos[0]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |VGA|pipes:U5|Bottom_Pipe2_X_Pos[3]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; altpll_dp72       ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bird_image:U3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 12                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 2500                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../bird.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_v7r3      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:U4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 12                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 153600               ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../background.mif    ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_cvr3      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 2                                             ;
; Entity Instance                           ; bird_image:U3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 12                                            ;
;     -- NUMWORDS_A                         ; 2500                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                        ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 0                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; background:U4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 12                                            ;
;     -- NUMWORDS_A                         ; 153600                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                        ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 0                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 135                         ;
; cycloneiii_ff         ; 172                         ;
;     ENA               ; 96                          ;
;     SCLR              ; 1                           ;
;     SCLR SLD          ; 2                           ;
;     plain             ; 73                          ;
; cycloneiii_lcell_comb ; 868                         ;
;     arith             ; 335                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 156                         ;
;         3 data inputs ; 176                         ;
;     normal            ; 533                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 110                         ;
;         4 data inputs ; 319                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 240                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Apr 27 15:01:35 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: LFSR-behavior File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/LFSR.vhd Line: 16
    Info (12023): Found entity 1: LFSR File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/LFSR.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bcd_seven.vhd
    Info (12022): Found design unit 1: bcd_Seven-behavioral File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bcd_seven.vhd Line: 10
    Info (12023): Found entity 1: bcd_seven File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bcd_seven.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-structural File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 84
    Info (12023): Found entity 1: VGA File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file video_pll.vhd
    Info (12022): Found design unit 1: video_pll-SYN File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/video_PLL.vhd Line: 51
    Info (12023): Found entity 1: video_PLL File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/video_PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC_module-a File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA_SYNC.VHD Line: 19
    Info (12023): Found entity 1: VGA_SYNC_module File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA_SYNC.VHD Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file flappybird.vhd
    Info (12022): Found design unit 1: bird-behavior File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 22
    Info (12023): Found entity 1: bird File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file background.vhd
    Info (12022): Found design unit 1: background-SYN File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/background.vhd Line: 52
    Info (12023): Found entity 1: background File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/background.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file bird_image.vhd
    Info (12022): Found design unit 1: bird_image-SYN File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bird_image.vhd Line: 52
    Info (12023): Found entity 1: bird_image File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bird_image.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pipes.vhd
    Info (12022): Found design unit 1: pipes-behavior File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd Line: 19
    Info (12023): Found entity 1: pipes File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd Line: 7
Info (12127): Elaborating entity "VGA" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(58): used implicit default value for signal "VGA_SYNC_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(63): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(64): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(71): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 71
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(72): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 72
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(73): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 73
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(74): used implicit default value for signal "HEX6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 74
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(75): used implicit default value for signal "HEX7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 75
Warning (10492): VHDL Process Statement warning at VGA.vhd(265): signal "bird_draw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 265
Warning (10492): VHDL Process Statement warning at VGA.vhd(265): signal "pipe_draw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 265
Warning (10492): VHDL Process Statement warning at VGA.vhd(265): signal "rom_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 265
Warning (10492): VHDL Process Statement warning at VGA.vhd(266): signal "rom_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 266
Warning (10492): VHDL Process Statement warning at VGA.vhd(267): signal "rom_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 267
Warning (10492): VHDL Process Statement warning at VGA.vhd(268): signal "rom_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 268
Warning (10492): VHDL Process Statement warning at VGA.vhd(269): signal "pipe_draw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 269
Warning (10492): VHDL Process Statement warning at VGA.vhd(269): signal "bird_draw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 269
Warning (10492): VHDL Process Statement warning at VGA.vhd(273): signal "pipe_draw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 273
Warning (10492): VHDL Process Statement warning at VGA.vhd(273): signal "bird_draw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 273
Warning (10492): VHDL Process Statement warning at VGA.vhd(279): signal "bg_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 279
Warning (10492): VHDL Process Statement warning at VGA.vhd(280): signal "bg_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 280
Warning (10492): VHDL Process Statement warning at VGA.vhd(281): signal "bg_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 281
Info (12128): Elaborating entity "VGA_SYNC_module" for hierarchy "VGA_SYNC_module:U1" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 198
Info (12128): Elaborating entity "video_PLL" for hierarchy "VGA_SYNC_module:U1|video_PLL:video_PLL_inst" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA_SYNC.VHD Line: 51
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/video_PLL.vhd Line: 132
Info (12130): Elaborated megafunction instantiation "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/video_PLL.vhd Line: 132
Info (12133): Instantiated megafunction "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/video_PLL.vhd Line: 132
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dp72.tdf
    Info (12023): Found entity 1: altpll_dp72 File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/altpll_dp72.tdf Line: 25
Info (12128): Elaborating entity "altpll_dp72" for hierarchy "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_dp72:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "bird" for hierarchy "bird:U2" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 214
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(43): signal "Bird_X_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 43
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(43): signal "Size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 43
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(45): signal "Bird_X_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 45
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(45): signal "Size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 45
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(46): signal "Bird_Y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 46
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(46): signal "Size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 46
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(47): signal "Bird_Y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 47
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(47): signal "Size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 47
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(49): signal "Size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 49
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(49): signal "Bird_Y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 49
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(50): signal "Size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 50
Warning (10492): VHDL Process Statement warning at FlappyBird.vhd(50): signal "Bird_X_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 50
Warning (10631): VHDL Process Statement warning at FlappyBird.vhd(37): inferring latch(es) for signal or variable "rom_in", which holds its previous value in one or more paths through the process File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[0]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[1]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[2]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[3]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[4]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[5]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[6]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[7]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[8]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[9]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[10]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (10041): Inferred latch for "rom_in[11]" at FlappyBird.vhd(37) File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/FlappyBird.vhd Line: 37
Info (12128): Elaborating entity "bird_image" for hierarchy "bird_image:U3" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 227
Info (12128): Elaborating entity "altsyncram" for hierarchy "bird_image:U3|altsyncram:altsyncram_component" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bird_image.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "bird_image:U3|altsyncram:altsyncram_component" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bird_image.vhd Line: 59
Info (12133): Instantiated megafunction "bird_image:U3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/bird_image.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../bird.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2500"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v7r3.tdf
    Info (12023): Found entity 1: altsyncram_v7r3 File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/altsyncram_v7r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v7r3" for hierarchy "bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "background" for hierarchy "background:U4" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 233
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:U4|altsyncram:altsyncram_component" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/background.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "background:U4|altsyncram:altsyncram_component" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/background.vhd Line: 59
Info (12133): Instantiated megafunction "background:U4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/background.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../background.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "153600"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cvr3.tdf
    Info (12023): Found entity 1: altsyncram_cvr3 File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/altsyncram_cvr3.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_cvr3" for hierarchy "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8aa.tdf
    Info (12023): Found entity 1: decode_8aa File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/decode_8aa.tdf Line: 22
Info (12128): Elaborating entity "decode_8aa" for hierarchy "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|decode_8aa:rden_decode" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/altsyncram_cvr3.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aqb.tdf
    Info (12023): Found entity 1: mux_aqb File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/mux_aqb.tdf Line: 22
Info (12128): Elaborating entity "mux_aqb" for hierarchy "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|mux_aqb:mux2" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/db/altsyncram_cvr3.tdf Line: 41
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:U5" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 239
Warning (10492): VHDL Process Statement warning at Pipes.vhd(133): signal "Bottom_Pipe0_X_Pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd Line: 133
Warning (10492): VHDL Process Statement warning at Pipes.vhd(134): signal "Bottom_Pipe0_Y_Pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd Line: 134
Warning (10492): VHDL Process Statement warning at Pipes.vhd(136): signal "Bottom_Pipe1_X_Pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd Line: 136
Warning (10492): VHDL Process Statement warning at Pipes.vhd(137): signal "Bottom_Pipe1_Y_Pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd Line: 137
Warning (10492): VHDL Process Statement warning at Pipes.vhd(139): signal "Bottom_Pipe2_X_Pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd Line: 139
Warning (10492): VHDL Process Statement warning at Pipes.vhd(140): signal "Bottom_Pipe2_Y_Pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd Line: 140
Info (12128): Elaborating entity "LFSR" for hierarchy "pipes:U5|LFSR:rand_generator" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/Pipes.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at LFSR.vhd(19): used explicit default value for signal "poly" because signal was never assigned a value File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/LFSR.vhd Line: 19
Info (12128): Elaborating entity "bcd_seven" for hierarchy "bcd_seven:segment1" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 253
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 58
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 60
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 60
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 60
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 60
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 61
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 61
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 61
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 61
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 62
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 62
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 62
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 62
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 63
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 64
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 71
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 71
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 71
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 71
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 71
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 71
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 71
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 72
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 72
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 72
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 72
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 72
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 72
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 72
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 73
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 73
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 73
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 73
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 73
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 73
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 73
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 74
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 74
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 74
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 74
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 74
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 74
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 74
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 75
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 75
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 75
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 75
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 75
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 75
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 75
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 47
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 47
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 47
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 51
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 51
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 51
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 51
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 51
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 51
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/Bao Nguyen/Desktop/FPGA/Final_Project/VGA.vhd Line: 51
Info (21057): Implemented 1291 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 112 output pins
    Info (21061): Implemented 915 logic cells
    Info (21064): Implemented 240 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings
    Info: Peak virtual memory: 764 megabytes
    Info: Processing ended: Fri Apr 27 15:01:57 2018
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:42


