Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  4 21:31:56 2023
| Host         : Sophia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mcs_top_complete_control_sets_placed.rpt
| Design       : mcs_top_complete
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |   110 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   258 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     1 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           56 |
| No           | No                    | Yes                    |             250 |           94 |
| No           | Yes                   | No                     |              96 |           42 |
| Yes          | No                    | No                     |             128 |           46 |
| Yes          | No                    | Yes                    |             983 |          312 |
| Yes          | Yes                   | No                     |             198 |           73 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal         |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_mmcm_unit/inst/clk_25M  |                                                                                                                    | video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hsync_reg0                                                            |                1 |              1 |
|  clk_mmcm_unit/inst/clk_25M  |                                                                                                                    | video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vsync_reg0                                                            |                1 |              1 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/spi_slot9/wr_ss                                                                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                1 |              1 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg |                1 |              1 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                   |                1 |              1 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | cpu_unit/inst/rst_0/U0/peripheral_reset[0]                                                                                   |                3 |              3 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_next                                                                 | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |              4 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/i2c_slot10/i2c_unit/FSM_sequential_state_reg[3]_i_1_n_0                                                  | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |              4 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S_0                          |                2 |              4 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/n_next                                                                   | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                1 |              4 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | cpu_unit/inst/rst_0/U0/bus_struct_reset[0]                                                                                   |                2 |              4 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/n_next                                                                   | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                1 |              4 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/s_next                                                                 | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                1 |              4 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v3_ghost_unit/wr_ctrl                                                                               | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |              5 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/adsr_slot13/adsr_unit/FSM_onehot_state_reg[4]_i_1__0_n_0                                                 | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |              5 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                       |                2 |              5 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/FSM_onehot_state_reg[4]_i_1_n_0                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |              5 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v5_hangman_unit/wr_ctrl                                                                             | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |              6 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/rst_0/U0/SEQ/seq_cnt_en                                                                              | cpu_unit/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                 |                1 |              6 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/r_ptr_logic[7]_i_1__0_n_0                                       | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                5 |              8 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_next                                                                 | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |              8 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/b_next_0                                                               | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                1 |              8 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/E[0]                                                                   | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |              8 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/r_ptr_logic[7]_i_1_n_0                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |              8 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | video_sys_unit/frame_counter_unit/SR[0]                                                                                      |                1 |              8 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | video_sys_unit/frame_counter_unit/in_region1_carry__0[0]                                                                     |                2 |              8 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/spi_slot9/spi_unit/si_next                                                                               | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                4 |              8 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/E[0]                                                                     | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |              8 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic[7]_i_1_n_0                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                4 |              8 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S66_out                      |                3 |              8 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]_0[0]                                         | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |              8 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/frame_counter_unit/frame_tick                                                                       |                                                                                                                              |                3 |              8 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/b_next                                                                   | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |              9 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/i2c_slot10/i2c_unit/rx_next                                                                              | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                5 |              9 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_next                                                                   | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                5 |             10 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/sel                                                                                            | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                4 |             10 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/duty_2d_reg[0][10]_i_1_n_0                                                                     |                                                                                                                              |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v1_mouse_unit/wr_y0                                                                                 | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             11 |
|  clk_mmcm_unit/inst/clk_25M  | video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg1                                                     | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                5 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/duty_2d_reg[2][10]_i_1_n_0                                                                     |                                                                                                                              |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/wr_dvsr                                                                                       | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                4 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/duty_2d_reg[3][10]_i_1_n_0                                                                     |                                                                                                                              |                2 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/spi_slot9/spi_unit/n_reg[2]_i_1_n_0                                                                      | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |             11 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v3_ghost_unit/wr_x0                                                                                 | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v5_hangman_unit/wr_x0                                                                               | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v3_ghost_unit/wr_y0                                                                                 | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v1_mouse_unit/wr_x0                                                                                 | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/duty_2d_reg[6][10]_i_1_n_0                                                                     |                                                                                                                              |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/duty_2d_reg[5][10]_i_1_n_0                                                                     |                                                                                                                              |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/duty_2d_reg[4][10]_i_1_n_0                                                                     |                                                                                                                              |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/duty_2d_reg                                                                                    |                                                                                                                              |                2 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/duty_2d_reg[1][10]_i_1_n_0                                                                     |                                                                                                                              |                2 |             11 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v5_hangman_unit/wr_y0                                                                               | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             11 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/frame_counter_unit/vc_reg0                                                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                2 |             11 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[7]_0                                            |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_25M  |                                                                                                                    | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                6 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_1                                                |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_2                                                |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_4                                                |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[6]_0                                            |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_3                                                |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v2_osd_unit/wr_bg_color                                                                             | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             12 |
|  clk_mmcm_unit/inst/clk_25M  |                                                                                                                    | video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[10]_0                                                      |                7 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/full_logic_reg_2                                                    |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/full_logic_reg_1                                                    |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[7]_0                                                |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[6]_0                                                |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/full_logic_reg_1                                                |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v2_osd_unit/wr_fg_color                                                                             | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/full_logic_reg_0                                                |                                                                                                                              |                3 |             12 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ps2_slot11/ps2_unit/ps2_tx_unit/c_next                                                                   | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                4 |             13 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/i2c_slot10/i2c_unit/bit_reg[3]_i_1_n_0                                                                   | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             13 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write           | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                3 |             15 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/xadc_slot5/adc3_out_reg[15]_i_1_n_0                                                                      | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                7 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/xadc_slot5/adc0_out_reg[15]_i_1_n_0                                                                      | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                5 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/xadc_slot5/vcc_out_reg[15]_i_1_n_0                                                                       | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                7 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/i2c_slot10/wr_dvsr                                                                                       | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                5 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ddfs_slot12/wr_env                                                                                       | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                8 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/gpo_slot2/wr_en                                                                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                6 |             16 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                9 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/spi_slot9/spi_unit/c_reg[15]_i_1_n_0                                                                     | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                3 |             16 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]           | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                5 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/xadc_slot5/xadc_unit/channel[0]                                                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                5 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/xadc_slot5/xadc_unit/channel[2]                                                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                7 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/xadc_slot5/xadc_unit/channel[1]                                                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                4 |             16 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/spi_slot9/wr_ctrl                                                                                        | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                7 |             18 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ddfs_slot12/wr_focw                                                                                      | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |               11 |             30 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ddfs_slot12/wr_pha                                                                                       | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                8 |             30 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/ddfs_slot12/wr_fccw                                                                                      | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                9 |             30 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/led_slot8/wr_d0                                                                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                9 |             32 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/led_slot8/wr_d1                                                                                          | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                8 |             32 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                        |               10 |             32 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/adsr_slot13/adsr_unit/a_next                                                                             | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |               11 |             32 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/adsr_slot13/adsr_unit/t_next                                                                             | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                8 |             32 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/pwm_slot6/dvsr_en                                                                                        | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                8 |             32 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/adsr_slot13/wr_atk                                                                                       | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                8 |             32 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/adsr_slot13/wr_dcy                                                                                       | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                8 |             32 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/adsr_slot13/wr_rel                                                                                       | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                9 |             32 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/adsr_slot13/wr_sus_level                                                                                 | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |               10 |             32 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg |                                                                                                                              |               22 |             32 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/adsr_slot13/wr_sus_time                                                                                  | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |                9 |             32 |
|  clk_mmcm_unit/inst/clk_100M | video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/inc                                        | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |               19 |             35 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady            |                                                                                                                              |               12 |             47 |
|  clk_mmcm_unit/inst/clk_100M | mmio_unit/timer_slot0/count_reg[47]_i_1_n_0                                                                        | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |               10 |             48 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                    | cpu_unit/inst/rst_0/U0/peripheral_reset[0]                                                                                   |               27 |             62 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |               33 |             90 |
|  clk_mmcm_unit/inst/clk_100M | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                       |                                                                                                                              |               32 |            128 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    |                                                                                                                              |               56 |            138 |
|  clk_mmcm_unit/inst/clk_100M |                                                                                                                    | mmio_unit/adsr_slot13/adsr_unit/AR[0]                                                                                        |               88 |            238 |
+------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


