

================================================================
== Vivado HLS Report for 'sbr_autocorrelate_c'
================================================================
* Date:           Tue May 26 00:43:09 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.103|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  544|  544|  544|  544|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  518|  518|        14|          -|          -|    37|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 26 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 12 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [80 x float]* %x, i64 0, i64 0" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 41 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [80 x float]* %x, i64 0, i64 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 42 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.66ns)   --->   "%x_load = load float* %x_addr, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 43 'load' 'x_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 44 [2/2] (2.66ns)   --->   "%x_load_1 = load float* %x_addr_1, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 44 'load' 'x_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr [80 x float]* %x, i64 0, i64 1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 45 'getelementptr' 'x_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr [80 x float]* %x, i64 0, i64 5" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 46 'getelementptr' 'x_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.66ns)   --->   "%x_load = load float* %x_addr, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 47 'load' 'x_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 48 [1/2] (2.66ns)   --->   "%x_load_1 = load float* %x_addr_1, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 48 'load' 'x_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 49 [2/2] (2.66ns)   --->   "%x_load_2 = load float* %x_addr_2, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 49 'load' 'x_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 50 [2/2] (2.66ns)   --->   "%x_load_3 = load float* %x_addr_3, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 50 'load' 'x_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 51 [1/2] (2.66ns)   --->   "%x_load_2 = load float* %x_addr_2, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 51 'load' 'x_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 52 [1/2] (2.66ns)   --->   "%x_load_3 = load float* %x_addr_3, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 52 'load' 'x_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 9.10>
ST_4 : Operation 53 [3/3] (8.28ns)   --->   "%tmp = fmul float %x_load, %x_load_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 53 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [3/3] (9.10ns)   --->   "%tmp_1 = fmul float %x_load_2, %x_load_3" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 54 'fmul' 'tmp_1' <Predicate = true> <Delay = 9.10> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [3/3] (9.04ns)   --->   "%tmp_3 = fmul float %x_load, %x_load_3" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 55 'fmul' 'tmp_3' <Predicate = true> <Delay = 9.04> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [3/3] (8.28ns)   --->   "%tmp_4 = fmul float %x_load_2, %x_load_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 56 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 57 [2/3] (8.28ns)   --->   "%tmp = fmul float %x_load, %x_load_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 57 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %x_load_2, %x_load_3" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 58 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [2/3] (8.28ns)   --->   "%tmp_3 = fmul float %x_load, %x_load_3" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 59 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [2/3] (8.28ns)   --->   "%tmp_4 = fmul float %x_load_2, %x_load_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 60 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 61 [1/3] (8.28ns)   --->   "%tmp = fmul float %x_load, %x_load_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 61 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %x_load_2, %x_load_3" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 62 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/3] (8.28ns)   --->   "%tmp_3 = fmul float %x_load, %x_load_3" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 63 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/3] (8.28ns)   --->   "%tmp_4 = fmul float %x_load_2, %x_load_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 64 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.43>
ST_7 : Operation 65 [4/4] (8.43ns)   --->   "%real_sum2 = fadd float %tmp, %tmp_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 65 'fadd' 'real_sum2' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [4/4] (8.35ns)   --->   "%imag_sum2 = fsub float %tmp_3, %tmp_4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 66 'fsub' 'imag_sum2' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.71>
ST_8 : Operation 67 [3/4] (7.71ns)   --->   "%real_sum2 = fadd float %tmp, %tmp_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 67 'fadd' 'real_sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [3/4] (7.71ns)   --->   "%imag_sum2 = fsub float %tmp_3, %tmp_4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 68 'fsub' 'imag_sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 69 [2/4] (7.71ns)   --->   "%real_sum2 = fadd float %tmp, %tmp_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 69 'fadd' 'real_sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [2/4] (7.71ns)   --->   "%imag_sum2 = fsub float %tmp_3, %tmp_4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 70 'fsub' 'imag_sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 71 [1/4] (7.71ns)   --->   "%real_sum2 = fadd float %tmp, %tmp_1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 71 'fadd' 'real_sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/4] (7.71ns)   --->   "%imag_sum2 = fsub float %tmp_3, %tmp_4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:18]   --->   Operation 72 'fsub' 'imag_sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.06>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr [80 x float]* %x, i64 0, i64 76" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 73 'getelementptr' 'x_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr [80 x float]* %x, i64 0, i64 77" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 74 'getelementptr' 'x_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr [80 x float]* %x, i64 0, i64 2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 75 'getelementptr' 'x_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr [80 x float]* %x, i64 0, i64 3" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 76 'getelementptr' 'x_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%x_addr_8 = getelementptr [80 x float]* %x, i64 0, i64 78" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 77 'getelementptr' 'x_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%x_addr_9 = getelementptr [80 x float]* %x, i64 0, i64 79" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 78 'getelementptr' 'x_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%phi_addr = getelementptr [12 x float]* %phi, i64 0, i64 2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:28]   --->   Operation 79 'getelementptr' 'phi_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%phi_addr_1 = getelementptr [12 x float]* %phi, i64 0, i64 3" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:29]   --->   Operation 80 'getelementptr' 'phi_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%phi_addr_2 = getelementptr [12 x float]* %phi, i64 0, i64 10" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 81 'getelementptr' 'phi_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%phi_addr_3 = getelementptr [12 x float]* %phi, i64 0, i64 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 82 'getelementptr' 'phi_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%phi_addr_4 = getelementptr [12 x float]* %phi, i64 0, i64 6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 83 'getelementptr' 'phi_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%phi_addr_5 = getelementptr [12 x float]* %phi, i64 0, i64 7" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 84 'getelementptr' 'phi_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%phi_addr_6 = getelementptr [12 x float]* %phi, i64 0, i64 0" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 85 'getelementptr' 'phi_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%phi_addr_7 = getelementptr [12 x float]* %phi, i64 0, i64 1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 86 'getelementptr' 'phi_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([80 x float]* %x) nounwind, !map !13"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %phi) nounwind, !map !20"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @sbr_autocorrelate_c_s) nounwind"   --->   Operation 89 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (1.06ns)   --->   "br label %1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:21]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.06>

State 12 <SV = 11> <Delay = 8.28>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%empty = phi float [ %x_load_3, %0 ], [ %x_load_13, %2 ]" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 91 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%empty_2 = phi float [ %x_load_1, %0 ], [ %x_load_12, %2 ]" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:17]   --->   Operation 92 'phi' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%imag_sum1_0 = phi float [ 0.000000e+00, %0 ], [ %imag_sum1, %2 ]"   --->   Operation 93 'phi' 'imag_sum1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%real_sum1_0 = phi float [ 0.000000e+00, %0 ], [ %real_sum1, %2 ]"   --->   Operation 94 'phi' 'real_sum1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%imag_sum2_0 = phi float [ %imag_sum2, %0 ], [ %imag_sum2_1, %2 ]"   --->   Operation 95 'phi' 'imag_sum2_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%real_sum2_0 = phi float [ %real_sum2, %0 ], [ %real_sum2_1, %2 ]"   --->   Operation 96 'phi' 'real_sum2_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%real_sum0_0 = phi float [ 0.000000e+00, %0 ], [ %real_sum0, %2 ]"   --->   Operation 97 'phi' 'real_sum0_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 1, %0 ], [ %i, %2 ]"   --->   Operation 98 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (1.15ns)   --->   "%icmp_ln21 = icmp eq i6 %i_0, -26" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:21]   --->   Operation 99 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 37, i64 37, i64 37) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %3, label %2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:21]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_42 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0, i1 false)" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 102 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i7 %tmp_42 to i64" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 103 'zext' 'zext_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%x_addr_10 = getelementptr [80 x float]* %x, i64 0, i64 %zext_ln22" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 104 'getelementptr' 'x_addr_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln22 = or i7 %tmp_42, 1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 105 'or' 'or_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln22)" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 106 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%x_addr_11 = getelementptr [80 x float]* %x, i64 0, i64 %tmp_43" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 107 'getelementptr' 'x_addr_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 108 [2/2] (2.66ns)   --->   "%x_load_10 = load float* %x_addr_10, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 108 'load' 'x_load_10' <Predicate = (!icmp_ln21)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 109 [2/2] (2.66ns)   --->   "%x_load_11 = load float* %x_addr_11, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 109 'load' 'x_load_11' <Predicate = (!icmp_ln21)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 110 [1/1] (1.42ns)   --->   "store float %real_sum2_0, float* %phi_addr, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:28]   --->   Operation 110 'store' <Predicate = (icmp_ln21)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 111 [1/1] (1.42ns)   --->   "store float %imag_sum2_0, float* %phi_addr_1, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:29]   --->   Operation 111 'store' <Predicate = (icmp_ln21)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 112 [3/3] (8.28ns)   --->   "%tmp_6 = fmul float %x_load, %x_load" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 112 'fmul' 'tmp_6' <Predicate = (icmp_ln21)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [2/2] (2.66ns)   --->   "%x_load_4 = load float* %x_addr_4, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 113 'load' 'x_load_4' <Predicate = (icmp_ln21)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 114 [2/2] (2.66ns)   --->   "%x_load_6 = load float* %x_addr_6, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 114 'load' 'x_load_6' <Predicate = (icmp_ln21)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 13 <SV = 12> <Delay = 4.02>
ST_13 : Operation 115 [1/2] (2.66ns)   --->   "%x_load_10 = load float* %x_addr_10, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 115 'load' 'x_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 116 [1/2] (2.66ns)   --->   "%x_load_11 = load float* %x_addr_11, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 116 'load' 'x_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 117 [1/1] (1.35ns)   --->   "%i = add i6 %i_0, 1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 117 'add' 'i' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (1.35ns)   --->   "%add_ln25 = add i6 %i_0, 2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 118 'add' 'add_ln25' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_44 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln25, i1 false)" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 119 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %tmp_44 to i64" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 120 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%x_addr_12 = getelementptr [80 x float]* %x, i64 0, i64 %zext_ln25" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 121 'getelementptr' 'x_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln25 = or i7 %tmp_44, 1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 122 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln25)" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 123 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%x_addr_13 = getelementptr [80 x float]* %x, i64 0, i64 %tmp_45" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 124 'getelementptr' 'x_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [2/2] (2.66ns)   --->   "%x_load_12 = load float* %x_addr_12, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 125 'load' 'x_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 126 [2/2] (2.66ns)   --->   "%x_load_13 = load float* %x_addr_13, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 126 'load' 'x_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 14 <SV = 13> <Delay = 9.10>
ST_14 : Operation 127 [3/3] (8.28ns)   --->   "%tmp_27 = fmul float %x_load_10, %x_load_10" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 127 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [3/3] (9.10ns)   --->   "%tmp_28 = fmul float %x_load_11, %x_load_11" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 128 'fmul' 'tmp_28' <Predicate = true> <Delay = 9.10> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [3/3] (9.04ns)   --->   "%tmp_30 = fmul float %x_load_10, %empty_2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 129 'fmul' 'tmp_30' <Predicate = true> <Delay = 9.04> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [3/3] (8.28ns)   --->   "%tmp_31 = fmul float %x_load_11, %empty" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 130 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [3/3] (8.28ns)   --->   "%tmp_33 = fmul float %x_load_10, %empty" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 131 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [3/3] (8.28ns)   --->   "%tmp_34 = fmul float %x_load_11, %empty_2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 132 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/2] (2.66ns)   --->   "%x_load_12 = load float* %x_addr_12, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 133 'load' 'x_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_14 : Operation 134 [1/2] (2.66ns)   --->   "%x_load_13 = load float* %x_addr_13, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 134 'load' 'x_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 15 <SV = 14> <Delay = 9.10>
ST_15 : Operation 135 [2/3] (8.28ns)   --->   "%tmp_27 = fmul float %x_load_10, %x_load_10" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 135 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [2/3] (8.28ns)   --->   "%tmp_28 = fmul float %x_load_11, %x_load_11" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 136 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [2/3] (8.28ns)   --->   "%tmp_30 = fmul float %x_load_10, %empty_2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 137 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [2/3] (8.28ns)   --->   "%tmp_31 = fmul float %x_load_11, %empty" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 138 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [2/3] (8.28ns)   --->   "%tmp_33 = fmul float %x_load_10, %empty" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 139 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [2/3] (8.28ns)   --->   "%tmp_34 = fmul float %x_load_11, %empty_2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 140 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [3/3] (8.28ns)   --->   "%tmp_36 = fmul float %x_load_10, %x_load_12" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 141 'fmul' 'tmp_36' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [3/3] (9.10ns)   --->   "%tmp_37 = fmul float %x_load_11, %x_load_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 142 'fmul' 'tmp_37' <Predicate = true> <Delay = 9.10> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [3/3] (9.04ns)   --->   "%tmp_39 = fmul float %x_load_10, %x_load_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 143 'fmul' 'tmp_39' <Predicate = true> <Delay = 9.04> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [3/3] (8.28ns)   --->   "%tmp_40 = fmul float %x_load_11, %x_load_12" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 144 'fmul' 'tmp_40' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.28>
ST_16 : Operation 145 [1/3] (8.28ns)   --->   "%tmp_27 = fmul float %x_load_10, %x_load_10" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 145 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/3] (8.28ns)   --->   "%tmp_28 = fmul float %x_load_11, %x_load_11" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 146 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/3] (8.28ns)   --->   "%tmp_30 = fmul float %x_load_10, %empty_2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 147 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/3] (8.28ns)   --->   "%tmp_31 = fmul float %x_load_11, %empty" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 148 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/3] (8.28ns)   --->   "%tmp_33 = fmul float %x_load_10, %empty" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 149 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/3] (8.28ns)   --->   "%tmp_34 = fmul float %x_load_11, %empty_2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 150 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [2/3] (8.28ns)   --->   "%tmp_36 = fmul float %x_load_10, %x_load_12" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 151 'fmul' 'tmp_36' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [2/3] (8.28ns)   --->   "%tmp_37 = fmul float %x_load_11, %x_load_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 152 'fmul' 'tmp_37' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [2/3] (8.28ns)   --->   "%tmp_39 = fmul float %x_load_10, %x_load_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 153 'fmul' 'tmp_39' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [2/3] (8.28ns)   --->   "%tmp_40 = fmul float %x_load_11, %x_load_12" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 154 'fmul' 'tmp_40' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.43>
ST_17 : Operation 155 [4/4] (8.43ns)   --->   "%tmp_29 = fadd float %tmp_27, %tmp_28" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 155 'fadd' 'tmp_29' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [4/4] (8.35ns)   --->   "%tmp_32 = fadd float %tmp_30, %tmp_31" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 156 'fadd' 'tmp_32' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [4/4] (7.71ns)   --->   "%tmp_35 = fsub float %tmp_33, %tmp_34" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 157 'fsub' 'tmp_35' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/3] (8.28ns)   --->   "%tmp_36 = fmul float %x_load_10, %x_load_12" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 158 'fmul' 'tmp_36' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/3] (8.28ns)   --->   "%tmp_37 = fmul float %x_load_11, %x_load_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 159 'fmul' 'tmp_37' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/3] (8.28ns)   --->   "%tmp_39 = fmul float %x_load_10, %x_load_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 160 'fmul' 'tmp_39' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [1/3] (8.28ns)   --->   "%tmp_40 = fmul float %x_load_11, %x_load_12" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 161 'fmul' 'tmp_40' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.43>
ST_18 : Operation 162 [3/4] (7.71ns)   --->   "%tmp_29 = fadd float %tmp_27, %tmp_28" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 162 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [3/4] (7.71ns)   --->   "%tmp_32 = fadd float %tmp_30, %tmp_31" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 163 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [3/4] (7.71ns)   --->   "%tmp_35 = fsub float %tmp_33, %tmp_34" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 164 'fsub' 'tmp_35' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [4/4] (8.43ns)   --->   "%tmp_38 = fadd float %tmp_36, %tmp_37" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 165 'fadd' 'tmp_38' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [4/4] (8.35ns)   --->   "%tmp_41 = fsub float %tmp_39, %tmp_40" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 166 'fsub' 'tmp_41' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.71>
ST_19 : Operation 167 [2/4] (7.71ns)   --->   "%tmp_29 = fadd float %tmp_27, %tmp_28" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 167 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [2/4] (7.71ns)   --->   "%tmp_32 = fadd float %tmp_30, %tmp_31" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 168 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [2/4] (7.71ns)   --->   "%tmp_35 = fsub float %tmp_33, %tmp_34" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 169 'fsub' 'tmp_35' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [3/4] (7.71ns)   --->   "%tmp_38 = fadd float %tmp_36, %tmp_37" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 170 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [3/4] (7.71ns)   --->   "%tmp_41 = fsub float %tmp_39, %tmp_40" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 171 'fsub' 'tmp_41' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.71>
ST_20 : Operation 172 [1/4] (7.71ns)   --->   "%tmp_29 = fadd float %tmp_27, %tmp_28" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 172 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/4] (7.71ns)   --->   "%tmp_32 = fadd float %tmp_30, %tmp_31" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 173 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/4] (7.71ns)   --->   "%tmp_35 = fsub float %tmp_33, %tmp_34" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 174 'fsub' 'tmp_35' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [2/4] (7.71ns)   --->   "%tmp_38 = fadd float %tmp_36, %tmp_37" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 175 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [2/4] (7.71ns)   --->   "%tmp_41 = fsub float %tmp_39, %tmp_40" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 176 'fsub' 'tmp_41' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.43>
ST_21 : Operation 177 [4/4] (8.43ns)   --->   "%real_sum0 = fadd float %real_sum0_0, %tmp_29" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 177 'fadd' 'real_sum0' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [4/4] (8.35ns)   --->   "%real_sum1 = fadd float %real_sum1_0, %tmp_32" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 178 'fadd' 'real_sum1' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 179 [4/4] (7.71ns)   --->   "%imag_sum1 = fadd float %imag_sum1_0, %tmp_35" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 179 'fadd' 'imag_sum1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 180 [1/4] (7.71ns)   --->   "%tmp_38 = fadd float %tmp_36, %tmp_37" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 180 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [1/4] (7.71ns)   --->   "%tmp_41 = fsub float %tmp_39, %tmp_40" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 181 'fsub' 'tmp_41' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.43>
ST_22 : Operation 182 [3/4] (7.71ns)   --->   "%real_sum0 = fadd float %real_sum0_0, %tmp_29" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 182 'fadd' 'real_sum0' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [3/4] (7.71ns)   --->   "%real_sum1 = fadd float %real_sum1_0, %tmp_32" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 183 'fadd' 'real_sum1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [3/4] (7.71ns)   --->   "%imag_sum1 = fadd float %imag_sum1_0, %tmp_35" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 184 'fadd' 'imag_sum1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [4/4] (8.43ns)   --->   "%real_sum2_1 = fadd float %real_sum2_0, %tmp_38" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 185 'fadd' 'real_sum2_1' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 186 [4/4] (8.35ns)   --->   "%imag_sum2_1 = fadd float %imag_sum2_0, %tmp_41" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 186 'fadd' 'imag_sum2_1' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.71>
ST_23 : Operation 187 [2/4] (7.71ns)   --->   "%real_sum0 = fadd float %real_sum0_0, %tmp_29" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 187 'fadd' 'real_sum0' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [2/4] (7.71ns)   --->   "%real_sum1 = fadd float %real_sum1_0, %tmp_32" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 188 'fadd' 'real_sum1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [2/4] (7.71ns)   --->   "%imag_sum1 = fadd float %imag_sum1_0, %tmp_35" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 189 'fadd' 'imag_sum1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [3/4] (7.71ns)   --->   "%real_sum2_1 = fadd float %real_sum2_0, %tmp_38" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 190 'fadd' 'real_sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [3/4] (7.71ns)   --->   "%imag_sum2_1 = fadd float %imag_sum2_0, %tmp_41" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 191 'fadd' 'imag_sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.71>
ST_24 : Operation 192 [1/4] (7.71ns)   --->   "%real_sum0 = fadd float %real_sum0_0, %tmp_29" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:22]   --->   Operation 192 'fadd' 'real_sum0' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/4] (7.71ns)   --->   "%real_sum1 = fadd float %real_sum1_0, %tmp_32" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:23]   --->   Operation 193 'fadd' 'real_sum1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/4] (7.71ns)   --->   "%imag_sum1 = fadd float %imag_sum1_0, %tmp_35" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:24]   --->   Operation 194 'fadd' 'imag_sum1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [2/4] (7.71ns)   --->   "%real_sum2_1 = fadd float %real_sum2_0, %tmp_38" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 195 'fadd' 'real_sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [2/4] (7.71ns)   --->   "%imag_sum2_1 = fadd float %imag_sum2_0, %tmp_41" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 196 'fadd' 'imag_sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.71>
ST_25 : Operation 197 [1/4] (7.71ns)   --->   "%real_sum2_1 = fadd float %real_sum2_0, %tmp_38" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:25]   --->   Operation 197 'fadd' 'real_sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 198 [1/4] (7.71ns)   --->   "%imag_sum2_1 = fadd float %imag_sum2_0, %tmp_41" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:26]   --->   Operation 198 'fadd' 'imag_sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "br label %1" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:21]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 12> <Delay = 8.28>
ST_26 : Operation 200 [2/3] (8.28ns)   --->   "%tmp_6 = fmul float %x_load, %x_load" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 200 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/2] (2.66ns)   --->   "%x_load_4 = load float* %x_addr_4, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 201 'load' 'x_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_26 : Operation 202 [1/2] (2.66ns)   --->   "%x_load_6 = load float* %x_addr_6, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 202 'load' 'x_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_26 : Operation 203 [2/2] (2.66ns)   --->   "%x_load_7 = load float* %x_addr_7, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 203 'load' 'x_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_26 : Operation 204 [2/2] (2.66ns)   --->   "%x_load_8 = load float* %x_addr_8, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 204 'load' 'x_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 27 <SV = 13> <Delay = 9.10>
ST_27 : Operation 205 [1/3] (8.28ns)   --->   "%tmp_6 = fmul float %x_load, %x_load" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 205 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 206 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %x_load_4, %x_load_4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 206 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 207 [3/3] (9.10ns)   --->   "%tmp_11 = fmul float %x_load, %x_load_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 207 'fmul' 'tmp_11' <Predicate = true> <Delay = 9.10> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/2] (2.66ns)   --->   "%x_load_7 = load float* %x_addr_7, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 208 'load' 'x_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_27 : Operation 209 [1/2] (2.66ns)   --->   "%x_load_8 = load float* %x_addr_8, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 209 'load' 'x_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_27 : Operation 210 [2/2] (2.66ns)   --->   "%x_load_9 = load float* %x_addr_9, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 210 'load' 'x_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 28 <SV = 14> <Delay = 9.10>
ST_28 : Operation 211 [4/4] (8.43ns)   --->   "%tmp_7 = fadd float %real_sum0_0, %tmp_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 211 'fadd' 'tmp_7' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 212 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %x_load_4, %x_load_4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 212 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [2/3] (8.28ns)   --->   "%tmp_11 = fmul float %x_load, %x_load_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 213 'fmul' 'tmp_11' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [3/3] (8.28ns)   --->   "%tmp_15 = fmul float %x_load, %x_load_7" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 214 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 215 [3/3] (9.10ns)   --->   "%tmp_19 = fmul float %x_load_4, %x_load_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 215 'fmul' 'tmp_19' <Predicate = true> <Delay = 9.10> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 216 [1/2] (2.66ns)   --->   "%x_load_9 = load float* %x_addr_9, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 216 'load' 'x_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 29 <SV = 15> <Delay = 9.10>
ST_29 : Operation 217 [3/4] (7.71ns)   --->   "%tmp_7 = fadd float %real_sum0_0, %tmp_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 217 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 218 [3/3] (8.28ns)   --->   "%tmp_8 = fmul float %x_load_2, %x_load_2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 218 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 219 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %x_load_4, %x_load_4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 219 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [2/2] (2.66ns)   --->   "%x_load_5 = load float* %x_addr_5, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 220 'load' 'x_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_29 : Operation 221 [1/3] (8.28ns)   --->   "%tmp_11 = fmul float %x_load, %x_load_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 221 'fmul' 'tmp_11' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 222 [3/3] (9.10ns)   --->   "%tmp_13 = fmul float %x_load_2, %x_load_7" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 222 'fmul' 'tmp_13' <Predicate = true> <Delay = 9.10> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [2/3] (8.28ns)   --->   "%tmp_15 = fmul float %x_load, %x_load_7" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 223 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 224 [3/3] (9.04ns)   --->   "%tmp_17 = fmul float %x_load_2, %x_load_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 224 'fmul' 'tmp_17' <Predicate = true> <Delay = 9.04> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 225 [2/3] (8.28ns)   --->   "%tmp_19 = fmul float %x_load_4, %x_load_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 225 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 226 [3/3] (8.28ns)   --->   "%tmp_23 = fmul float %x_load_4, %x_load_9" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 226 'fmul' 'tmp_23' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 8.43>
ST_30 : Operation 227 [2/4] (7.71ns)   --->   "%tmp_7 = fadd float %real_sum0_0, %tmp_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 227 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 228 [2/3] (8.28ns)   --->   "%tmp_8 = fmul float %x_load_2, %x_load_2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 228 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 229 [4/4] (8.43ns)   --->   "%tmp_2 = fadd float %real_sum0_0, %tmp_s" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 229 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 230 [1/2] (2.66ns)   --->   "%x_load_5 = load float* %x_addr_5, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 230 'load' 'x_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_30 : Operation 231 [4/4] (8.35ns)   --->   "%tmp_12 = fadd float %real_sum1_0, %tmp_11" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 231 'fadd' 'tmp_12' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 232 [2/3] (8.28ns)   --->   "%tmp_13 = fmul float %x_load_2, %x_load_7" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 232 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 233 [1/3] (8.28ns)   --->   "%tmp_15 = fmul float %x_load, %x_load_7" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 233 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 234 [2/3] (8.28ns)   --->   "%tmp_17 = fmul float %x_load_2, %x_load_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 234 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 235 [1/3] (8.28ns)   --->   "%tmp_19 = fmul float %x_load_4, %x_load_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 235 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 236 [2/3] (8.28ns)   --->   "%tmp_23 = fmul float %x_load_4, %x_load_9" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 236 'fmul' 'tmp_23' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 9.10>
ST_31 : Operation 237 [1/4] (7.71ns)   --->   "%tmp_7 = fadd float %real_sum0_0, %tmp_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 237 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 238 [1/3] (8.28ns)   --->   "%tmp_8 = fmul float %x_load_2, %x_load_2" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 238 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 239 [3/4] (7.71ns)   --->   "%tmp_2 = fadd float %real_sum0_0, %tmp_s" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 239 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 240 [3/3] (8.28ns)   --->   "%tmp_5 = fmul float %x_load_5, %x_load_5" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 240 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 241 [3/4] (7.71ns)   --->   "%tmp_12 = fadd float %real_sum1_0, %tmp_11" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 241 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 242 [1/3] (8.28ns)   --->   "%tmp_13 = fmul float %x_load_2, %x_load_7" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 242 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 243 [4/4] (8.43ns)   --->   "%tmp_16 = fadd float %imag_sum1_0, %tmp_15" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 243 'fadd' 'tmp_16' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 244 [1/3] (8.28ns)   --->   "%tmp_17 = fmul float %x_load_2, %x_load_6" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 244 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 245 [4/4] (8.35ns)   --->   "%tmp_20 = fadd float %real_sum1_0, %tmp_19" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 245 'fadd' 'tmp_20' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 246 [3/3] (9.10ns)   --->   "%tmp_21 = fmul float %x_load_5, %x_load_9" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 246 'fmul' 'tmp_21' <Predicate = true> <Delay = 9.10> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 247 [1/3] (8.28ns)   --->   "%tmp_23 = fmul float %x_load_4, %x_load_9" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 247 'fmul' 'tmp_23' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 248 [3/3] (9.04ns)   --->   "%tmp_25 = fmul float %x_load_5, %x_load_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 248 'fmul' 'tmp_25' <Predicate = true> <Delay = 9.04> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 8.43>
ST_32 : Operation 249 [4/4] (8.43ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 249 'fadd' 'tmp_9' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 250 [2/4] (7.71ns)   --->   "%tmp_2 = fadd float %real_sum0_0, %tmp_s" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 250 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 251 [2/3] (8.28ns)   --->   "%tmp_5 = fmul float %x_load_5, %x_load_5" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 251 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 252 [2/4] (7.71ns)   --->   "%tmp_12 = fadd float %real_sum1_0, %tmp_11" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 252 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 253 [3/4] (7.71ns)   --->   "%tmp_16 = fadd float %imag_sum1_0, %tmp_15" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 253 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [3/4] (7.71ns)   --->   "%tmp_20 = fadd float %real_sum1_0, %tmp_19" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 254 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 255 [2/3] (8.28ns)   --->   "%tmp_21 = fmul float %x_load_5, %x_load_9" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 255 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 256 [4/4] (8.35ns)   --->   "%tmp_24 = fadd float %imag_sum1_0, %tmp_23" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 256 'fadd' 'tmp_24' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 257 [2/3] (8.28ns)   --->   "%tmp_25 = fmul float %x_load_5, %x_load_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 257 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 8.28>
ST_33 : Operation 258 [3/4] (7.71ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 258 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 259 [1/4] (7.71ns)   --->   "%tmp_2 = fadd float %real_sum0_0, %tmp_s" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 259 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 260 [1/3] (8.28ns)   --->   "%tmp_5 = fmul float %x_load_5, %x_load_5" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 260 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 261 [1/4] (7.71ns)   --->   "%tmp_12 = fadd float %real_sum1_0, %tmp_11" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 261 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 262 [2/4] (7.71ns)   --->   "%tmp_16 = fadd float %imag_sum1_0, %tmp_15" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 262 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 263 [2/4] (7.71ns)   --->   "%tmp_20 = fadd float %real_sum1_0, %tmp_19" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 263 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 264 [1/3] (8.28ns)   --->   "%tmp_21 = fmul float %x_load_5, %x_load_9" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 264 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 265 [3/4] (7.71ns)   --->   "%tmp_24 = fadd float %imag_sum1_0, %tmp_23" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 265 'fadd' 'tmp_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 266 [1/3] (8.28ns)   --->   "%tmp_25 = fmul float %x_load_5, %x_load_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 266 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 20> <Delay = 8.43>
ST_34 : Operation 267 [2/4] (7.71ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 267 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 268 [4/4] (8.43ns)   --->   "%tmp_10 = fadd float %tmp_2, %tmp_5" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 268 'fadd' 'tmp_10' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 269 [4/4] (8.35ns)   --->   "%tmp_14 = fadd float %tmp_12, %tmp_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 269 'fadd' 'tmp_14' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 270 [1/4] (7.71ns)   --->   "%tmp_16 = fadd float %imag_sum1_0, %tmp_15" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 270 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [1/4] (7.71ns)   --->   "%tmp_20 = fadd float %real_sum1_0, %tmp_19" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 271 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 272 [2/4] (7.71ns)   --->   "%tmp_24 = fadd float %imag_sum1_0, %tmp_23" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 272 'fadd' 'tmp_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 8.43>
ST_35 : Operation 273 [1/4] (7.71ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 273 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 274 [3/4] (7.71ns)   --->   "%tmp_10 = fadd float %tmp_2, %tmp_5" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 274 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 275 [3/4] (7.71ns)   --->   "%tmp_14 = fadd float %tmp_12, %tmp_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 275 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 276 [4/4] (8.43ns)   --->   "%tmp_18 = fsub float %tmp_16, %tmp_17" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 276 'fsub' 'tmp_18' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 277 [4/4] (8.35ns)   --->   "%tmp_22 = fadd float %tmp_20, %tmp_21" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 277 'fadd' 'tmp_22' <Predicate = true> <Delay = 8.35> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 278 [1/4] (7.71ns)   --->   "%tmp_24 = fadd float %imag_sum1_0, %tmp_23" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 278 'fadd' 'tmp_24' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 8.43>
ST_36 : Operation 279 [1/1] (1.42ns)   --->   "store float %tmp_9, float* %phi_addr_2, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:30]   --->   Operation 279 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_36 : Operation 280 [2/4] (7.71ns)   --->   "%tmp_10 = fadd float %tmp_2, %tmp_5" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 280 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 281 [2/4] (7.71ns)   --->   "%tmp_14 = fadd float %tmp_12, %tmp_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 281 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 282 [3/4] (7.71ns)   --->   "%tmp_18 = fsub float %tmp_16, %tmp_17" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 282 'fsub' 'tmp_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 283 [3/4] (7.71ns)   --->   "%tmp_22 = fadd float %tmp_20, %tmp_21" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 283 'fadd' 'tmp_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 284 [4/4] (8.43ns)   --->   "%tmp_26 = fsub float %tmp_24, %tmp_25" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 284 'fsub' 'tmp_26' <Predicate = true> <Delay = 8.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 23> <Delay = 7.71>
ST_37 : Operation 285 [1/4] (7.71ns)   --->   "%tmp_10 = fadd float %tmp_2, %tmp_5" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 285 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 286 [1/4] (7.71ns)   --->   "%tmp_14 = fadd float %tmp_12, %tmp_13" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 286 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 287 [2/4] (7.71ns)   --->   "%tmp_18 = fsub float %tmp_16, %tmp_17" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 287 'fsub' 'tmp_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 288 [2/4] (7.71ns)   --->   "%tmp_22 = fadd float %tmp_20, %tmp_21" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 288 'fadd' 'tmp_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 289 [3/4] (7.71ns)   --->   "%tmp_26 = fsub float %tmp_24, %tmp_25" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 289 'fsub' 'tmp_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 7.71>
ST_38 : Operation 290 [1/1] (1.42ns)   --->   "store float %tmp_10, float* %phi_addr_3, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:31]   --->   Operation 290 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_38 : Operation 291 [1/1] (1.42ns)   --->   "store float %tmp_14, float* %phi_addr_4, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:32]   --->   Operation 291 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_38 : Operation 292 [1/4] (7.71ns)   --->   "%tmp_18 = fsub float %tmp_16, %tmp_17" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 292 'fsub' 'tmp_18' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 293 [1/4] (7.71ns)   --->   "%tmp_22 = fadd float %tmp_20, %tmp_21" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 293 'fadd' 'tmp_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 294 [2/4] (7.71ns)   --->   "%tmp_26 = fsub float %tmp_24, %tmp_25" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 294 'fsub' 'tmp_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 25> <Delay = 7.71>
ST_39 : Operation 295 [1/1] (1.42ns)   --->   "store float %tmp_18, float* %phi_addr_5, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:33]   --->   Operation 295 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 296 [1/1] (1.42ns)   --->   "store float %tmp_22, float* %phi_addr_6, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:34]   --->   Operation 296 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 297 [1/4] (7.71ns)   --->   "%tmp_26 = fsub float %tmp_24, %tmp_25" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 297 'fsub' 'tmp_26' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 26> <Delay = 1.42>
ST_40 : Operation 298 [1/1] (1.42ns)   --->   "store float %tmp_26, float* %phi_addr_7, align 4" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:35]   --->   Operation 298 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_40 : Operation 299 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavcodecsbrdsp.c_sbr_autocorrelate_c_with_main.c:36]   --->   Operation 299 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ phi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_addr            (getelementptr    ) [ 00100000000000000000000000000000000000000]
x_addr_1          (getelementptr    ) [ 00100000000000000000000000000000000000000]
x_addr_2          (getelementptr    ) [ 00010000000000000000000000000000000000000]
x_addr_3          (getelementptr    ) [ 00010000000000000000000000000000000000000]
x_load            (load             ) [ 00011111111111111111111111111110000000000]
x_load_1          (load             ) [ 00011111111111111111111111000000000000000]
x_load_2          (load             ) [ 00001111111111111111111111111111000000000]
x_load_3          (load             ) [ 00001111111111111111111111000000000000000]
tmp               (fmul             ) [ 00000001111000000000000000000000000000000]
tmp_1             (fmul             ) [ 00000001111000000000000000000000000000000]
tmp_3             (fmul             ) [ 00000001111000000000000000000000000000000]
tmp_4             (fmul             ) [ 00000001111000000000000000000000000000000]
real_sum2         (fadd             ) [ 00000000000111111111111111000000000000000]
imag_sum2         (fsub             ) [ 00000000000111111111111111000000000000000]
x_addr_4          (getelementptr    ) [ 00000000000011111111111111100000000000000]
x_addr_5          (getelementptr    ) [ 00000000000011111111111111111110000000000]
x_addr_6          (getelementptr    ) [ 00000000000011111111111111100000000000000]
x_addr_7          (getelementptr    ) [ 00000000000011111111111111110000000000000]
x_addr_8          (getelementptr    ) [ 00000000000011111111111111110000000000000]
x_addr_9          (getelementptr    ) [ 00000000000011111111111111111000000000000]
phi_addr          (getelementptr    ) [ 00000000000011111111111111000000000000000]
phi_addr_1        (getelementptr    ) [ 00000000000011111111111111000000000000000]
phi_addr_2        (getelementptr    ) [ 00000000000011111111111111111111111110000]
phi_addr_3        (getelementptr    ) [ 00000000000011111111111111111111111111100]
phi_addr_4        (getelementptr    ) [ 00000000000011111111111111111111111111100]
phi_addr_5        (getelementptr    ) [ 00000000000011111111111111111111111111110]
phi_addr_6        (getelementptr    ) [ 00000000000011111111111111111111111111110]
phi_addr_7        (getelementptr    ) [ 00000000000011111111111111111111111111111]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000]
br_ln21           (br               ) [ 00000000000111111111111111000000000000000]
empty             (phi              ) [ 00000000000011111000000000000000000000000]
empty_2           (phi              ) [ 00000000000011111000000000000000000000000]
imag_sum1_0       (phi              ) [ 00000000000011111111111110111111111100000]
real_sum1_0       (phi              ) [ 00000000000011111111111110111111111000000]
imag_sum2_0       (phi              ) [ 00000000000011111111111111000000000000000]
real_sum2_0       (phi              ) [ 00000000000011111111111111000000000000000]
real_sum0_0       (phi              ) [ 00000000000011111111111110111111110000000]
i_0               (phi              ) [ 00000000000011000000000000000000000000000]
icmp_ln21         (icmp             ) [ 00000000000011111111111111000000000000000]
empty_3           (speclooptripcount) [ 00000000000000000000000000000000000000000]
br_ln21           (br               ) [ 00000000000000000000000000000000000000000]
tmp_42            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln22         (zext             ) [ 00000000000000000000000000000000000000000]
x_addr_10         (getelementptr    ) [ 00000000000001000000000000000000000000000]
or_ln22           (or               ) [ 00000000000000000000000000000000000000000]
tmp_43            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
x_addr_11         (getelementptr    ) [ 00000000000001000000000000000000000000000]
store_ln28        (store            ) [ 00000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000]
x_load_10         (load             ) [ 00000000000000111100000000000000000000000]
x_load_11         (load             ) [ 00000000000000111100000000000000000000000]
i                 (add              ) [ 00000000000110111111111111000000000000000]
add_ln25          (add              ) [ 00000000000000000000000000000000000000000]
tmp_44            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln25         (zext             ) [ 00000000000000000000000000000000000000000]
x_addr_12         (getelementptr    ) [ 00000000000000100000000000000000000000000]
or_ln25           (or               ) [ 00000000000000000000000000000000000000000]
tmp_45            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
x_addr_13         (getelementptr    ) [ 00000000000000100000000000000000000000000]
x_load_12         (load             ) [ 00000000000110011111111111000000000000000]
x_load_13         (load             ) [ 00000000000110011111111111000000000000000]
tmp_27            (fmul             ) [ 00000000000000000111100000000000000000000]
tmp_28            (fmul             ) [ 00000000000000000111100000000000000000000]
tmp_30            (fmul             ) [ 00000000000000000111100000000000000000000]
tmp_31            (fmul             ) [ 00000000000000000111100000000000000000000]
tmp_33            (fmul             ) [ 00000000000000000111100000000000000000000]
tmp_34            (fmul             ) [ 00000000000000000111100000000000000000000]
tmp_36            (fmul             ) [ 00000000000000000011110000000000000000000]
tmp_37            (fmul             ) [ 00000000000000000011110000000000000000000]
tmp_39            (fmul             ) [ 00000000000000000011110000000000000000000]
tmp_40            (fmul             ) [ 00000000000000000011110000000000000000000]
tmp_29            (fadd             ) [ 00000000000000000000011110000000000000000]
tmp_32            (fadd             ) [ 00000000000000000000011110000000000000000]
tmp_35            (fsub             ) [ 00000000000000000000011110000000000000000]
tmp_38            (fadd             ) [ 00000000000000000000001111000000000000000]
tmp_41            (fsub             ) [ 00000000000000000000001111000000000000000]
real_sum0         (fadd             ) [ 00000000000110000000000001000000000000000]
real_sum1         (fadd             ) [ 00000000000110000000000001000000000000000]
imag_sum1         (fadd             ) [ 00000000000110000000000001000000000000000]
real_sum2_1       (fadd             ) [ 00000000000111111111111111000000000000000]
imag_sum2_1       (fadd             ) [ 00000000000111111111111111000000000000000]
br_ln21           (br               ) [ 00000000000111111111111111000000000000000]
x_load_4          (load             ) [ 00000000000000000000000000011111000000000]
x_load_6          (load             ) [ 00000000000000000000000000011111000000000]
tmp_6             (fmul             ) [ 00000000000000000000000000001111000000000]
x_load_7          (load             ) [ 00000000000000000000000000001111000000000]
x_load_8          (load             ) [ 00000000000000000000000000001111110000000]
x_load_9          (load             ) [ 00000000000000000000000000000111110000000]
tmp_s             (fmul             ) [ 00000000000000000000000000000011110000000]
tmp_11            (fmul             ) [ 00000000000000000000000000000011110000000]
x_load_5          (load             ) [ 00000000000000000000000000000001110000000]
tmp_15            (fmul             ) [ 00000000000000000000000000000001111000000]
tmp_19            (fmul             ) [ 00000000000000000000000000000001111000000]
tmp_7             (fadd             ) [ 00000000000000000000000000000000111100000]
tmp_8             (fmul             ) [ 00000000000000000000000000000000111100000]
tmp_13            (fmul             ) [ 00000000000000000000000000000000111111000]
tmp_17            (fmul             ) [ 00000000000000000000000000000000111111100]
tmp_23            (fmul             ) [ 00000000000000000000000000000000111100000]
tmp_2             (fadd             ) [ 00000000000000000000000000000000001111000]
tmp_5             (fmul             ) [ 00000000000000000000000000000000001111000]
tmp_12            (fadd             ) [ 00000000000000000000000000000000001111000]
tmp_21            (fmul             ) [ 00000000000000000000000000000000001111100]
tmp_25            (fmul             ) [ 00000000000000000000000000000000001111110]
tmp_16            (fadd             ) [ 00000000000000000000000000000000000111100]
tmp_20            (fadd             ) [ 00000000000000000000000000000000000111100]
tmp_9             (fadd             ) [ 00000000000000000000000000000000000010000]
tmp_24            (fadd             ) [ 00000000000000000000000000000000000011110]
store_ln30        (store            ) [ 00000000000000000000000000000000000000000]
tmp_10            (fadd             ) [ 00000000000000000000000000000000000000100]
tmp_14            (fadd             ) [ 00000000000000000000000000000000000000100]
store_ln31        (store            ) [ 00000000000000000000000000000000000000000]
store_ln32        (store            ) [ 00000000000000000000000000000000000000000]
tmp_18            (fsub             ) [ 00000000000000000000000000000000000000010]
tmp_22            (fadd             ) [ 00000000000000000000000000000000000000010]
store_ln33        (store            ) [ 00000000000000000000000000000000000000000]
store_ln34        (store            ) [ 00000000000000000000000000000000000000000]
tmp_26            (fsub             ) [ 00000000000000000000000000000000000000001]
store_ln35        (store            ) [ 00000000000000000000000000000000000000000]
ret_ln36          (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="phi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbr_autocorrelate_c_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i57.i7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="x_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="x_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="1"/>
<pin id="83" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 x_load_1/1 x_load_2/2 x_load_3/2 x_load_10/12 x_load_11/12 x_load_4/12 x_load_6/12 x_load_12/13 x_load_13/13 x_load_7/26 x_load_8/26 x_load_9/27 x_load_5/29 "/>
</bind>
</comp>

<comp id="85" class="1004" name="x_addr_2_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="1" slack="0"/>
<pin id="89" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="x_addr_3_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_3/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="x_addr_4_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_4/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_addr_5_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_5/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="x_addr_6_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_6/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="x_addr_7_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_7/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="x_addr_8_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_8/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="x_addr_9_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_9/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="phi_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phi_addr/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="phi_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="3" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phi_addr_1/11 "/>
</bind>
</comp>

<comp id="167" class="1004" name="phi_addr_2_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phi_addr_2/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="phi_addr_3_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phi_addr_3/11 "/>
</bind>
</comp>

<comp id="183" class="1004" name="phi_addr_4_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="4" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phi_addr_4/11 "/>
</bind>
</comp>

<comp id="191" class="1004" name="phi_addr_5_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phi_addr_5/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="phi_addr_6_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phi_addr_6/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="phi_addr_7_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phi_addr_7/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="x_addr_10_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_10/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_addr_11_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="64" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_11/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="1"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="1"/>
<pin id="236" dir="0" index="4" bw="4" slack="0"/>
<pin id="237" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="239" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/12 store_ln29/12 store_ln30/36 store_ln31/38 store_ln32/38 store_ln33/39 store_ln34/39 store_ln35/40 "/>
</bind>
</comp>

<comp id="240" class="1004" name="x_addr_12_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_12/13 "/>
</bind>
</comp>

<comp id="247" class="1004" name="x_addr_13_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="64" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_13/13 "/>
</bind>
</comp>

<comp id="256" class="1005" name="empty_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2"/>
<pin id="258" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="empty_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="9"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="32" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/12 "/>
</bind>
</comp>

<comp id="266" class="1005" name="empty_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="empty_2 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="empty_2_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="10"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_2/12 "/>
</bind>
</comp>

<comp id="276" class="1005" name="imag_sum1_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_sum1_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="imag_sum1_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imag_sum1_0/12 "/>
</bind>
</comp>

<comp id="288" class="1005" name="real_sum1_0_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_sum1_0 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="real_sum1_0_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="real_sum1_0/12 "/>
</bind>
</comp>

<comp id="300" class="1005" name="imag_sum2_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="10"/>
<pin id="302" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="imag_sum2_0 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="imag_sum2_0_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imag_sum2_0/12 "/>
</bind>
</comp>

<comp id="311" class="1005" name="real_sum2_0_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="10"/>
<pin id="313" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="real_sum2_0 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="real_sum2_0_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="32" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="real_sum2_0/12 "/>
</bind>
</comp>

<comp id="322" class="1005" name="real_sum0_0_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_sum0_0 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="real_sum0_0_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="32" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="real_sum0_0/12 "/>
</bind>
</comp>

<comp id="334" class="1005" name="i_0_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="1"/>
<pin id="336" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_0_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="6" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="real_sum2/7 tmp_29/17 tmp_38/18 real_sum0/21 real_sum2_1/22 tmp_7/28 tmp_2/30 tmp_16/31 tmp_9/32 tmp_10/34 tmp_18/35 tmp_26/36 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="32" slack="1"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="imag_sum2/7 tmp_32/17 tmp_41/18 real_sum1/21 imag_sum2_1/22 tmp_12/30 tmp_20/31 tmp_24/32 tmp_14/34 tmp_22/35 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_35/17 imag_sum1/21 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/4 tmp_6/12 tmp_27/14 tmp_36/15 tmp_s/27 tmp_15/28 tmp_8/29 tmp_5/31 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="32" slack="1"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 tmp_28/14 tmp_37/15 tmp_11/27 tmp_19/28 tmp_13/29 tmp_21/31 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/4 tmp_30/14 tmp_39/15 tmp_17/29 tmp_25/31 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/4 tmp_31/14 tmp_40/15 tmp_23/29 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="0" index="1" bw="32" slack="2"/>
<pin id="386" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_33/14 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="2"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_34/14 "/>
</bind>
</comp>

<comp id="393" class="1005" name="reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load x_load_5 "/>
</bind>
</comp>

<comp id="402" class="1005" name="reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_1 x_load_4 "/>
</bind>
</comp>

<comp id="413" class="1005" name="reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_3 x_load_6 "/>
</bind>
</comp>

<comp id="420" class="1005" name="reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_27 tmp_6 tmp_8 "/>
</bind>
</comp>

<comp id="426" class="1005" name="reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_28 tmp_11 tmp_21 "/>
</bind>
</comp>

<comp id="432" class="1005" name="reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_30 tmp_17 "/>
</bind>
</comp>

<comp id="438" class="1005" name="reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_31 tmp_23 "/>
</bind>
</comp>

<comp id="443" class="1005" name="reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_sum2 tmp_7 tmp_9 tmp_10 tmp_18 tmp_26 "/>
</bind>
</comp>

<comp id="451" class="1005" name="reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_sum2 tmp_12 tmp_14 tmp_22 "/>
</bind>
</comp>

<comp id="458" class="1005" name="reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_10 x_load_7 "/>
</bind>
</comp>

<comp id="467" class="1005" name="reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_11 x_load_8 "/>
</bind>
</comp>

<comp id="476" class="1005" name="reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_12 x_load_9 "/>
</bind>
</comp>

<comp id="484" class="1005" name="reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 tmp_s tmp_5 "/>
</bind>
</comp>

<comp id="490" class="1005" name="reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 tmp_19 "/>
</bind>
</comp>

<comp id="496" class="1005" name="reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 tmp_25 "/>
</bind>
</comp>

<comp id="502" class="1005" name="reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 real_sum0 tmp_2 "/>
</bind>
</comp>

<comp id="509" class="1005" name="reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 real_sum1 tmp_20 "/>
</bind>
</comp>

<comp id="516" class="1005" name="reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 imag_sum1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 tmp_16 "/>
</bind>
</comp>

<comp id="528" class="1005" name="reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 tmp_24 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln21_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/12 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_42_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="0" index="1" bw="6" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/12 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln22_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/12 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln22_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/12 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_43_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="7" slack="0"/>
<pin id="563" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/12 "/>
</bind>
</comp>

<comp id="568" class="1004" name="i_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="1"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln25_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="1"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/13 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_44_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="0" index="1" bw="6" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/13 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln25_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/13 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln25_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="7" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/13 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_45_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/13 "/>
</bind>
</comp>

<comp id="608" class="1005" name="x_addr_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="1"/>
<pin id="610" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="613" class="1005" name="x_addr_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="1"/>
<pin id="615" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="x_addr_2_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="1"/>
<pin id="620" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="x_addr_3_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="1"/>
<pin id="625" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_3 "/>
</bind>
</comp>

<comp id="628" class="1005" name="x_load_2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="x_addr_4_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="1"/>
<pin id="639" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_4 "/>
</bind>
</comp>

<comp id="642" class="1005" name="x_addr_5_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="5"/>
<pin id="644" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="x_addr_5 "/>
</bind>
</comp>

<comp id="647" class="1005" name="x_addr_6_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="1"/>
<pin id="649" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_6 "/>
</bind>
</comp>

<comp id="652" class="1005" name="x_addr_7_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="2"/>
<pin id="654" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="x_addr_7 "/>
</bind>
</comp>

<comp id="657" class="1005" name="x_addr_8_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="2"/>
<pin id="659" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="x_addr_8 "/>
</bind>
</comp>

<comp id="662" class="1005" name="x_addr_9_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="3"/>
<pin id="664" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="x_addr_9 "/>
</bind>
</comp>

<comp id="667" class="1005" name="phi_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="1"/>
<pin id="669" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="phi_addr_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="1"/>
<pin id="674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_addr_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="phi_addr_2_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="12"/>
<pin id="679" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="phi_addr_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="phi_addr_3_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="14"/>
<pin id="684" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="phi_addr_3 "/>
</bind>
</comp>

<comp id="687" class="1005" name="phi_addr_4_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="14"/>
<pin id="689" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="phi_addr_4 "/>
</bind>
</comp>

<comp id="692" class="1005" name="phi_addr_5_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="15"/>
<pin id="694" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="phi_addr_5 "/>
</bind>
</comp>

<comp id="697" class="1005" name="phi_addr_6_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="15"/>
<pin id="699" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="phi_addr_6 "/>
</bind>
</comp>

<comp id="702" class="1005" name="phi_addr_7_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="16"/>
<pin id="704" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="phi_addr_7 "/>
</bind>
</comp>

<comp id="710" class="1005" name="x_addr_10_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="1"/>
<pin id="712" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_10 "/>
</bind>
</comp>

<comp id="715" class="1005" name="x_addr_11_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="1"/>
<pin id="717" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_11 "/>
</bind>
</comp>

<comp id="720" class="1005" name="i_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="1"/>
<pin id="722" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="725" class="1005" name="x_addr_12_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="1"/>
<pin id="727" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_12 "/>
</bind>
</comp>

<comp id="730" class="1005" name="x_addr_13_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="1"/>
<pin id="732" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_13 "/>
</bind>
</comp>

<comp id="735" class="1005" name="x_load_13_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_13 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_33_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_34_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_40_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="757" class="1005" name="real_sum2_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_sum2_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="imag_sum2_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_sum2_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_15_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_13_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="3"/>
<pin id="774" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="58" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="66" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="85" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="102"><net_src comp="93" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="215" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="230"><net_src comp="222" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="240" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="265"><net_src comp="259" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="275"><net_src comp="269" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="309"><net_src comp="303" pin="4"/><net_sink comp="231" pin=4"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="320"><net_src comp="314" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="358"><net_src comp="322" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="359"><net_src comp="288" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="276" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="311" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="362"><net_src comp="300" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="363"><net_src comp="276" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="364"><net_src comp="276" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="381"><net_src comp="266" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="256" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="256" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="266" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="74" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="401"><net_src comp="74" pin="7"/><net_sink comp="393" pin=0"/></net>

<net id="405"><net_src comp="74" pin="7"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="409"><net_src comp="74" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="416"><net_src comp="74" pin="7"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="423"><net_src comp="365" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="429"><net_src comp="369" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="435"><net_src comp="373" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="441"><net_src comp="377" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="446"><net_src comp="346" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="454"><net_src comp="350" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="461"><net_src comp="74" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="470"><net_src comp="74" pin="7"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="479"><net_src comp="74" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="487"><net_src comp="365" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="493"><net_src comp="369" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="499"><net_src comp="373" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="505"><net_src comp="346" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="512"><net_src comp="350" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="519"><net_src comp="354" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="525"><net_src comp="346" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="531"><net_src comp="350" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="538"><net_src comp="338" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="40" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="46" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="338" pin="4"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="48" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="557"><net_src comp="540" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="50" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="52" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="54" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="553" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="567"><net_src comp="559" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="572"><net_src comp="334" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="38" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="334" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="56" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="46" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="48" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="597"><net_src comp="580" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="50" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="52" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="54" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="593" pin="2"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="599" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="611"><net_src comp="58" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="616"><net_src comp="66" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="621"><net_src comp="85" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="626"><net_src comp="93" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="631"><net_src comp="74" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="640"><net_src comp="103" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="645"><net_src comp="111" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="650"><net_src comp="119" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="655"><net_src comp="127" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="660"><net_src comp="135" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="665"><net_src comp="143" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="670"><net_src comp="151" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="675"><net_src comp="159" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="680"><net_src comp="167" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="685"><net_src comp="175" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="690"><net_src comp="183" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="695"><net_src comp="191" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="700"><net_src comp="199" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="705"><net_src comp="207" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="713"><net_src comp="215" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="718"><net_src comp="222" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="723"><net_src comp="568" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="728"><net_src comp="240" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="733"><net_src comp="247" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="738"><net_src comp="74" pin="7"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="745"><net_src comp="383" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="750"><net_src comp="388" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="755"><net_src comp="377" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="760"><net_src comp="346" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="765"><net_src comp="350" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="770"><net_src comp="365" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="775"><net_src comp="369" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="350" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: phi | {12 36 38 39 40 }
 - Input state : 
	Port: sbr_autocorrelate_c : x | {1 2 3 12 13 14 26 27 28 29 30 }
  - Chain level:
	State 1
		x_load : 1
		x_load_1 : 1
	State 2
		x_load_2 : 1
		x_load_3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln21 : 1
		br_ln21 : 2
		tmp_42 : 1
		zext_ln22 : 2
		x_addr_10 : 3
		or_ln22 : 2
		tmp_43 : 2
		x_addr_11 : 3
		x_load_10 : 4
		x_load_11 : 4
		store_ln28 : 1
		store_ln29 : 1
	State 13
		tmp_44 : 1
		zext_ln25 : 2
		x_addr_12 : 3
		or_ln25 : 2
		tmp_45 : 2
		x_addr_13 : 3
		x_load_12 : 4
		x_load_13 : 4
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |    grp_fu_365    |    3    |   128   |   138   |
|          |    grp_fu_369    |    3    |   128   |   138   |
|   fmul   |    grp_fu_373    |    3    |   128   |   138   |
|          |    grp_fu_377    |    3    |   128   |   138   |
|          |    grp_fu_383    |    3    |   128   |   138   |
|          |    grp_fu_388    |    3    |   128   |   138   |
|----------|------------------|---------|---------|---------|
|          |    grp_fu_346    |    2    |   227   |   214   |
|   fadd   |    grp_fu_350    |    2    |   227   |   214   |
|          |    grp_fu_354    |    2    |   227   |   214   |
|----------|------------------|---------|---------|---------|
|    add   |     i_fu_568     |    0    |    0    |    15   |
|          |  add_ln25_fu_574 |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln21_fu_534 |    0    |    0    |    11   |
|----------|------------------|---------|---------|---------|
|          |   tmp_42_fu_540  |    0    |    0    |    0    |
|bitconcatenate|   tmp_43_fu_559  |    0    |    0    |    0    |
|          |   tmp_44_fu_580  |    0    |    0    |    0    |
|          |   tmp_45_fu_599  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln22_fu_548 |    0    |    0    |    0    |
|          | zext_ln25_fu_588 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|    or    |  or_ln22_fu_553  |    0    |    0    |    0    |
|          |  or_ln25_fu_593  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    24   |   1449  |   1511  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  empty_2_reg_266  |   32   |
|   empty_reg_256   |   32   |
|    i_0_reg_334    |    6   |
|     i_reg_720     |    6   |
|imag_sum1_0_reg_276|   32   |
|imag_sum2_0_reg_300|   32   |
|imag_sum2_1_reg_762|   32   |
| phi_addr_1_reg_672|    4   |
| phi_addr_2_reg_677|    4   |
| phi_addr_3_reg_682|    4   |
| phi_addr_4_reg_687|    4   |
| phi_addr_5_reg_692|    4   |
| phi_addr_6_reg_697|    4   |
| phi_addr_7_reg_702|    4   |
|  phi_addr_reg_667 |    4   |
|real_sum0_0_reg_322|   32   |
|real_sum1_0_reg_288|   32   |
|real_sum2_0_reg_311|   32   |
|real_sum2_1_reg_757|   32   |
|      reg_393      |   32   |
|      reg_402      |   32   |
|      reg_413      |   32   |
|      reg_420      |   32   |
|      reg_426      |   32   |
|      reg_432      |   32   |
|      reg_438      |   32   |
|      reg_443      |   32   |
|      reg_451      |   32   |
|      reg_458      |   32   |
|      reg_467      |   32   |
|      reg_476      |   32   |
|      reg_484      |   32   |
|      reg_490      |   32   |
|      reg_496      |   32   |
|      reg_502      |   32   |
|      reg_509      |   32   |
|      reg_516      |   32   |
|      reg_522      |   32   |
|      reg_528      |   32   |
|   tmp_13_reg_772  |   32   |
|   tmp_15_reg_767  |   32   |
|   tmp_33_reg_742  |   32   |
|   tmp_34_reg_747  |   32   |
|   tmp_40_reg_752  |   32   |
| x_addr_10_reg_710 |    7   |
| x_addr_11_reg_715 |    7   |
| x_addr_12_reg_725 |    7   |
| x_addr_13_reg_730 |    7   |
|  x_addr_1_reg_613 |    7   |
|  x_addr_2_reg_618 |    7   |
|  x_addr_3_reg_623 |    7   |
|  x_addr_4_reg_637 |    7   |
|  x_addr_5_reg_642 |    7   |
|  x_addr_6_reg_647 |    7   |
|  x_addr_7_reg_652 |    7   |
|  x_addr_8_reg_657 |    7   |
|  x_addr_9_reg_662 |    7   |
|   x_addr_reg_608  |    7   |
| x_load_13_reg_735 |   32   |
|  x_load_2_reg_628 |   32   |
+-------------------+--------+
|       Total       |  1294  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_74  |  p0  |  11  |   7  |   77   ||    50   |
|   grp_access_fu_74  |  p2  |  11  |   0  |    0   ||    50   |
|  grp_access_fu_231  |  p0  |   4  |   4  |   16   ||    21   |
|  grp_access_fu_231  |  p1  |   3  |  32  |   96   ||    15   |
|  grp_access_fu_231  |  p2  |   4  |   0  |    0   ||    21   |
|  grp_access_fu_231  |  p4  |   2  |   4  |    8   ||    9    |
| imag_sum1_0_reg_276 |  p0  |   2  |  32  |   64   ||    9    |
| real_sum1_0_reg_288 |  p0  |   2  |  32  |   64   ||    9    |
| real_sum0_0_reg_322 |  p0  |   2  |  32  |   64   ||    9    |
|     i_0_reg_334     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_346     |  p0  |   9  |  32  |   288  ||    44   |
|      grp_fu_346     |  p1  |   9  |  32  |   288  ||    44   |
|      grp_fu_350     |  p0  |   7  |  32  |   224  ||    38   |
|      grp_fu_350     |  p1  |   7  |  32  |   224  ||    38   |
|      grp_fu_354     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_354     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_365     |  p0  |   4  |  32  |   128  ||    21   |
|      grp_fu_365     |  p1  |   5  |  32  |   160  ||    27   |
|      grp_fu_369     |  p0  |   4  |  32  |   128  ||    21   |
|      grp_fu_369     |  p1  |   5  |  32  |   160  ||    27   |
|      grp_fu_373     |  p0  |   3  |  32  |   96   ||    15   |
|      grp_fu_373     |  p1  |   4  |  32  |   128  ||    21   |
|      grp_fu_377     |  p0  |   3  |  32  |   96   ||    15   |
|      grp_fu_377     |  p1  |   3  |  32  |   96   ||    15   |
|       reg_393       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_402       |  p0  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  2673  ||  31.068 ||   564   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1449  |  1511  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   564  |
|  Register |    -   |    -   |  1294  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   31   |  2743  |  2075  |
+-----------+--------+--------+--------+--------+
