INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/SRL32/SRL32.srcs/sources_1/new/srl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/SRL32/SRL32.srcs/sim_1/new/tb_srl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_srl
