Analysis & Synthesis report for QAccelPrj
Tue May  6 22:13:23 2025
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Parameter Settings for User Entity Instance: Top-level Entity: |top
 14. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: QAccel:accel
 16. Parameter Settings for User Entity Instance: QAccel:accel|mult:mult_inst
 17. Parameter Settings for Inferred Entity Instance: QAccel:accel|mult:mult_inst|lpm_mult:Mult0
 18. altpll Parameter Settings by Entity Instance
 19. lpm_mult Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "QAccel:accel|mult:mult_inst"
 21. Port Connectivity Checks: "QAccel:accel"
 22. Port Connectivity Checks: "pll:pll_inst"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May  6 22:13:23 2025              ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Revision Name                      ; QAccelPrj                                          ;
; Top-level Entity Name              ; top                                                ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 1,590                                              ;
;     Total combinational functions  ; 926                                                ;
;     Dedicated logic registers      ; 1,220                                              ;
; Total registers                    ; 1220                                               ;
; Total pins                         ; 2                                                  ;
; Total virtual pins                 ; 384                                                ;
; Total memory bits                  ; 0                                                  ;
; Embedded Multiplier 9-bit elements ; 32                                                 ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; top                ; QAccelPrj          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../src/newRTL/QAccel.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv          ;         ;
; ../src/newRTL/mult.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv            ;         ;
; top.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv          ;         ;
; util/pll.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/util/pll.v      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/aglobal221.inc                     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/db/pll_altpll.v ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/multcore.inc                       ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; db/mult_v7t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/db/mult_v7t.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,590     ;
;                                             ;           ;
; Total combinational functions               ; 926       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 640       ;
;     -- <=2 input functions                  ; 286       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 139       ;
;     -- arithmetic mode                      ; 787       ;
;                                             ;           ;
; Total registers                             ; 1220      ;
;     -- Dedicated logic registers            ; 1220      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; Virtual pins                                ; 384       ;
; I/O pins                                    ; 2         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 32        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1220      ;
; Total fan-out                               ; 7372      ;
; Average fan-out                             ; 2.87      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+-------------+--------------+
; |top                                  ; 926 (0)             ; 1220 (0)                  ; 0           ; 32           ; 0       ; 16        ; 2    ; 384          ; |top                                                                    ; top         ; work         ;
;    |QAccel:accel|                     ; 926 (318)           ; 1220 (965)                ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |top|QAccel:accel                                                       ; QAccel      ; work         ;
;       |mult:mult_inst|                ; 608 (128)           ; 255 (255)                 ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |top|QAccel:accel|mult:mult_inst                                        ; mult        ; work         ;
;          |lpm_mult:Mult0|             ; 480 (0)             ; 0 (0)                     ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |top|QAccel:accel|mult:mult_inst|lpm_mult:Mult0                         ; lpm_mult    ; work         ;
;             |mult_v7t:auto_generated| ; 480 (480)           ; 0 (0)                     ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |top|QAccel:accel|mult:mult_inst|lpm_mult:Mult0|mult_v7t:auto_generated ; mult_v7t    ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 32          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 9           ;
; Mixed Sign Embedded Multipliers       ; 6           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |top|pll:pll_inst ; util/pll.v      ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; QAccel:accel|t3_s2[0,1]               ; Stuck at GND due to stuck port data_in ;
; QAccel:accel|t3_s3[0,1]               ; Stuck at GND due to stuck port data_in ;
; QAccel:accel|t3_s4[0,1]               ; Stuck at GND due to stuck port data_in ;
; QAccel:accel|t2_s2[64,65]             ; Lost fanout                            ;
; QAccel:accel|mult:mult_inst|p_out[0]  ; Lost fanout                            ;
; Total Number of Removed Registers = 9 ;                                        ;
+---------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                      ;
+-----------------------+---------------------------+----------------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register       ;
+-----------------------+---------------------------+----------------------------------------------+
; QAccel:accel|t3_s2[1] ; Stuck at GND              ; QAccel:accel|t3_s3[1], QAccel:accel|t3_s4[1] ;
;                       ; due to stuck port data_in ;                                              ;
; QAccel:accel|t3_s2[0] ; Stuck at GND              ; QAccel:accel|t3_s3[0], QAccel:accel|t3_s4[0] ;
;                       ; due to stuck port data_in ;                                              ;
+-----------------------+---------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1220  ;
; Number of registers using Synchronous Clear  ; 127   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 965   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 704   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 64    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 20                    ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: QAccel:accel ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DATA_WIDTH     ; 64    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QAccel:accel|mult:mult_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 64    ; Signed Integer                                  ;
; BLOCK_WIDTH    ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: QAccel:accel|mult:mult_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 64           ; Untyped                     ;
; LPM_WIDTHB                                     ; 64           ; Untyped                     ;
; LPM_WIDTHP                                     ; 128          ; Untyped                     ;
; LPM_WIDTHR                                     ; 128          ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_v7t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 1                                          ;
; Entity Instance                       ; QAccel:accel|mult:mult_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 64                                         ;
;     -- LPM_WIDTHB                     ; 64                                         ;
;     -- LPM_WIDTHP                     ; 128                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QAccel:accel|mult:mult_inst"                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; valid_in  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b_in      ; Input  ; Warning  ; Input port expression (67 bits) is wider than the input port (64 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; p_out     ; Output ; Warning  ; Output or bidir port (128 bits) is smaller than the port expression (131 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.          ;
; valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QAccel:accel"                                                                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; valid_in  ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; q_out     ; Output ; Warning  ; Output or bidir port (131 bits) is wider than the port expression (128 bits) it drives; bit(s) "q_out[130..128]" have no fanouts ;
; valid_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 386                         ;
; cycloneiii_ff         ; 1220                        ;
;     CLR               ; 261                         ;
;     ENA CLR           ; 704                         ;
;     SCLR              ; 127                         ;
;     plain             ; 128                         ;
; cycloneiii_lcell_comb ; 926                         ;
;     arith             ; 787                         ;
;         2 data inputs ; 147                         ;
;         3 data inputs ; 640                         ;
;     normal            ; 139                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 131                         ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 13.60                       ;
; Average LUT depth     ; 5.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition
    Info: Processing started: Tue May  6 22:13:07 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QAccelPrj -c QAccelPrj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/furperson/documents/work/yadro/tests/fpgaint/rtl/src/newrtl/qaccel.sv
    Info (12023): Found entity 1: QAccel File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/furperson/documents/work/yadro/tests/fpgaint/rtl/src/newrtl/mult.sv
    Info (12023): Found entity 1: mult File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file util/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/util/pll.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at QAccel.sv(49): created implicit net for "valid_from_mult" File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv Line: 49
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 15
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/util/pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/util/pll.v Line: 104
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/util/pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "20"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "QAccel" for hierarchy "QAccel:accel" File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 26
Warning (10230): Verilog HDL assignment warning at QAccel.sv(175): truncated value with size 132 to match size of target (131) File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv Line: 175
Info (12128): Elaborating entity "mult" for hierarchy "QAccel:accel|mult:mult_inst" File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv Line: 50
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/db/pll_altpll.v Line: 93
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "QAccel:accel|mult:mult_inst|Mult0" File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv Line: 25
Info (12130): Elaborated megafunction instantiation "QAccel:accel|mult:mult_inst|lpm_mult:Mult0" File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv Line: 25
Info (12133): Instantiated megafunction "QAccel:accel|mult:mult_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "64"
    Info (12134): Parameter "LPM_WIDTHB" = "64"
    Info (12134): Parameter "LPM_WIDTHP" = "128"
    Info (12134): Parameter "LPM_WIDTHR" = "128"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v7t.tdf
    Info (12023): Found entity 1: mult_v7t File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/db/mult_v7t.tdf Line: 31
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 1344 buffer(s)
    Info (13019): Ignored 1344 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 384 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "Q_o[0]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[1]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[2]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[3]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[4]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[5]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[6]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[7]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[8]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[9]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[10]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[11]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[12]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[13]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[14]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[15]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[16]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[17]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[18]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[19]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[20]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[21]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[22]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[23]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[24]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[25]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[26]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[27]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[28]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[29]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[30]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[31]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[32]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[33]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[34]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[35]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[36]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[37]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[38]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[39]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[40]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[41]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[42]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[43]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[44]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[45]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[46]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[47]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[48]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[49]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[50]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[51]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[52]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[53]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[54]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[55]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[56]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[57]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[58]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[59]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[60]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[61]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[62]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[63]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[64]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[65]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[66]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[67]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[68]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[69]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[70]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[71]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[72]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[73]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[74]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[75]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[76]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[77]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[78]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[79]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[80]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[81]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[82]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[83]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[84]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[85]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[86]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[87]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[88]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[89]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[90]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[91]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[92]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[93]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[94]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[95]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[96]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[97]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[98]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[99]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[100]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[101]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[102]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[103]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[104]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[105]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[106]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[107]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[108]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[109]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[110]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[111]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[112]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[113]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[114]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[115]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[116]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[117]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[118]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[119]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[120]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[121]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[122]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[123]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[124]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[125]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[126]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15719): Pin "Q_o[127]" is virtual output pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 6
    Info (15718): Pin "D_i[0]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[1]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[2]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[3]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[4]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[5]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[6]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[7]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[8]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[9]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[10]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[11]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[12]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[13]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[14]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[15]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[16]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[17]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[18]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[19]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[20]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[21]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[22]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[23]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[24]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[25]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[26]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[27]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[28]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[29]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[30]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[31]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[32]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[33]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[34]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[35]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[36]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[37]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[38]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[39]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[40]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[41]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[42]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[43]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[44]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[45]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[46]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[47]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[48]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[49]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[50]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[51]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[52]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[53]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[54]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[55]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[56]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[57]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[58]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[59]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[60]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[61]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[62]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "D_i[63]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 5
    Info (15718): Pin "B_i[0]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[0]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[1]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[1]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[2]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[2]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[3]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[3]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[4]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[4]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[5]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[5]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[6]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[6]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[7]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[7]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[8]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[8]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[9]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[9]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[10]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[10]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[11]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[11]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[12]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[12]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[13]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[13]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[14]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[14]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[15]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[15]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[16]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[16]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[17]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[17]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[0]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[1]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[2]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[3]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[4]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[5]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[6]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[7]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[8]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[9]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[10]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[11]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[12]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[13]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[14]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[15]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[16]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[17]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[18]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[19]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[20]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[21]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[22]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[23]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[24]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[25]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[26]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[27]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[28]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[29]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[30]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[31]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[32]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[33]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[34]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[35]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[18]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[18]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[19]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[19]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[20]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[20]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[21]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[21]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[22]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[22]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[23]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[23]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[24]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[24]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[25]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[25]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[26]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[26]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[27]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[27]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[28]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[28]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[29]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[29]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[30]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[30]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[31]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[31]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[32]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[32]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[33]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[33]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[34]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[34]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[35]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[35]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[36]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[37]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[38]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[39]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[40]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[41]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[42]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[43]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[44]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[45]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[46]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[47]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[48]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[49]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[50]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[51]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[52]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[53]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[36]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[36]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[37]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[37]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[38]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[38]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[39]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[39]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[40]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[40]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[41]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[41]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[42]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[42]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[43]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[43]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[44]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[44]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[45]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[45]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[46]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[46]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[47]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[47]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[48]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[48]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[49]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[49]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[50]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[50]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[51]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[51]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[52]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[52]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[53]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[53]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[54]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[54]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[55]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[55]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[56]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[56]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[57]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[57]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[58]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[58]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[59]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[59]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[60]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[60]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[61]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[61]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[62]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[62]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "B_i[63]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "A_i[63]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[54]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[55]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[56]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[57]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[58]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[59]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[60]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[61]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[62]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
    Info (15718): Pin "C_i[63]" is virtual input pin File: C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv Line: 4
Info (21057): Implemented 1752 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 1718 logic cells
    Info (21062): Implemented 32 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Tue May  6 22:13:23 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:47


