.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX_2 */
.set RX_2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set RX_2__0__MASK, 0x10
.set RX_2__0__PC, CYREG_PRT1_PC4
.set RX_2__0__PORT, 1
.set RX_2__0__SHIFT, 4
.set RX_2__AG, CYREG_PRT1_AG
.set RX_2__AMUX, CYREG_PRT1_AMUX
.set RX_2__BIE, CYREG_PRT1_BIE
.set RX_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RX_2__BYP, CYREG_PRT1_BYP
.set RX_2__CTL, CYREG_PRT1_CTL
.set RX_2__DM0, CYREG_PRT1_DM0
.set RX_2__DM1, CYREG_PRT1_DM1
.set RX_2__DM2, CYREG_PRT1_DM2
.set RX_2__DR, CYREG_PRT1_DR
.set RX_2__INP_DIS, CYREG_PRT1_INP_DIS
.set RX_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RX_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RX_2__LCD_EN, CYREG_PRT1_LCD_EN
.set RX_2__MASK, 0x10
.set RX_2__PORT, 1
.set RX_2__PRT, CYREG_PRT1_PRT
.set RX_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RX_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RX_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RX_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RX_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RX_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RX_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RX_2__PS, CYREG_PRT1_PS
.set RX_2__SHIFT, 4
.set RX_2__SLW, CYREG_PRT1_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* TX_2 */
.set TX_2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set TX_2__0__MASK, 0x20
.set TX_2__0__PC, CYREG_PRT1_PC5
.set TX_2__0__PORT, 1
.set TX_2__0__SHIFT, 5
.set TX_2__AG, CYREG_PRT1_AG
.set TX_2__AMUX, CYREG_PRT1_AMUX
.set TX_2__BIE, CYREG_PRT1_BIE
.set TX_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TX_2__BYP, CYREG_PRT1_BYP
.set TX_2__CTL, CYREG_PRT1_CTL
.set TX_2__DM0, CYREG_PRT1_DM0
.set TX_2__DM1, CYREG_PRT1_DM1
.set TX_2__DM2, CYREG_PRT1_DM2
.set TX_2__DR, CYREG_PRT1_DR
.set TX_2__INP_DIS, CYREG_PRT1_INP_DIS
.set TX_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TX_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TX_2__LCD_EN, CYREG_PRT1_LCD_EN
.set TX_2__MASK, 0x20
.set TX_2__PORT, 1
.set TX_2__PRT, CYREG_PRT1_PRT
.set TX_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TX_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TX_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TX_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TX_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TX_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TX_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TX_2__PS, CYREG_PRT1_PS
.set TX_2__SHIFT, 5
.set TX_2__SLW, CYREG_PRT1_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* CAN_1_CanIP */
.set CAN_1_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_1_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_1_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_1_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_1_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_1_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_1_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_1_CanIP__PM_ACT_MSK, 0x01
.set CAN_1_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_1_CanIP__PM_STBY_MSK, 0x01
.set CAN_1_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_1_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_1_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_1_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_1_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_1_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_1_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_1_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_1_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_1_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_1_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_1_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_1_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_1_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_1_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_1_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_1_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_1_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_1_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_1_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_1_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_1_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_1_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_1_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_1_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_1_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_1_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_1_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_1_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_1_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_1_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_1_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_1_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_1_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_1_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_1_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_1_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_1_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_1_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_1_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_1_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_1_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_1_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_1_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_1_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_1_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_1_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_1_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_1_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_1_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_1_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_1_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_1_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_1_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_1_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_1_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_1_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_1_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_1_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_1_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_1_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_1_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_1_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_1_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_1_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_1_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_1_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_1_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_1_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_1_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_1_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_1_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_1_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_1_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_1_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_1_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_1_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_1_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_1_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_1_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_1_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_1_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_1_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_1_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_1_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_1_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_1_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_1_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_1_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_1_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_1_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_1_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_1_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_1_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_1_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_1_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_1_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_1_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_1_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_1_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_1_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_1_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_1_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_1_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_1_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_1_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_1_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_1_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_1_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_1_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_1_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_1_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_1_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_1_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_1_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_1_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_1_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_1_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_1_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_1_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_1_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_1_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_1_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_1_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_1_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_1_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_1_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_1_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_1_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_1_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_1_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_1_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_1_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_1_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_1_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_1_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_1_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_1_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_1_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_1_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_1_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_1_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_1_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_1_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_1_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_1_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_1_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_1_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_1_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_1_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_1_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_1_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_1_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_1_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_1_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_1_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_1_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_1_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_1_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_1_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_1_isr */
.set CAN_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_1_isr__INTC_MASK, 0x10000
.set CAN_1_isr__INTC_NUMBER, 16
.set CAN_1_isr__INTC_PRIOR_NUM, 7
.set CAN_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Enc_A */
.set Enc_A__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Enc_A__0__MASK, 0x40
.set Enc_A__0__PC, CYREG_PRT1_PC6
.set Enc_A__0__PORT, 1
.set Enc_A__0__SHIFT, 6
.set Enc_A__AG, CYREG_PRT1_AG
.set Enc_A__AMUX, CYREG_PRT1_AMUX
.set Enc_A__BIE, CYREG_PRT1_BIE
.set Enc_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Enc_A__BYP, CYREG_PRT1_BYP
.set Enc_A__CTL, CYREG_PRT1_CTL
.set Enc_A__DM0, CYREG_PRT1_DM0
.set Enc_A__DM1, CYREG_PRT1_DM1
.set Enc_A__DM2, CYREG_PRT1_DM2
.set Enc_A__DR, CYREG_PRT1_DR
.set Enc_A__INP_DIS, CYREG_PRT1_INP_DIS
.set Enc_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Enc_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Enc_A__LCD_EN, CYREG_PRT1_LCD_EN
.set Enc_A__MASK, 0x40
.set Enc_A__PORT, 1
.set Enc_A__PRT, CYREG_PRT1_PRT
.set Enc_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Enc_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Enc_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Enc_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Enc_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Enc_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Enc_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Enc_A__PS, CYREG_PRT1_PS
.set Enc_A__SHIFT, 6
.set Enc_A__SLW, CYREG_PRT1_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x04
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x10
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x10

/* Vin_90 */
.set Vin_90__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Vin_90__0__MASK, 0x40
.set Vin_90__0__PC, CYREG_PRT0_PC6
.set Vin_90__0__PORT, 0
.set Vin_90__0__SHIFT, 6
.set Vin_90__AG, CYREG_PRT0_AG
.set Vin_90__AMUX, CYREG_PRT0_AMUX
.set Vin_90__BIE, CYREG_PRT0_BIE
.set Vin_90__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vin_90__BYP, CYREG_PRT0_BYP
.set Vin_90__CTL, CYREG_PRT0_CTL
.set Vin_90__DM0, CYREG_PRT0_DM0
.set Vin_90__DM1, CYREG_PRT0_DM1
.set Vin_90__DM2, CYREG_PRT0_DM2
.set Vin_90__DR, CYREG_PRT0_DR
.set Vin_90__INP_DIS, CYREG_PRT0_INP_DIS
.set Vin_90__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vin_90__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vin_90__LCD_EN, CYREG_PRT0_LCD_EN
.set Vin_90__MASK, 0x40
.set Vin_90__PORT, 0
.set Vin_90__PRT, CYREG_PRT0_PRT
.set Vin_90__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vin_90__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vin_90__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vin_90__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vin_90__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vin_90__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vin_90__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vin_90__PS, CYREG_PRT0_PS
.set Vin_90__SHIFT, 6
.set Vin_90__SLW, CYREG_PRT0_SLW

/* CAN_ISR */
.set CAN_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_ISR__INTC_MASK, 0x01
.set CAN_ISR__INTC_NUMBER, 0
.set CAN_ISR__INTC_PRIOR_NUM, 7
.set CAN_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set CAN_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x03
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x08
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x08

/* ISR_PIN */
.set ISR_PIN__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set ISR_PIN__0__MASK, 0x02
.set ISR_PIN__0__PC, CYREG_PRT2_PC1
.set ISR_PIN__0__PORT, 2
.set ISR_PIN__0__SHIFT, 1
.set ISR_PIN__AG, CYREG_PRT2_AG
.set ISR_PIN__AMUX, CYREG_PRT2_AMUX
.set ISR_PIN__BIE, CYREG_PRT2_BIE
.set ISR_PIN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ISR_PIN__BYP, CYREG_PRT2_BYP
.set ISR_PIN__CTL, CYREG_PRT2_CTL
.set ISR_PIN__DM0, CYREG_PRT2_DM0
.set ISR_PIN__DM1, CYREG_PRT2_DM1
.set ISR_PIN__DM2, CYREG_PRT2_DM2
.set ISR_PIN__DR, CYREG_PRT2_DR
.set ISR_PIN__INP_DIS, CYREG_PRT2_INP_DIS
.set ISR_PIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ISR_PIN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ISR_PIN__LCD_EN, CYREG_PRT2_LCD_EN
.set ISR_PIN__MASK, 0x02
.set ISR_PIN__PORT, 2
.set ISR_PIN__PRT, CYREG_PRT2_PRT
.set ISR_PIN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ISR_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ISR_PIN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ISR_PIN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ISR_PIN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ISR_PIN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ISR_PIN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ISR_PIN__PS, CYREG_PRT2_PS
.set ISR_PIN__SHIFT, 1
.set ISR_PIN__SLW, CYREG_PRT2_SLW

/* Vin_180 */
.set Vin_180__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Vin_180__0__MASK, 0x04
.set Vin_180__0__PC, CYREG_PRT0_PC2
.set Vin_180__0__PORT, 0
.set Vin_180__0__SHIFT, 2
.set Vin_180__AG, CYREG_PRT0_AG
.set Vin_180__AMUX, CYREG_PRT0_AMUX
.set Vin_180__BIE, CYREG_PRT0_BIE
.set Vin_180__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vin_180__BYP, CYREG_PRT0_BYP
.set Vin_180__CTL, CYREG_PRT0_CTL
.set Vin_180__DM0, CYREG_PRT0_DM0
.set Vin_180__DM1, CYREG_PRT0_DM1
.set Vin_180__DM2, CYREG_PRT0_DM2
.set Vin_180__DR, CYREG_PRT0_DR
.set Vin_180__INP_DIS, CYREG_PRT0_INP_DIS
.set Vin_180__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vin_180__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vin_180__LCD_EN, CYREG_PRT0_LCD_EN
.set Vin_180__MASK, 0x04
.set Vin_180__PORT, 0
.set Vin_180__PRT, CYREG_PRT0_PRT
.set Vin_180__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vin_180__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vin_180__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vin_180__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vin_180__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vin_180__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vin_180__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vin_180__PS, CYREG_PRT0_PS
.set Vin_180__SHIFT, 2
.set Vin_180__SLW, CYREG_PRT0_SLW

/* Vin_Pot */
.set Vin_Pot__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Vin_Pot__0__MASK, 0x20
.set Vin_Pot__0__PC, CYREG_PRT0_PC5
.set Vin_Pot__0__PORT, 0
.set Vin_Pot__0__SHIFT, 5
.set Vin_Pot__AG, CYREG_PRT0_AG
.set Vin_Pot__AMUX, CYREG_PRT0_AMUX
.set Vin_Pot__BIE, CYREG_PRT0_BIE
.set Vin_Pot__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vin_Pot__BYP, CYREG_PRT0_BYP
.set Vin_Pot__CTL, CYREG_PRT0_CTL
.set Vin_Pot__DM0, CYREG_PRT0_DM0
.set Vin_Pot__DM1, CYREG_PRT0_DM1
.set Vin_Pot__DM2, CYREG_PRT0_DM2
.set Vin_Pot__DR, CYREG_PRT0_DR
.set Vin_Pot__INP_DIS, CYREG_PRT0_INP_DIS
.set Vin_Pot__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vin_Pot__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vin_Pot__LCD_EN, CYREG_PRT0_LCD_EN
.set Vin_Pot__MASK, 0x20
.set Vin_Pot__PORT, 0
.set Vin_Pot__PRT, CYREG_PRT0_PRT
.set Vin_Pot__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vin_Pot__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vin_Pot__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vin_Pot__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vin_Pot__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vin_Pot__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vin_Pot__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vin_Pot__PS, CYREG_PRT0_PS
.set Vin_Pot__SHIFT, 5
.set Vin_Pot__SLW, CYREG_PRT0_SLW

/* Test_Pin */
.set Test_Pin__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Test_Pin__0__MASK, 0x01
.set Test_Pin__0__PC, CYREG_PRT0_PC0
.set Test_Pin__0__PORT, 0
.set Test_Pin__0__SHIFT, 0
.set Test_Pin__AG, CYREG_PRT0_AG
.set Test_Pin__AMUX, CYREG_PRT0_AMUX
.set Test_Pin__BIE, CYREG_PRT0_BIE
.set Test_Pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Test_Pin__BYP, CYREG_PRT0_BYP
.set Test_Pin__CTL, CYREG_PRT0_CTL
.set Test_Pin__DM0, CYREG_PRT0_DM0
.set Test_Pin__DM1, CYREG_PRT0_DM1
.set Test_Pin__DM2, CYREG_PRT0_DM2
.set Test_Pin__DR, CYREG_PRT0_DR
.set Test_Pin__INP_DIS, CYREG_PRT0_INP_DIS
.set Test_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Test_Pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Test_Pin__LCD_EN, CYREG_PRT0_LCD_EN
.set Test_Pin__MASK, 0x01
.set Test_Pin__PORT, 0
.set Test_Pin__PRT, CYREG_PRT0_PRT
.set Test_Pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Test_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Test_Pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Test_Pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Test_Pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Test_Pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Test_Pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Test_Pin__PS, CYREG_PRT0_PS
.set Test_Pin__SHIFT, 0
.set Test_Pin__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_SAR_1_Bypass__0__MASK, 0x10
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 4
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x10
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 4
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x01
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x02

/* CAN_TIMER_TimerUDB */
.set CAN_TIMER_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set CAN_TIMER_TimerUDB_rstSts_stsreg__0__POS, 0
.set CAN_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set CAN_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set CAN_TIMER_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set CAN_TIMER_TimerUDB_rstSts_stsreg__2__POS, 2
.set CAN_TIMER_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set CAN_TIMER_TimerUDB_rstSts_stsreg__3__POS, 3
.set CAN_TIMER_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set CAN_TIMER_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set CAN_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set CAN_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set CAN_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set CAN_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set CAN_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set CAN_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set CAN_TIMER_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Time_Count_CounterUDB */
.set Time_Count_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Time_Count_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Time_Count_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Time_Count_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Time_Count_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Time_Count_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Time_Count_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Time_Count_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Time_Count_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Time_Count_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Time_Count_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Time_Count_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Time_Count_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Time_Count_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Time_Count_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Time_Count_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Time_Count_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Time_Count_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Time_Count_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Time_Count_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Time_Count_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Time_Count_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Time_Count_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Time_Count_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Time_Count_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Time_Count_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Time_Count_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Time_Count_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Time_Count_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Time_Count_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Time_Count_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Time_Count_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Time_Count_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Time_Count_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Time_Count_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Time_Count_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Time_Count_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set Time_Count_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Time_Count_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Time_Count_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Time_Count_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Time_Count_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Time_Count_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Time_Count_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Time_Count_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Time_Count_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Time_Count_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Time_Count_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Time_Count_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Time_Count_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Time_Count_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Time_Count_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Time_Count_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* mcp2515_clk */
.set mcp2515_clk__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set mcp2515_clk__0__MASK, 0x02
.set mcp2515_clk__0__PC, CYREG_PRT0_PC1
.set mcp2515_clk__0__PORT, 0
.set mcp2515_clk__0__SHIFT, 1
.set mcp2515_clk__AG, CYREG_PRT0_AG
.set mcp2515_clk__AMUX, CYREG_PRT0_AMUX
.set mcp2515_clk__BIE, CYREG_PRT0_BIE
.set mcp2515_clk__BIT_MASK, CYREG_PRT0_BIT_MASK
.set mcp2515_clk__BYP, CYREG_PRT0_BYP
.set mcp2515_clk__CTL, CYREG_PRT0_CTL
.set mcp2515_clk__DM0, CYREG_PRT0_DM0
.set mcp2515_clk__DM1, CYREG_PRT0_DM1
.set mcp2515_clk__DM2, CYREG_PRT0_DM2
.set mcp2515_clk__DR, CYREG_PRT0_DR
.set mcp2515_clk__INP_DIS, CYREG_PRT0_INP_DIS
.set mcp2515_clk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set mcp2515_clk__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set mcp2515_clk__LCD_EN, CYREG_PRT0_LCD_EN
.set mcp2515_clk__MASK, 0x02
.set mcp2515_clk__PORT, 0
.set mcp2515_clk__PRT, CYREG_PRT0_PRT
.set mcp2515_clk__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set mcp2515_clk__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set mcp2515_clk__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set mcp2515_clk__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set mcp2515_clk__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set mcp2515_clk__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set mcp2515_clk__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set mcp2515_clk__PS, CYREG_PRT0_PS
.set mcp2515_clk__SHIFT, 1
.set mcp2515_clk__SLW, CYREG_PRT0_SLW

/* Encoder_Count_CounterUDB */
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Encoder_Count_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Encoder_Count_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Encoder_Count_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Encoder_Count_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB09_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000002
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
