reg ram:[64]u32 = 0
ram[addr] = data               // Write
mut read_data = ram[addr]      // Read
