orl.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/orl_0/orl.v,
orl_0.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/orl_0/sim/orl_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
