INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/OneDrive/Desktop/Github/SJSUWork/CMPE 124/Lab 4/CMPE124-Lab4/CMPE124-Lab4.srcs/sources_1/new/counter4Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/OneDrive/Desktop/Github/SJSUWork/CMPE 124/Lab 4/CMPE124-Lab4/CMPE124-Lab4.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/OneDrive/Desktop/Github/SJSUWork/CMPE 124/Lab 4/CMPE124-Lab4/CMPE124-Lab4.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/OneDrive/Desktop/Github/SJSUWork/CMPE 124/Lab 4/CMPE124-Lab4/CMPE124-Lab4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/OneDrive/Desktop/Github/SJSUWork/CMPE 124/Lab 4/CMPE124-Lab4/CMPE124-Lab4.srcs/sources_1/new/rca4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/OneDrive/Desktop/Github/SJSUWork/CMPE 124/Lab 4/CMPE124-Lab4/CMPE124-Lab4.srcs/sim_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/OneDrive/Desktop/Github/SJSUWork/CMPE 124/Lab 4/CMPE124-Lab4/CMPE124-Lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
