#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_012C44D0 .scope module, "PIPELINE_REG_EX_WB" "PIPELINE_REG_EX_WB" 2 1;
 .timescale -9 -12;
v012C5790_0 .net "alu_result_in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v012C5580_0 .var "alu_result_out", 31 0;
v012C56E0_0 .net "clock", 0 0, C4<z>; 0 drivers
v012C57E8_0 .net "mem_data_in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v012C5420_0 .var "mem_data_out", 31 0;
v012C4A80_0 .net "memtoreg_in", 0 0, C4<z>; 0 drivers
v012C4E48_0 .var "memtoreg_out", 0 0;
v012C4AD8_0 .net "rd_in", 4 0, C4<zzzzz>; 0 drivers
v012C4CE8_0 .var "rd_out", 4 0;
v012C5058_0 .net "regwrite_in", 0 0, C4<z>; 0 drivers
v012C4B88_0 .var "regwrite_out", 0 0;
v012C5160_0 .net "reset", 0 0, C4<z>; 0 drivers
E_012D2E20 .event posedge, v012C5160_0, v012C56E0_0;
S_012C41A0 .scope module, "tb_riscv_core_axi" "tb_riscv_core_axi" 3 9;
 .timescale -9 -12;
P_011422DC .param/l "CLK_PERIOD" 3 14, +C4<01010>;
P_011422F0 .param/l "DATA_BASE" 3 20, C4<00010000000000000000000000000000>;
P_01142304 .param/l "DATA_SIZE" 3 22, C4<00000000000000010000000000000000>;
P_01142318 .param/l "RESET_TIME" 3 15, +C4<01100100>;
P_0114232C .param/l "TEST_TIMEOUT" 3 16, +C4<011000011010100000>;
P_01142340 .param/l "TEXT_BASE" 3 19, C4<00000000000000000000000000000000>;
P_01142354 .param/l "TEXT_SIZE" 3 21, C4<00000000000000010000000000000000>;
v0132C860_0 .net "M_AXI_ARADDR", 31 0, v012C5210_0; 1 drivers
v0132CA18_0 .net "M_AXI_ARPROT", 2 0, C4<000>; 1 drivers
v0132C180_0 .var "M_AXI_ARREADY", 0 0;
v0132CA70_0 .net "M_AXI_ARVALID", 0 0, v012C4C90_0; 1 drivers
v0132C1D8_0 .net "M_AXI_AWADDR", 31 0, v012C51B8_0; 1 drivers
v0132C8B8_0 .net "M_AXI_AWPROT", 2 0, C4<000>; 1 drivers
v0132C230_0 .var "M_AXI_AWREADY", 0 0;
v0132C758_0 .net "M_AXI_AWVALID", 0 0, v012C5000_0; 1 drivers
v0132CAC8_0 .net "M_AXI_BREADY", 0 0, v012C4C38_0; 1 drivers
v0132C3E8_0 .var "M_AXI_BRESP", 1 0;
v0132C7B0_0 .var "M_AXI_BVALID", 0 0;
v0132CB78_0 .var "M_AXI_RDATA", 31 0;
v0132C128_0 .net "M_AXI_RREADY", 0 0, v012C4D98_0; 1 drivers
v0132C288_0 .var "M_AXI_RRESP", 1 0;
v0132C440_0 .var "M_AXI_RVALID", 0 0;
v0132C2E0_0 .net "M_AXI_WDATA", 31 0, v012C4920_0; 1 drivers
v0132C338_0 .var "M_AXI_WREADY", 0 0;
v0132C498_0 .net "M_AXI_WSTRB", 3 0, v012C4DF0_0; 1 drivers
v0132C4F0_0 .net "M_AXI_WVALID", 0 0, v012C4B30_0; 1 drivers
v0132D3B8 .array "TEST_PROGRAM", 15 0, 31 0;
v0132D518_0 .var "axi_read_addr", 31 0;
v0132D1A8_0 .var/i "axi_read_count", 31 0;
v0132D468_0 .var "axi_write_addr", 31 0;
v0132CC28_0 .var/i "axi_write_count", 31 0;
v0132D0F8_0 .var "axi_write_data", 31 0;
v0132CFF0_0 .var "axi_write_strb", 3 0;
v0132CE38_0 .var "clk", 0 0;
v0132D4C0_0 .var/i "cycle_count", 31 0;
v0132D258 .array "data_mem", 65535 0, 7 0;
v0132D048_0 .net "debug_alu_result", 31 0, L_0132D7F0; 1 drivers
v0132CDE0_0 .net "debug_branch_taken", 0 0, L_0132DB70; 1 drivers
v0132D2B0_0 .net "debug_branch_target", 31 0, L_0132D9E8; 1 drivers
v0132D308_0 .net "debug_forward_a", 1 0, L_0132D710; 1 drivers
v0132CF40_0 .net "debug_forward_b", 1 0, L_0132D780; 1 drivers
v0132CD30_0 .net "debug_instr", 31 0, L_0132DA58; 1 drivers
v0132D150_0 .net "debug_mem_data", 31 0, L_0132DAC8; 1 drivers
v0132CC80_0 .net "debug_pc", 31 0, L_0132DA20; 1 drivers
v0132CE90_0 .net "debug_stall", 0 0, L_0132DBA8; 1 drivers
v0132D0A0_0 .var/i "fail_count", 31 0;
v0132D410_0 .var/i "instruction_count", 31 0;
v0132CEE8_0 .var/i "pass_count", 31 0;
v0132CF98_0 .var "read_pending", 0 0;
v0132D200_0 .var "rst_n", 0 0;
v0132D570_0 .var "temp_string", 1600 1;
v0132D360_0 .var/i "test_num", 31 0;
v0132CCD8_0 .var/i "test_start_time", 31 0;
v0132CD88_0 .var "test_timeout", 0 0;
v0132C020 .array "text_mem", 65535 0, 7 0;
v0132BA48_0 .var "write_pending", 0 0;
S_012C1148 .scope task, "init_memory" "init_memory" 3 319, 3 319, S_012C41A0;
 .timescale -9 -12;
v0132C5A0_0 .var/i "i", 31 0;
TD_tb_riscv_core_axi.init_memory ;
    %set/v v0132C5A0_0, 0, 32;
T_0.0 ;
    %load/v 8, v0132C5A0_0, 32;
   %cmpi/s 8, 64, 32;
    %jmp/0xz T_0.1, 5;
    %load/v 8, v0132C5A0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz  T_0.2, 5;
    %ix/getv/s 3, v0132C5A0_0;
    %jmp/1 T_0.4, 4;
    %ix/get/s 0, 0, 2;
T_0.4 ;
    %load/avx.p 8, v0132D3B8, 0;
    %load/avx.p 9, v0132D3B8, 0;
    %load/avx.p 10, v0132D3B8, 0;
    %load/avx.p 11, v0132D3B8, 0;
    %load/avx.p 12, v0132D3B8, 0;
    %load/avx.p 13, v0132D3B8, 0;
    %load/avx.p 14, v0132D3B8, 0;
    %load/avx.p 15, v0132D3B8, 0;
; Save base=8 wid=8 in lookaside.
    %load/v 16, v0132C5A0_0, 32;
    %mov 48, 47, 1;
    %mov 49, 47, 1;
    %mov 50, 47, 1;
    %mov 51, 47, 1;
    %muli 16, 4, 36;
    %ix/get/s 3, 16, 36;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 8, 8;
t_0 ;
    %movi 8, 8, 5;
    %ix/getv/s 3, v0132C5A0_0;
    %jmp/1 T_0.5, 4;
    %ix/get/s 0, 8, 5;
T_0.5 ;
    %load/avx.p 8, v0132D3B8, 0;
    %load/avx.p 9, v0132D3B8, 0;
    %load/avx.p 10, v0132D3B8, 0;
    %load/avx.p 11, v0132D3B8, 0;
    %load/avx.p 12, v0132D3B8, 0;
    %load/avx.p 13, v0132D3B8, 0;
    %load/avx.p 14, v0132D3B8, 0;
    %load/avx.p 15, v0132D3B8, 0;
; Save base=8 wid=8 in lookaside.
    %load/v 16, v0132C5A0_0, 32;
    %mov 48, 47, 1;
    %mov 49, 47, 1;
    %mov 50, 47, 1;
    %mov 51, 47, 1;
    %muli 16, 4, 36;
    %addi 16, 1, 36;
    %ix/get/s 3, 16, 36;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 8, 8;
t_1 ;
    %movi 8, 16, 6;
    %ix/getv/s 3, v0132C5A0_0;
    %jmp/1 T_0.6, 4;
    %ix/get/s 0, 8, 6;
T_0.6 ;
    %load/avx.p 8, v0132D3B8, 0;
    %load/avx.p 9, v0132D3B8, 0;
    %load/avx.p 10, v0132D3B8, 0;
    %load/avx.p 11, v0132D3B8, 0;
    %load/avx.p 12, v0132D3B8, 0;
    %load/avx.p 13, v0132D3B8, 0;
    %load/avx.p 14, v0132D3B8, 0;
    %load/avx.p 15, v0132D3B8, 0;
; Save base=8 wid=8 in lookaside.
    %load/v 16, v0132C5A0_0, 32;
    %mov 48, 47, 1;
    %mov 49, 47, 1;
    %mov 50, 47, 1;
    %mov 51, 47, 1;
    %muli 16, 4, 36;
    %addi 16, 2, 36;
    %ix/get/s 3, 16, 36;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 8, 8;
t_2 ;
    %movi 8, 24, 6;
    %ix/getv/s 3, v0132C5A0_0;
    %jmp/1 T_0.7, 4;
    %ix/get/s 0, 8, 6;
T_0.7 ;
    %load/avx.p 8, v0132D3B8, 0;
    %load/avx.p 9, v0132D3B8, 0;
    %load/avx.p 10, v0132D3B8, 0;
    %load/avx.p 11, v0132D3B8, 0;
    %load/avx.p 12, v0132D3B8, 0;
    %load/avx.p 13, v0132D3B8, 0;
    %load/avx.p 14, v0132D3B8, 0;
    %load/avx.p 15, v0132D3B8, 0;
; Save base=8 wid=8 in lookaside.
    %load/v 16, v0132C5A0_0, 32;
    %mov 48, 47, 1;
    %mov 49, 47, 1;
    %mov 50, 47, 1;
    %mov 51, 47, 1;
    %muli 16, 4, 36;
    %addi 16, 3, 36;
    %ix/get/s 3, 16, 36;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 8, 8;
t_3 ;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0132C5A0_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %muli 8, 4, 36;
    %ix/get/s 3, 8, 36;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 0, 8;
t_4 ;
    %load/v 8, v0132C5A0_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %muli 8, 4, 36;
    %addi 8, 1, 36;
    %ix/get/s 3, 8, 36;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 0, 8;
t_5 ;
    %load/v 8, v0132C5A0_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %muli 8, 4, 36;
    %addi 8, 2, 36;
    %ix/get/s 3, 8, 36;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 0, 8;
t_6 ;
    %load/v 8, v0132C5A0_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %muli 8, 4, 36;
    %addi 8, 3, 36;
    %ix/get/s 3, 8, 36;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 0, 8;
t_7 ;
T_0.3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0132C5A0_0, 32;
    %set/v v0132C5A0_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %movi 8, 256, 32;
    %set/v v0132C5A0_0, 8, 32;
T_0.8 ;
    %load/v 8, v0132C5A0_0, 32;
    %movi 40, 65536, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_0.9, 5;
    %ix/getv/s 3, v0132C5A0_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 0, 8;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0132C5A0_0, 32;
    %set/v v0132C5A0_0, 8, 32;
    %jmp T_0.8;
T_0.9 ;
    %set/v v0132C5A0_0, 0, 32;
T_0.10 ;
    %load/v 8, v0132C5A0_0, 32;
    %movi 40, 65536, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_0.11, 5;
    %ix/getv/s 3, v0132C5A0_0;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v0132D258, 0, 8;
t_9 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0132C5A0_0, 32;
    %set/v v0132C5A0_0, 8, 32;
    %jmp T_0.10;
T_0.11 ;
    %end;
S_012C0A60 .scope task, "log_test_fail" "log_test_fail" 3 373, 3 373, S_012C41A0;
 .timescale -9 -12;
v0132C700_0 .var "details", 1280 1;
v0132C650_0 .var "test_name", 640 1;
TD_tb_riscv_core_axi.log_test_fail ;
    %load/v 8, v0132D0A0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132D0A0_0, 8, 32;
    %vpi_call 3 378 "$display", "[FAIL] %s - %s", v0132C650_0, v0132C700_0;
    %vpi_func 3 379 "$time", 8, 65;
    %load/v 73, v0132CCD8_0, 32;
    %movi 105, 0, 33;
    %sub 8, 73, 65;
    %movi 73, 10, 65;
    %div 8, 73, 65;
    %vpi_call 3 379 "$display", "Duration: %0d cycles", T<8,65,u>;
    %vpi_call 3 380 "$display", "--------------------------------------------------------";
    %end;
S_012C10C0 .scope task, "log_test_pass" "log_test_pass" 3 362, 3 362, S_012C41A0;
 .timescale -9 -12;
v0132C808_0 .var "details", 1280 1;
v0132C9C0_0 .var "test_name", 640 1;
TD_tb_riscv_core_axi.log_test_pass ;
    %load/v 8, v0132CEE8_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132CEE8_0, 8, 32;
    %vpi_call 3 367 "$display", "[PASS] %s - %s", v0132C9C0_0, v0132C808_0;
    %vpi_func 3 368 "$time", 8, 65;
    %load/v 73, v0132CCD8_0, 32;
    %movi 105, 0, 33;
    %sub 8, 73, 65;
    %movi 73, 10, 65;
    %div 8, 73, 65;
    %vpi_call 3 368 "$display", "Duration: %0d cycles", T<8,65,u>;
    %vpi_call 3 369 "$display", "--------------------------------------------------------";
    %end;
S_012C0E18 .scope task, "log_test_start" "log_test_start" 3 350, 3 350, S_012C41A0;
 .timescale -9 -12;
v0132C968_0 .var "test_name", 640 1;
TD_tb_riscv_core_axi.log_test_start ;
    %load/v 8, v0132D360_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132D360_0, 8, 32;
    %vpi_func 3 354 "$time", 8, 64;
    %set/v v0132CCD8_0, 8, 32;
    %vpi_call 3 355 "$display", "========================================================";
    %vpi_call 3 356 "$display", "TEST %0d: %s", v0132D360_0, v0132C968_0;
    %vpi_call 3 357 "$display", "Start Time: %t", $time;
    %vpi_call 3 358 "$display", "--------------------------------------------------------";
    %end;
S_012C1610 .scope task, "test_alu_operations" "test_alu_operations" 3 500, 3 500, S_012C41A0;
 .timescale -9 -12;
v0132C910_0 .var/i "alu_ops_detected", 31 0;
v0132CB20_0 .var/i "i", 31 0;
TD_tb_riscv_core_axi.test_alu_operations ;
    %movi 8, 1415934836, 32;
    %movi 40, 1869509408, 32;
    %movi 72, 1918989417, 32;
    %movi 104, 542077029, 32;
    %movi 136, 4279381, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C968_0, 8, 640;
    %fork TD_tb_riscv_core_axi.log_test_start, S_012C0E18;
    %join;
    %set/v v0132D200_0, 0, 1;
    %delay 100000, 0;
    %set/v v0132D200_0, 1, 1;
    %delay 150000, 0;
    %set/v v0132C910_0, 0, 32;
    %set/v v0132CB20_0, 0, 32;
T_4.12 ;
    %load/v 8, v0132CB20_0, 32;
   %cmpi/s 8, 100, 32;
    %jmp/0xz T_4.13, 5;
    %wait E_012D3620;
    %load/v 8, v0132D4C0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132D4C0_0, 8, 32;
    %load/v 8, v0132D048_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 6, 1;
    %mov 8, 6, 1;
    %load/v 9, v0132D048_0, 32;
    %cmp/u 9, 2, 32;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.14, 8;
    %load/v 8, v0132C910_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132C910_0, 8, 32;
T_4.14 ;
    %load/v 8, v0132CB20_0, 32;
    %movi 40, 25, 32;
    %mod/s 8, 40, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %vpi_call 3 527 "$display", "[INFO] Cycle %0d: PC=0x%08h, ALU=0x%08h, ForwardA=%b, ForwardB=%b", v0132CB20_0, v0132CC80_0, v0132D048_0, v0132D308_0, v0132CF40_0;
T_4.16 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0132CB20_0, 32;
    %set/v v0132CB20_0, 8, 32;
    %jmp T_4.12;
T_4.13 ;
    %load/v 8, v0132C910_0, 32;
    %cmp/s 0, 8, 32;
    %jmp/0xz  T_4.18, 5;
    %set/v v0132D570_0, 0, 1600;
    %vpi_call 3 535 "$sformat", v0132D570_0, "%0d ALU operations detected", v0132C910_0;
    %movi 8, 1768910451, 32;
    %movi 40, 1701994868, 32;
    %movi 72, 1428180848, 32;
    %movi 104, 16716, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C9C0_0, 8, 640;
    %load/v 648, v0132D570_0, 1600;
    %set/v v0132C808_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_pass, S_012C10C0;
    %join;
    %vpi_call 3 539 "$display", "Final Debug Info:";
    %vpi_call 3 540 "$display", "  PC: 0x%08h", v0132CC80_0;
    %vpi_call 3 541 "$display", "  Instruction: 0x%08h", v0132CD30_0;
    %vpi_call 3 542 "$display", "  ALU Result: 0x%08h", v0132D048_0;
    %vpi_call 3 543 "$display", "  Stall: %b", v0132CE90_0;
    %jmp T_4.19;
T_4.18 ;
    %movi 8, 1768910451, 32;
    %movi 40, 1701994868, 32;
    %movi 72, 1428180848, 32;
    %movi 104, 16716, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C650_0, 8, 640;
    %movi 648, 1668572516, 32;
    %movi 680, 1684370533, 32;
    %movi 712, 1869509408, 32;
    %movi 744, 1918989417, 32;
    %movi 776, 544174181, 32;
    %movi 808, 541150293, 32;
    %movi 840, 20079, 32;
    %movi 872, 0, 32;
    %movi 904, 0, 32;
    %movi 936, 0, 32;
    %movi 968, 0, 32;
    %movi 1000, 0, 32;
    %movi 1032, 0, 32;
    %movi 1064, 0, 32;
    %movi 1096, 0, 32;
    %movi 1128, 0, 32;
    %movi 1160, 0, 32;
    %movi 1192, 0, 32;
    %movi 1224, 0, 32;
    %movi 1256, 0, 32;
    %movi 1288, 0, 32;
    %movi 1320, 0, 32;
    %movi 1352, 0, 32;
    %movi 1384, 0, 32;
    %movi 1416, 0, 32;
    %movi 1448, 0, 32;
    %movi 1480, 0, 32;
    %movi 1512, 0, 32;
    %movi 1544, 0, 32;
    %movi 1576, 0, 32;
    %movi 1608, 0, 32;
    %movi 1640, 0, 32;
    %movi 1672, 0, 32;
    %movi 1704, 0, 32;
    %movi 1736, 0, 32;
    %movi 1768, 0, 32;
    %movi 1800, 0, 32;
    %movi 1832, 0, 32;
    %movi 1864, 0, 32;
    %movi 1896, 0, 32;
    %set/v v0132C700_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_fail, S_012C0A60;
    %join;
T_4.19 ;
    %end;
S_012C3C50 .scope task, "test_axi_interface" "test_axi_interface" 3 586, 3 586, S_012C41A0;
 .timescale -9 -12;
v0132CBD0_0 .var/i "i", 31 0;
v0132C5F8_0 .var/i "read_transactions", 31 0;
v0132C548_0 .var/i "write_transactions", 31 0;
TD_tb_riscv_core_axi.test_axi_interface ;
    %movi 8, 1415934836, 32;
    %movi 40, 1633903904, 32;
    %movi 72, 1952805478, 32;
    %movi 104, 1226852718, 32;
    %movi 136, 16728, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C968_0, 8, 640;
    %fork TD_tb_riscv_core_axi.log_test_start, S_012C0E18;
    %join;
    %set/v v0132D200_0, 0, 1;
    %delay 100000, 0;
    %set/v v0132D200_0, 1, 1;
    %delay 200000, 0;
    %set/v v0132C5F8_0, 0, 32;
    %set/v v0132C548_0, 0, 32;
    %set/v v0132CBD0_0, 0, 32;
T_5.20 ;
    %load/v 8, v0132CBD0_0, 32;
   %cmpi/s 8, 300, 32;
    %jmp/0xz T_5.21, 5;
    %wait E_012D3620;
    %load/v 8, v0132D4C0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132D4C0_0, 8, 32;
    %load/v 8, v0132CA70_0, 1;
    %load/v 9, v0132C180_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.22, 8;
    %load/v 8, v0132C5F8_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132C5F8_0, 8, 32;
T_5.22 ;
    %load/v 8, v0132C758_0, 1;
    %load/v 9, v0132C230_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.24, 8;
    %load/v 8, v0132C548_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132C548_0, 8, 32;
T_5.24 ;
    %load/v 8, v0132CBD0_0, 32;
    %movi 40, 50, 32;
    %mod/s 8, 40, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %load/v 9, v0132CBD0_0, 32;
    %cmp/s 0, 9, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.26, 8;
    %vpi_call 3 615 "$display", "[INFO] After %0d cycles: %0d reads, %0d writes", v0132CBD0_0, v0132C5F8_0, v0132C548_0;
T_5.26 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0132CBD0_0, 32;
    %set/v v0132CBD0_0, 8, 32;
    %jmp T_5.20;
T_5.21 ;
    %vpi_call 3 621 "$display", "AXI Transaction Summary:";
    %vpi_call 3 622 "$display", "  Read Transactions: %0d", v0132C5F8_0;
    %vpi_call 3 623 "$display", "  Write Transactions: %0d", v0132C548_0;
    %vpi_call 3 624 "$display", "  Total Cycles: %0d", v0132CBD0_0;
    %load/v 8, v0132C5F8_0, 32;
    %cmp/s 0, 8, 32;
    %jmp/0xz  T_5.28, 5;
    %set/v v0132D570_0, 0, 1600;
    %vpi_call 3 628 "$sformat", v0132D570_0, "AXI interface functional with %0d read transactions", v0132C5F8_0;
    %movi 8, 1717658469, 32;
    %movi 40, 1853121906, 32;
    %movi 72, 1481187401, 32;
    %movi 104, 65, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C9C0_0, 8, 640;
    %load/v 648, v0132D570_0, 1600;
    %set/v v0132C808_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_pass, S_012C10C0;
    %join;
    %jmp T_5.29;
T_5.28 ;
    %movi 8, 1717658469, 32;
    %movi 40, 1853121906, 32;
    %movi 72, 1481187401, 32;
    %movi 104, 65, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C650_0, 8, 640;
    %movi 648, 1768910451, 32;
    %movi 680, 1935762292, 32;
    %movi 712, 1953653102, 32;
    %movi 744, 1700881440, 32;
    %movi 776, 1481187442, 32;
    %movi 808, 1315905601, 32;
    %movi 840, 0, 32;
    %movi 872, 0, 32;
    %movi 904, 0, 32;
    %movi 936, 0, 32;
    %movi 968, 0, 32;
    %movi 1000, 0, 32;
    %movi 1032, 0, 32;
    %movi 1064, 0, 32;
    %movi 1096, 0, 32;
    %movi 1128, 0, 32;
    %movi 1160, 0, 32;
    %movi 1192, 0, 32;
    %movi 1224, 0, 32;
    %movi 1256, 0, 32;
    %movi 1288, 0, 32;
    %movi 1320, 0, 32;
    %movi 1352, 0, 32;
    %movi 1384, 0, 32;
    %movi 1416, 0, 32;
    %movi 1448, 0, 32;
    %movi 1480, 0, 32;
    %movi 1512, 0, 32;
    %movi 1544, 0, 32;
    %movi 1576, 0, 32;
    %movi 1608, 0, 32;
    %movi 1640, 0, 32;
    %movi 1672, 0, 32;
    %movi 1704, 0, 32;
    %movi 1736, 0, 32;
    %movi 1768, 0, 32;
    %movi 1800, 0, 32;
    %movi 1832, 0, 32;
    %movi 1864, 0, 32;
    %movi 1896, 0, 32;
    %set/v v0132C700_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_fail, S_012C0A60;
    %join;
T_5.29 ;
    %end;
S_012C45E0 .scope task, "test_instruction_fetch" "test_instruction_fetch" 3 451, 3 451, S_012C41A0;
 .timescale -9 -12;
v0132C390_0 .var/i "fetch_count", 31 0;
v0132C6A8_0 .var/i "i", 31 0;
TD_tb_riscv_core_axi.test_instruction_fetch ;
    %movi 8, 1415934836, 32;
    %movi 40, 1952671776, 32;
    %movi 72, 1847608933, 32;
    %movi 104, 1668573551, 32;
    %movi 136, 1937011317, 32;
    %movi 168, 18798, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C968_0, 8, 640;
    %fork TD_tb_riscv_core_axi.log_test_start, S_012C0E18;
    %join;
    %set/v v0132D200_0, 0, 1;
    %delay 100000, 0;
    %set/v v0132D200_0, 1, 1;
    %delay 100000, 0;
    %set/v v0132C390_0, 0, 32;
    %set/v v0132C6A8_0, 0, 32;
T_6.30 ;
    %load/v 8, v0132C6A8_0, 32;
   %cmpi/s 8, 50, 32;
    %jmp/0xz T_6.31, 5;
    %wait E_012D3620;
    %load/v 8, v0132D4C0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132D4C0_0, 8, 32;
    %load/v 8, v0132CA70_0, 1;
    %load/v 9, v0132C180_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.32, 8;
    %load/v 8, v0132C390_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132C390_0, 8, 32;
    %vpi_call 3 474 "$display", "[INFO] Fetch %0d: addr=0x%08h", v0132C390_0, v0132C860_0;
T_6.32 ;
    %load/v 8, v0132C6A8_0, 32;
    %movi 40, 10, 32;
    %mod/s 8, 40, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_6.34, 4;
    %vpi_call 3 479 "$display", "[INFO] Cycle %0d: PC=0x%08h, Instr=0x%08h, Stall=%b", v0132C6A8_0, v0132CC80_0, v0132CD30_0, v0132CE90_0;
T_6.34 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0132C6A8_0, 32;
    %set/v v0132C6A8_0, 8, 32;
    %jmp T_6.30;
T_6.31 ;
    %load/v 8, v0132C390_0, 32;
    %cmp/s 0, 8, 32;
    %jmp/0xz  T_6.36, 5;
    %set/v v0132D570_0, 0, 1600;
    %vpi_call 3 487 "$sformat", v0132D570_0, "%0d instructions fetched successfully", v0132C390_0;
    %movi 8, 1702126440, 32;
    %movi 40, 1869488198, 32;
    %movi 72, 1969452137, 32;
    %movi 104, 1853060210, 32;
    %movi 136, 73, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C9C0_0, 8, 640;
    %load/v 648, v0132D570_0, 1600;
    %set/v v0132C808_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_pass, S_012C10C0;
    %join;
    %jmp T_6.37;
T_6.36 ;
    %movi 8, 1702126440, 32;
    %movi 40, 1869488198, 32;
    %movi 72, 1969452137, 32;
    %movi 104, 1853060210, 32;
    %movi 136, 73, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C650_0, 8, 640;
    %movi 648, 1667786084, 32;
    %movi 680, 543581556, 32;
    %movi 712, 1768910451, 32;
    %movi 744, 1920295796, 32;
    %movi 776, 1768846196, 32;
    %movi 808, 5140256, 32;
    %movi 840, 0, 32;
    %movi 872, 0, 32;
    %movi 904, 0, 32;
    %movi 936, 0, 32;
    %movi 968, 0, 32;
    %movi 1000, 0, 32;
    %movi 1032, 0, 32;
    %movi 1064, 0, 32;
    %movi 1096, 0, 32;
    %movi 1128, 0, 32;
    %movi 1160, 0, 32;
    %movi 1192, 0, 32;
    %movi 1224, 0, 32;
    %movi 1256, 0, 32;
    %movi 1288, 0, 32;
    %movi 1320, 0, 32;
    %movi 1352, 0, 32;
    %movi 1384, 0, 32;
    %movi 1416, 0, 32;
    %movi 1448, 0, 32;
    %movi 1480, 0, 32;
    %movi 1512, 0, 32;
    %movi 1544, 0, 32;
    %movi 1576, 0, 32;
    %movi 1608, 0, 32;
    %movi 1640, 0, 32;
    %movi 1672, 0, 32;
    %movi 1704, 0, 32;
    %movi 1736, 0, 32;
    %movi 1768, 0, 32;
    %movi 1800, 0, 32;
    %movi 1832, 0, 32;
    %movi 1864, 0, 32;
    %movi 1896, 0, 32;
    %set/v v0132C700_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_fail, S_012C0A60;
    %join;
T_6.37 ;
    %load/v 8, v0132CC80_0, 32;
    %cmp/u 0, 8, 32;
    %jmp/0xz  T_6.38, 5;
    %vpi_call 3 495 "$display", "[INFO] PC is advancing: 0x%08h", v0132CC80_0;
T_6.38 ;
    %end;
S_012C4558 .scope task, "test_memory_access" "test_memory_access" 3 550, 3 550, S_012C41A0;
 .timescale -9 -12;
v01329118_0 .var/i "timeout_counter", 31 0;
TD_tb_riscv_core_axi.test_memory_access ;
    %movi 8, 1415934836, 32;
    %movi 40, 1702064928, 32;
    %movi 72, 541156195, 32;
    %movi 104, 1836020345, 32;
    %movi 136, 19813, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C968_0, 8, 640;
    %fork TD_tb_riscv_core_axi.log_test_start, S_012C0E18;
    %join;
    %set/v v0132D200_0, 0, 1;
    %delay 100000, 0;
    %set/v v0132D200_0, 1, 1;
    %movi 8, 268435456, 32;
    %set/v v01329380_0, 8, 32;
    %movi 8, 305419896, 32;
    %set/v v01329BC0_0, 8, 32;
    %set/v v01329AB8_0, 1, 4;
    %fork TD_tb_riscv_core_axi.write_memory, S_012C4090;
    %join;
    %set/v v01329118_0, 0, 32;
T_7.40 ;
    %load/v 8, v01329118_0, 32;
   %cmpi/s 8, 200, 32;
    %jmp/0xz T_7.41, 5;
    %wait E_012D3620;
    %load/v 8, v0132D4C0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132D4C0_0, 8, 32;
    %load/v 8, v01329118_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v01329118_0, 8, 32;
    %load/v 8, v0132CA70_0, 1;
    %load/v 9, v0132C758_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.42, 8;
    %movi 8, 1667593075, 32;
    %movi 40, 2032157027, 32;
    %movi 72, 1701670770, 32;
    %movi 104, 77, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C9C0_0, 8, 640;
    %movi 648, 1953068645, 32;
    %movi 680, 1931501923, 32;
    %movi 712, 1667571817, 32;
    %movi 744, 1701996129, 32;
    %movi 776, 543780468, 32;
    %movi 808, 4282441, 32;
    %movi 840, 0, 32;
    %movi 872, 0, 32;
    %movi 904, 0, 32;
    %movi 936, 0, 32;
    %movi 968, 0, 32;
    %movi 1000, 0, 32;
    %movi 1032, 0, 32;
    %movi 1064, 0, 32;
    %movi 1096, 0, 32;
    %movi 1128, 0, 32;
    %movi 1160, 0, 32;
    %movi 1192, 0, 32;
    %movi 1224, 0, 32;
    %movi 1256, 0, 32;
    %movi 1288, 0, 32;
    %movi 1320, 0, 32;
    %movi 1352, 0, 32;
    %movi 1384, 0, 32;
    %movi 1416, 0, 32;
    %movi 1448, 0, 32;
    %movi 1480, 0, 32;
    %movi 1512, 0, 32;
    %movi 1544, 0, 32;
    %movi 1576, 0, 32;
    %movi 1608, 0, 32;
    %movi 1640, 0, 32;
    %movi 1672, 0, 32;
    %movi 1704, 0, 32;
    %movi 1736, 0, 32;
    %movi 1768, 0, 32;
    %movi 1800, 0, 32;
    %movi 1832, 0, 32;
    %movi 1864, 0, 32;
    %movi 1896, 0, 32;
    %set/v v0132C808_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_pass, S_012C10C0;
    %join;
    %vpi_call 3 573 "$display", "  AXI activity detected after %0d cycles", v01329118_0;
    %vpi_call 3 574 "$display", "  Read: %b, Write: %b", v0132CA70_0, v0132C758_0;
    %disable S_012C4558;
T_7.42 ;
    %jmp T_7.40;
T_7.41 ;
    %movi 8, 200, 32;
    %load/v 40, v01329118_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_7.44, 5;
    %movi 8, 1667593075, 32;
    %movi 40, 2032157027, 32;
    %movi 72, 1701670770, 32;
    %movi 104, 77, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C650_0, 8, 640;
    %movi 648, 1668048243, 32;
    %movi 680, 807428985, 32;
    %movi 712, 1847603760, 32;
    %movi 744, 1701060713, 32;
    %movi 776, 1952801652, 32;
    %movi 808, 1931502693, 32;
    %movi 840, 1953066862, 32;
    %movi 872, 1853055331, 32;
    %movi 904, 544502369, 32;
    %movi 936, 541153353, 32;
    %movi 968, 20079, 32;
    %movi 1000, 0, 32;
    %movi 1032, 0, 32;
    %movi 1064, 0, 32;
    %movi 1096, 0, 32;
    %movi 1128, 0, 32;
    %movi 1160, 0, 32;
    %movi 1192, 0, 32;
    %movi 1224, 0, 32;
    %movi 1256, 0, 32;
    %movi 1288, 0, 32;
    %movi 1320, 0, 32;
    %movi 1352, 0, 32;
    %movi 1384, 0, 32;
    %movi 1416, 0, 32;
    %movi 1448, 0, 32;
    %movi 1480, 0, 32;
    %movi 1512, 0, 32;
    %movi 1544, 0, 32;
    %movi 1576, 0, 32;
    %movi 1608, 0, 32;
    %movi 1640, 0, 32;
    %movi 1672, 0, 32;
    %movi 1704, 0, 32;
    %movi 1736, 0, 32;
    %movi 1768, 0, 32;
    %movi 1800, 0, 32;
    %movi 1832, 0, 32;
    %movi 1864, 0, 32;
    %movi 1896, 0, 32;
    %set/v v0132C700_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_fail, S_012C0A60;
    %join;
T_7.44 ;
    %end;
S_012C4448 .scope task, "test_reset" "test_reset" 3 392, 3 392, S_012C41A0;
 .timescale -9 -12;
v01329B10_0 .var/i "i", 31 0;
v01329B68_0 .var/i "reset_time", 31 0;
E_012D3620 .event posedge, v012C4EA0_0;
TD_tb_riscv_core_axi.test_reset ;
    %movi 8, 1415934836, 32;
    %movi 40, 1936028704, 32;
    %movi 72, 21093, 32;
    %movi 104, 0, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C968_0, 8, 640;
    %fork TD_tb_riscv_core_axi.log_test_start, S_012C0E18;
    %join;
    %set/v v0132D200_0, 0, 1;
    %vpi_func 3 400 "$time", 8, 64;
    %set/v v01329B68_0, 8, 32;
    %vpi_call 3 403 "$display", "[INFO] During reset (at time %t):", $time;
    %vpi_call 3 404 "$display", "  PC: 0x%08h", v0132CC80_0;
    %vpi_call 3 405 "$display", "  Stall: %b", v0132CE90_0;
    %vpi_call 3 406 "$display", "  Note: AXI transactions may happen asynchronously";
    %delay 100000, 0;
    %vpi_call 3 412 "$display", "[INFO] Before releasing reset:";
    %vpi_call 3 413 "$display", "  PC: 0x%08h", v0132CC80_0;
    %vpi_call 3 414 "$display", "  Stall: %b", v0132CE90_0;
    %set/v v0132D200_0, 1, 1;
    %delay 30000, 0;
    %vpi_call 3 422 "$display", "[INFO] Immediately after releasing reset:";
    %vpi_call 3 423 "$display", "  PC: 0x%08h", v0132CC80_0;
    %vpi_call 3 424 "$display", "  Stall: %b", v0132CE90_0;
    %vpi_call 3 425 "$display", "  AXI ARVALID: %b", v0132CA70_0;
    %set/v v01329B10_0, 0, 32;
T_8.46 ;
    %load/v 8, v01329B10_0, 32;
   %cmpi/s 8, 20, 32;
    %jmp/0xz T_8.47, 5;
    %wait E_012D3620;
    %load/v 8, v0132CA70_0, 1;
    %cmpi/u 8, 1, 1;
    %mov 8, 6, 1;
    %load/v 9, v0132CC80_0, 32;
    %cmpi/u 9, 0, 32;
    %inv 6, 1;
    %or 8, 6, 1;
    %jmp/0xz  T_8.48, 8;
    %vpi_call 3 433 "$display", "[INFO] CPU active after %0d cycles at PC=0x%08h", v01329B10_0, v0132CC80_0;
    %movi 8, 1415934836, 32;
    %movi 40, 1936028704, 32;
    %movi 72, 21093, 32;
    %movi 104, 0, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C9C0_0, 8, 640;
    %movi 648, 1702061428, 32;
    %movi 680, 1701978226, 32;
    %movi 712, 543254132, 32;
    %movi 744, 1953068645, 32;
    %movi 776, 1696620899, 32;
    %movi 808, 1701011821, 32;
    %movi 840, 1347756130, 32;
    %movi 872, 67, 32;
    %movi 904, 0, 32;
    %movi 936, 0, 32;
    %movi 968, 0, 32;
    %movi 1000, 0, 32;
    %movi 1032, 0, 32;
    %movi 1064, 0, 32;
    %movi 1096, 0, 32;
    %movi 1128, 0, 32;
    %movi 1160, 0, 32;
    %movi 1192, 0, 32;
    %movi 1224, 0, 32;
    %movi 1256, 0, 32;
    %movi 1288, 0, 32;
    %movi 1320, 0, 32;
    %movi 1352, 0, 32;
    %movi 1384, 0, 32;
    %movi 1416, 0, 32;
    %movi 1448, 0, 32;
    %movi 1480, 0, 32;
    %movi 1512, 0, 32;
    %movi 1544, 0, 32;
    %movi 1576, 0, 32;
    %movi 1608, 0, 32;
    %movi 1640, 0, 32;
    %movi 1672, 0, 32;
    %movi 1704, 0, 32;
    %movi 1736, 0, 32;
    %movi 1768, 0, 32;
    %movi 1800, 0, 32;
    %movi 1832, 0, 32;
    %movi 1864, 0, 32;
    %movi 1896, 0, 32;
    %set/v v0132C808_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_pass, S_012C10C0;
    %join;
T_8.48 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v01329B10_0, 32;
    %set/v v01329B10_0, 8, 32;
    %jmp T_8.46;
T_8.47 ;
    %vpi_call 3 440 "$display", "[WARNING] CPU may be stalled or waiting for memory";
    %vpi_call 3 441 "$display", "  Final PC: 0x%08h", v0132CC80_0;
    %vpi_call 3 442 "$display", "  Final Stall: %b", v0132CE90_0;
    %vpi_call 3 443 "$display", "  Final AXI ARVALID: %b", v0132CA70_0;
    %movi 8, 1415934836, 32;
    %movi 40, 1936028704, 32;
    %movi 72, 21093, 32;
    %movi 104, 0, 32;
    %movi 136, 0, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %movi 264, 0, 32;
    %movi 296, 0, 32;
    %movi 328, 0, 32;
    %movi 360, 0, 32;
    %movi 392, 0, 32;
    %movi 424, 0, 32;
    %movi 456, 0, 32;
    %movi 488, 0, 32;
    %movi 520, 0, 32;
    %movi 552, 0, 32;
    %movi 584, 0, 32;
    %movi 616, 0, 32;
    %set/v v0132C9C0_0, 8, 640;
    %movi 648, 1869773097, 32;
    %movi 680, 544040301, 32;
    %movi 712, 1679843961, 32;
    %movi 744, 1634495589, 32;
    %movi 776, 1696625524, 32;
    %movi 808, 1635328098, 32;
    %movi 840, 1347756141, 32;
    %movi 872, 1679829059, 32;
    %movi 904, 1818588261, 32;
    %movi 936, 1668246896, 32;
    %movi 968, 1852007712, 32;
    %movi 1000, 1701934437, 32;
    %movi 1032, 1702109299, 32;
    %movi 1064, 5399923, 32;
    %movi 1096, 0, 32;
    %movi 1128, 0, 32;
    %movi 1160, 0, 32;
    %movi 1192, 0, 32;
    %movi 1224, 0, 32;
    %movi 1256, 0, 32;
    %movi 1288, 0, 32;
    %movi 1320, 0, 32;
    %movi 1352, 0, 32;
    %movi 1384, 0, 32;
    %movi 1416, 0, 32;
    %movi 1448, 0, 32;
    %movi 1480, 0, 32;
    %movi 1512, 0, 32;
    %movi 1544, 0, 32;
    %movi 1576, 0, 32;
    %movi 1608, 0, 32;
    %movi 1640, 0, 32;
    %movi 1672, 0, 32;
    %movi 1704, 0, 32;
    %movi 1736, 0, 32;
    %movi 1768, 0, 32;
    %movi 1800, 0, 32;
    %movi 1832, 0, 32;
    %movi 1864, 0, 32;
    %movi 1896, 0, 32;
    %set/v v0132C808_0, 648, 1280;
    %fork TD_tb_riscv_core_axi.log_test_pass, S_012C10C0;
    %join;
    %end;
S_012C4090 .scope task, "write_memory" "write_memory" 3 290, 3 290, S_012C41A0;
 .timescale -9 -12;
v01329380_0 .var "addr", 31 0;
v01329BC0_0 .var "data", 31 0;
v01329170_0 .var/i "offset", 31 0;
v01329AB8_0 .var "strb", 3 0;
TD_tb_riscv_core_axi.write_memory ;
    %load/v 8, v01329380_0, 32;
    %cmp/u 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v01329380_0, 32;
    %mov 41, 0, 1;
    %movi 42, 65536, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.50, 8;
    %load/v 8, v01329380_0, 32;
    %mov 40, 0, 1;
    %set/v v01329170_0, 8, 32;
    %load/v 8, v01329AB8_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01329170_0, 32;
    %movi 41, 65536, 32;
    %cmp/u 9, 41, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.52, 8;
    %load/v 8, v01329BC0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0/s 16, v01329170_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 8, 8;
t_10 ;
T_9.52 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.54, 4;
    %load/x1p 8, v01329AB8_0, 1;
    %jmp T_9.55;
T_9.54 ;
    %mov 8, 2, 1;
T_9.55 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01329170_0, 32;
    %mov 41, 0, 1;
    %addi 9, 1, 33;
    %movi 42, 65536, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.56, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.58, 4;
    %load/x1p 8, v01329BC0_0, 8;
    %jmp T_9.59;
T_9.58 ;
    %mov 8, 2, 8;
T_9.59 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0/s 16, v01329170_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_11, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 8, 8;
t_11 ;
T_9.56 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.60, 4;
    %load/x1p 8, v01329AB8_0, 1;
    %jmp T_9.61;
T_9.60 ;
    %mov 8, 2, 1;
T_9.61 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01329170_0, 32;
    %mov 41, 0, 1;
    %addi 9, 2, 33;
    %movi 42, 65536, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.62, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.64, 4;
    %load/x1p 8, v01329BC0_0, 8;
    %jmp T_9.65;
T_9.64 ;
    %mov 8, 2, 8;
T_9.65 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0/s 16, v01329170_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_12, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 8, 8;
t_12 ;
T_9.62 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.66, 4;
    %load/x1p 8, v01329AB8_0, 1;
    %jmp T_9.67;
T_9.66 ;
    %mov 8, 2, 1;
T_9.67 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01329170_0, 32;
    %mov 41, 0, 1;
    %addi 9, 3, 33;
    %movi 42, 65536, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.68, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.70, 4;
    %load/x1p 8, v01329BC0_0, 8;
    %jmp T_9.71;
T_9.70 ;
    %mov 8, 2, 8;
T_9.71 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0/s 16, v01329170_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_13, 4;
   %ix/load 1, 0, 0;
   %set/av v0132C020, 8, 8;
t_13 ;
T_9.68 ;
    %jmp T_9.51;
T_9.50 ;
    %movi 8, 268435456, 32;
    %load/v 40, v01329380_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v01329380_0, 32;
    %mov 41, 0, 1;
    %movi 42, 268500992, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.72, 8;
    %load/v 8, v01329380_0, 32;
    %mov 40, 0, 1;
    %subi 8, 268435456, 33;
    %set/v v01329170_0, 8, 32;
    %load/v 8, v01329AB8_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01329170_0, 32;
    %movi 41, 65536, 32;
    %cmp/u 9, 41, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.74, 8;
    %load/v 8, v01329BC0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0/s 16, v01329170_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_14, 4;
   %ix/load 1, 0, 0;
   %set/av v0132D258, 8, 8;
t_14 ;
T_9.74 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.76, 4;
    %load/x1p 8, v01329AB8_0, 1;
    %jmp T_9.77;
T_9.76 ;
    %mov 8, 2, 1;
T_9.77 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01329170_0, 32;
    %mov 41, 0, 1;
    %addi 9, 1, 33;
    %movi 42, 65536, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.78, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.80, 4;
    %load/x1p 8, v01329BC0_0, 8;
    %jmp T_9.81;
T_9.80 ;
    %mov 8, 2, 8;
T_9.81 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0/s 16, v01329170_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_15, 4;
   %ix/load 1, 0, 0;
   %set/av v0132D258, 8, 8;
t_15 ;
T_9.78 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.82, 4;
    %load/x1p 8, v01329AB8_0, 1;
    %jmp T_9.83;
T_9.82 ;
    %mov 8, 2, 1;
T_9.83 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01329170_0, 32;
    %mov 41, 0, 1;
    %addi 9, 2, 33;
    %movi 42, 65536, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.84, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.86, 4;
    %load/x1p 8, v01329BC0_0, 8;
    %jmp T_9.87;
T_9.86 ;
    %mov 8, 2, 8;
T_9.87 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0/s 16, v01329170_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_16, 4;
   %ix/load 1, 0, 0;
   %set/av v0132D258, 8, 8;
t_16 ;
T_9.84 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.88, 4;
    %load/x1p 8, v01329AB8_0, 1;
    %jmp T_9.89;
T_9.88 ;
    %mov 8, 2, 1;
T_9.89 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v01329170_0, 32;
    %mov 41, 0, 1;
    %addi 9, 3, 33;
    %movi 42, 65536, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.90, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.92, 4;
    %load/x1p 8, v01329BC0_0, 8;
    %jmp T_9.93;
T_9.92 ;
    %mov 8, 2, 8;
T_9.93 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0/s 16, v01329170_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_17, 4;
   %ix/load 1, 0, 0;
   %set/av v0132D258, 8, 8;
t_17 ;
T_9.90 ;
T_9.72 ;
T_9.51 ;
    %end;
S_012C46F0 .scope function, "read_memory" "read_memory" 3 256, 3 256, S_012C41A0;
 .timescale -9 -12;
v01329A08_0 .var "addr", 31 0;
v01329850_0 .var "data", 31 0;
v01329748_0 .var/i "offset", 31 0;
v013299B0_0 .var "read_memory", 31 0;
TD_tb_riscv_core_axi.read_memory ;
    %set/v v01329850_0, 0, 32;
    %load/v 8, v01329A08_0, 32;
    %cmp/u 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v01329A08_0, 32;
    %mov 41, 0, 1;
    %movi 42, 65536, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.94, 8;
    %load/v 8, v01329A08_0, 32;
    %mov 40, 0, 1;
    %set/v v01329748_0, 8, 32;
    %load/v 8, v01329748_0, 32;
    %mov 40, 0, 1;
    %addi 8, 3, 33;
    %movi 41, 65536, 33;
    %cmp/u 8, 41, 33;
    %jmp/0xz  T_10.96, 5;
    %ix/load 0, 0, 0;
    %load/vp0/s 16, v01329748_0, 32;
    %ix/get/s 3, 16, 32;
    %load/av 8, v0132C020, 8;
    %ix/load 0, 0, 0;
    %set/x0 v01329850_0, 8, 8;
    %ix/load 0, 1, 0;
    %load/vp0/s 16, v01329748_0, 32;
    %ix/get/s 3, 16, 32;
    %load/av 8, v0132C020, 8;
    %ix/load 0, 8, 0;
    %set/x0 v01329850_0, 8, 8;
    %ix/load 0, 2, 0;
    %load/vp0/s 16, v01329748_0, 32;
    %ix/get/s 3, 16, 32;
    %load/av 8, v0132C020, 8;
    %ix/load 0, 16, 0;
    %set/x0 v01329850_0, 8, 8;
    %ix/load 0, 3, 0;
    %load/vp0/s 16, v01329748_0, 32;
    %ix/get/s 3, 16, 32;
    %load/av 8, v0132C020, 8;
    %ix/load 0, 24, 0;
    %set/x0 v01329850_0, 8, 8;
T_10.96 ;
    %jmp T_10.95;
T_10.94 ;
    %movi 8, 268435456, 32;
    %load/v 40, v01329A08_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v01329A08_0, 32;
    %mov 41, 0, 1;
    %movi 42, 268500992, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.98, 8;
    %load/v 8, v01329A08_0, 32;
    %mov 40, 0, 1;
    %subi 8, 268435456, 33;
    %set/v v01329748_0, 8, 32;
    %load/v 8, v01329748_0, 32;
    %mov 40, 0, 1;
    %addi 8, 3, 33;
    %movi 41, 65536, 33;
    %cmp/u 8, 41, 33;
    %jmp/0xz  T_10.100, 5;
    %ix/load 0, 0, 0;
    %load/vp0/s 16, v01329748_0, 32;
    %ix/get/s 3, 16, 32;
    %load/av 8, v0132D258, 8;
    %ix/load 0, 0, 0;
    %set/x0 v01329850_0, 8, 8;
    %ix/load 0, 1, 0;
    %load/vp0/s 16, v01329748_0, 32;
    %ix/get/s 3, 16, 32;
    %load/av 8, v0132D258, 8;
    %ix/load 0, 8, 0;
    %set/x0 v01329850_0, 8, 8;
    %ix/load 0, 2, 0;
    %load/vp0/s 16, v01329748_0, 32;
    %ix/get/s 3, 16, 32;
    %load/av 8, v0132D258, 8;
    %ix/load 0, 16, 0;
    %set/x0 v01329850_0, 8, 8;
    %ix/load 0, 3, 0;
    %load/vp0/s 16, v01329748_0, 32;
    %ix/get/s 3, 16, 32;
    %load/av 8, v0132D258, 8;
    %ix/load 0, 24, 0;
    %set/x0 v01329850_0, 8, 8;
T_10.100 ;
T_10.98 ;
T_10.95 ;
    %load/v 8, v01329850_0, 32;
    %set/v v013299B0_0, 8, 32;
    %end;
S_012C3D60 .scope module, "dut" "riscv_core_axi" 3 105, 4 15, S_012C41A0;
 .timescale -9 -12;
L_0132A9D8 .functor NOT 1, v0132D200_0, C4<0>, C4<0>, C4<0>;
v01328C48_0 .alias "M_AXI_ARADDR", 31 0, v0132C860_0;
v01328F60_0 .alias "M_AXI_ARPROT", 2 0, v0132CA18_0;
v01328CA0_0 .net "M_AXI_ARREADY", 0 0, v0132C180_0; 1 drivers
v01328CF8_0 .alias "M_AXI_ARVALID", 0 0, v0132CA70_0;
v01328D50_0 .alias "M_AXI_AWADDR", 31 0, v0132C1D8_0;
v01328930_0 .alias "M_AXI_AWPROT", 2 0, v0132C8B8_0;
v01328DA8_0 .net "M_AXI_AWREADY", 0 0, v0132C230_0; 1 drivers
v01328E00_0 .alias "M_AXI_AWVALID", 0 0, v0132C758_0;
v01328AE8_0 .alias "M_AXI_BREADY", 0 0, v0132CAC8_0;
v01328BF0_0 .net "M_AXI_BRESP", 1 0, v0132C3E8_0; 1 drivers
v01328880_0 .net "M_AXI_BVALID", 0 0, v0132C7B0_0; 1 drivers
v01328618_0 .net "M_AXI_RDATA", 31 0, v0132CB78_0; 1 drivers
v01328E58_0 .alias "M_AXI_RREADY", 0 0, v0132C128_0;
v01328778_0 .net "M_AXI_RRESP", 1 0, v0132C288_0; 1 drivers
v013287D0_0 .net "M_AXI_RVALID", 0 0, v0132C440_0; 1 drivers
v013286C8_0 .alias "M_AXI_WDATA", 31 0, v0132C2E0_0;
v01328FB8_0 .net "M_AXI_WREADY", 0 0, v0132C338_0; 1 drivers
v01329068_0 .alias "M_AXI_WSTRB", 3 0, v0132C498_0;
v01328988_0 .alias "M_AXI_WVALID", 0 0, v0132C4F0_0;
v01328A90_0 .net "clk", 0 0, v0132CE38_0; 1 drivers
v013289E0_0 .alias "debug_alu_result", 31 0, v0132D048_0;
v01328B40_0 .alias "debug_branch_taken", 0 0, v0132CDE0_0;
v01328B98_0 .alias "debug_branch_target", 31 0, v0132D2B0_0;
v013295E8_0 .alias "debug_forward_a", 1 0, v0132D308_0;
v01329640_0 .alias "debug_forward_b", 1 0, v0132CF40_0;
v013291C8_0 .alias "debug_instr", 31 0, v0132CD30_0;
v013298A8_0 .alias "debug_mem_data", 31 0, v0132D150_0;
v01329488_0 .alias "debug_pc", 31 0, v0132CC80_0;
v013297A0_0 .alias "debug_stall", 0 0, v0132CE90_0;
v013293D8_0 .net "if_addr", 31 0, L_0132B0A0; 1 drivers
v01329278_0 .net "if_data", 31 0, v01321C10_0; 1 drivers
v013297F8_0 .net "if_error", 0 0, v01321C68_0; 1 drivers
v013292D0_0 .net "if_ready", 0 0, v01321CC0_0; 1 drivers
v01329220_0 .net "if_req", 0 0, C4<1>; 1 drivers
v01329900_0 .net "mem_addr", 31 0, L_0132E3F8; 1 drivers
v01329328_0 .net "mem_error", 0 0, v01321FD8_0; 1 drivers
v01329A60_0 .net "mem_rdata", 31 0, v01322088_0; 1 drivers
v013294E0_0 .net "mem_ready", 0 0, v013219A8_0; 1 drivers
v01329958_0 .net "mem_req", 0 0, L_0132DEF0; 1 drivers
v01329538_0 .net "mem_wdata", 31 0, v01324F40_0; 1 drivers
v01329698_0 .net "mem_wr", 0 0, L_0132E5B8; 1 drivers
v013296F0_0 .net "mem_wstrb", 3 0, v013266B8_0; 1 drivers
v01329430_0 .net "reset", 0 0, L_0132A9D8; 1 drivers
v01329590_0 .net "rst_n", 0 0, v0132D200_0; 1 drivers
S_012C3CD8 .scope module, "cpu_core" "datapath" 4 91, 5 16, S_012C3D60;
 .timescale -9 -12;
L_0132AAF0 .functor BUFZ 32, v0132A090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0132AEA8 .functor AND 1, L_0132BF70, v01321CC0_0, C4<1>, C4<1>;
L_0132B0A0 .functor BUFZ 32, v0132A090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0132AC78 .functor OR 1, v01323E88_0, L_0132BE10, C4<0>, C4<0>;
L_0132E238 .functor AND 1, v01322FE0_0, v01322190_0, C4<1>, C4<1>;
L_0132DE80 .functor OR 1, L_0132E238, v01323508_0, C4<0>, C4<0>;
L_0132E3F8 .functor BUFZ 32, v013274D0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0132DEF0 .functor OR 1, v01328060_0, v01327F58_0, C4<0>, C4<0>;
L_0132E5B8 .functor BUFZ 1, v01327F58_0, C4<0>, C4<0>, C4<0>;
L_0132DA20 .functor BUFZ 32, L_0132AAF0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0132DA58 .functor BUFZ 32, L_0132B940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0132D7F0 .functor BUFZ 32, v01322C18_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0132DAC8 .functor BUFZ 32, v01322088_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0132DB70 .functor BUFZ 1, v01326BE0_0, C4<0>, C4<0>, C4<0>;
L_0132D9E8 .functor BUFZ 32, v013270B0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0132DBA8 .functor BUFZ 1, L_0132AC78, C4<0>, C4<0>, C4<0>;
L_0132D710 .functor BUFZ 2, v01322C70_0, C4<00>, C4<00>, C4<00>;
L_0132D780 .functor BUFZ 2, v01322D20_0, C4<00>, C4<00>, C4<00>;
v01324860_0 .net *"_s2", 31 0, C4<00000000000000000000000000010100>; 1 drivers
v01324A18_0 .net *"_s40", 6 0, C4<0010111>; 1 drivers
v01324D88_0 .net *"_s44", 6 0, C4<0110111>; 1 drivers
v013248B8_0 .net *"_s48", 6 0, C4<1100111>; 1 drivers
v01324E90_0 .net *"_s52", 6 0, C4<1100011>; 1 drivers
v01324A70_0 .net *"_s56", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01324CD8_0 .net *"_s58", 31 0, L_0132B8E8; 1 drivers
v01324BD0_0 .net *"_s6", 0 0, L_0132AEA8; 1 drivers
v01324C80_0 .net *"_s64", 6 0, C4<1101111>; 1 drivers
v01324D30_0 .net *"_s74", 0 0, L_0132E238; 1 drivers
v01324EE8_0 .net *"_s8", 31 0, C4<00000000000000000000000000010011>; 1 drivers
v01325048_0 .net *"_s82", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v01324F40_0 .var "aligned_write_data", 31 0;
v01324DE0_0 .net "alu_control_ex", 3 0, v01324F98_0; 1 drivers
v01324F98_0 .var "alu_control_ex_reg", 3 0;
v01324FF0_0 .net "alu_control_id", 3 0, v01325150_0; 1 drivers
v013245F8_0 .net "alu_in1", 31 0, L_0132BC58; 1 drivers
v01324650_0 .var "alu_in1_forwarded", 31 0;
v013246A8_0 .net "alu_in2", 31 0, L_0132B788; 1 drivers
v01327370_0 .alias "alu_result_debug", 31 0, v0132D048_0;
v01327420_0 .net "alu_result_ex", 31 0, v01322C18_0; 1 drivers
v01327478_0 .net "alu_result_mem", 31 0, v013274D0_0; 1 drivers
v013274D0_0 .var "alu_result_mem_reg", 31 0;
v013272C0_0 .net "alu_result_wb", 31 0, v013271B8_0; 1 drivers
v013271B8_0 .var "alu_result_wb_reg", 31 0;
v01327318_0 .net "aluop_id", 1 0, v01325360_0; 1 drivers
v01327210_0 .net "alusrc_ex", 0 0, v013227F8_0; 1 drivers
v01327268_0 .net "alusrc_id", 0 0, v013250F8_0; 1 drivers
v01327528_0 .net "branch_decision", 0 0, v01322190_0; 1 drivers
v01327580_0 .net "branch_ex", 0 0, v01322FE0_0; 1 drivers
v013273C8_0 .net "branch_id", 0 0, v01325200_0; 1 drivers
v01327108_0 .alias "branch_taken_debug", 0 0, v0132CDE0_0;
v01327160_0 .net "branch_taken_detected", 0 0, L_0132DE80; 1 drivers
v01326DF0_0 .net "branch_taken_reg", 0 0, v01326BE0_0; 1 drivers
v01326BE0_0 .var "branch_taken_reg_reg", 0 0;
v01326AD8_0 .net "branch_target_calc", 31 0, L_0132F5B0; 1 drivers
v01326660_0 .alias "branch_target_debug", 31 0, v0132D2B0_0;
v01326818_0 .net "branch_target_pc_based", 31 0, L_0132F2F0; 1 drivers
v01326B30_0 .net "branch_target_reg", 31 0, v013270B0_0; 1 drivers
v013270B0_0 .var "branch_target_reg_reg", 31 0;
v01326EA0_0 .net "byte_size_ex", 1 0, v01326870_0; 1 drivers
v01326870_0 .var "byte_size_ex_reg", 1 0;
v01326710_0 .net "byte_size_id", 1 0, v013253B8_0; 1 drivers
v013268C8_0 .var "byte_size_mem", 1 0;
v01326EF8_0 .net "byte_size_wb", 1 0, v01327000_0; 1 drivers
v01327000_0 .var "byte_size_wb_reg", 1 0;
v013266B8_0 .var "byte_strobe", 3 0;
v01326C38_0 .alias "clk", 0 0, v01328A90_0;
v01326E48_0 .alias "dmem_addr", 31 0, v01329900_0;
v01326F50_0 .alias "dmem_rdata", 31 0, v01329A60_0;
v01326768_0 .alias "dmem_ready", 0 0, v013294E0_0;
v01326B88_0 .alias "dmem_req", 0 0, v01329958_0;
v01326C90_0 .alias "dmem_wdata", 31 0, v01329538_0;
v01326FA8_0 .alias "dmem_wr", 0 0, v01329698_0;
v01327058_0 .alias "dmem_wstrb", 3 0, v013296F0_0;
v01326920_0 .var "extended_mem_data", 31 0;
v01326608_0 .net "flush_id_ex", 0 0, v013240F0_0; 1 drivers
v01326CE8_0 .net "flush_if_id", 0 0, v01324148_0; 1 drivers
v013267C0_0 .net "forward_a", 1 0, v01322C70_0; 1 drivers
v01326D40_0 .alias "forward_a_debug", 1 0, v0132D308_0;
v01326978_0 .net "forward_b", 1 0, v01322D20_0; 1 drivers
v013269D0_0 .alias "forward_b_debug", 1 0, v0132CF40_0;
v01326A28_0 .var "forwarded_data2", 31 0;
v01326D98_0 .net "funct3_ex", 2 0, v01323090_0; 1 drivers
v01326A80_0 .net "funct3_id", 2 0, L_0132BF18; 1 drivers
v01328378_0 .var "funct3_mem", 2 0;
v01328320_0 .net "funct3_wb", 2 0, v013283D0_0; 1 drivers
v013283D0_0 .var "funct3_wb_reg", 2 0;
v01328110_0 .net "funct7_ex", 6 0, v013225E8_0; 1 drivers
v01328218_0 .net "funct7_id", 6 0, L_0132BCB0; 1 drivers
v01328588_0 .net "hazard_stall", 0 0, v01323E88_0; 1 drivers
v013284D8_0 .alias "imem_addr", 31 0, v013293D8_0;
v013282C8_0 .alias "imem_data", 31 0, v01329278_0;
v01328428_0 .alias "imem_ready", 0 0, v013292D0_0;
v01328270_0 .alias "imem_req", 0 0, v01329220_0;
v01328480_0 .net "imm_ex", 31 0, v01322698_0; 1 drivers
v013281C0_0 .net "imm_id", 31 0, v01323B18_0; 1 drivers
v01328530_0 .alias "instruction_current", 31 0, v0132CD30_0;
v01328168_0 .net "instruction_id", 31 0, v01324C28_0; 1 drivers
v01327C98_0 .net "instruction_if", 31 0, L_0132B940; 1 drivers
v01327718_0 .net "is_auipc", 0 0, L_0132B680; 1 drivers
v01327B90_0 .net "is_branch", 0 0, L_0132B6D8; 1 drivers
v013280B8_0 .net "is_jal", 0 0, L_0132F818; 1 drivers
v01327770_0 .net "is_jalr", 0 0, L_0132B730; 1 drivers
v01327A30_0 .net "is_lui", 0 0, L_0132BC00; 1 drivers
v01327E50_0 .net "jalr_target", 31 0, L_0132F870; 1 drivers
v01327820_0 .net "jump_ex", 0 0, v01323508_0; 1 drivers
v013278D0_0 .net "jump_id", 0 0, v01325308_0; 1 drivers
v01327928_0 .var "jump_mem", 0 0;
v01327878_0 .net "jump_wb", 0 0, v013277C8_0; 1 drivers
v013277C8_0 .var "jump_wb_reg", 0 0;
v01328008_0 .net "less_than", 0 0, L_0132F7C0; 1 drivers
v01327F00_0 .net "less_than_u", 0 0, L_0132F558; 1 drivers
v01327A88_0 .net "mem_data_wb", 31 0, v01327980_0; 1 drivers
v01327980_0 .var "mem_data_wb_reg", 31 0;
v01327CF0_0 .alias "mem_out_debug", 31 0, v0132D150_0;
v01327D48_0 .net "mem_stall", 0 0, L_0132BE10; 1 drivers
v013279D8_0 .net "memread_ex", 0 0, v013231F0_0; 1 drivers
v01327BE8_0 .net "memread_id", 0 0, v01324700_0; 1 drivers
v01328060_0 .var "memread_mem", 0 0;
v01327AE0_0 .net "memtoreg_ex", 0 0, v013230E8_0; 1 drivers
v01327610_0 .net "memtoreg_id", 0 0, v01324968_0; 1 drivers
v01327B38_0 .var "memtoreg_mem", 0 0;
v01327C40_0 .net "memtoreg_wb", 0 0, v01327DA0_0; 1 drivers
v01327DA0_0 .var "memtoreg_wb_reg", 0 0;
v01327DF8_0 .net "memwrite_ex", 0 0, v01323248_0; 1 drivers
v01327EA8_0 .net "memwrite_id", 0 0, v01324E38_0; 1 drivers
v01327F58_0 .var "memwrite_mem", 0 0;
v01327668_0 .net "opcode_ex", 6 0, v01327FB0_0; 1 drivers
v01327FB0_0 .var "opcode_ex_reg", 6 0;
v013276C0_0 .net "opcode_id", 6 0, L_0132BEC0; 1 drivers
v01329D78_0 .alias "pc_current", 31 0, v0132CC80_0;
v0132A508_0 .net "pc_ex", 31 0, v01323198_0; 1 drivers
v0132A038_0 .net "pc_id", 31 0, v01324910_0; 1 drivers
v0132A2F8_0 .net "pc_if", 31 0, L_0132AAF0; 1 drivers
v01329CC8_0 .net "pc_in_valid_range", 0 0, L_0132BF70; 1 drivers
v0132A400_0 .net "pc_plus_4_ex", 31 0, L_0132F500; 1 drivers
v01329F88_0 .var "pc_plus_4_mem", 31 0;
v0132A2A0_0 .net "pc_plus_4_wb", 31 0, v01329F30_0; 1 drivers
v01329F30_0 .var "pc_plus_4_wb_reg", 31 0;
v0132A090_0 .var "pc_reg", 31 0;
v0132A0E8_0 .net "rd_ex", 4 0, v01323400_0; 1 drivers
v01329E80_0 .net "rd_id", 4 0, L_0132B7E0; 1 drivers
v01329FE0_0 .net "rd_mem", 4 0, v0132A3A8_0; 1 drivers
v0132A3A8_0 .var "rd_mem_reg", 4 0;
v0132A140_0 .net "rd_wb", 4 0, v0132A248_0; 1 drivers
v0132A248_0 .var "rd_wb_reg", 4 0;
v01329DD0_0 .net "read_data1_ex", 31 0, v013234B0_0; 1 drivers
v0132A198_0 .net "read_data1_id", 31 0, L_0132B9F0; 1 drivers
v0132A350_0 .net "read_data2_ex", 31 0, v013241F8_0; 1 drivers
v0132A458_0 .net "read_data2_id", 31 0, L_0132BBA8; 1 drivers
v01329E28_0 .net "regwrite_ex", 0 0, v013244B8_0; 1 drivers
v0132A4B0_0 .net "regwrite_id", 0 0, v013250A0_0; 1 drivers
v0132A1F0_0 .net "regwrite_mem", 0 0, v01329C70_0; 1 drivers
v01329C70_0 .var "regwrite_mem_reg", 0 0;
v01329ED8_0 .net "regwrite_wb", 0 0, v0132A560_0; 1 drivers
v0132A560_0 .var "regwrite_wb_reg", 0 0;
v01329C18_0 .alias "reset", 0 0, v01329430_0;
v01329D20_0 .net "rs1_ex", 4 0, v013241A0_0; 1 drivers
v013290C0_0 .net "rs1_id", 4 0, L_0132BAA0; 1 drivers
v01328A38_0 .net "rs2_ex", 4 0, v01324460_0; 1 drivers
v01328F08_0 .net "rs2_id", 4 0, L_0132B998; 1 drivers
v01328828_0 .net "stall", 0 0, L_0132AC78; 1 drivers
v01328720_0 .alias "stall_debug", 0 0, v0132CE90_0;
v013288D8_0 .net "wb_data_temp", 31 0, L_0132F608; 1 drivers
v01328EB0_0 .var "write_data_mem", 31 0;
v01329010_0 .net "write_data_wb", 31 0, L_0132F920; 1 drivers
v01328670_0 .net "zero_flag", 0 0, L_0132F348; 1 drivers
E_012D38A0 .event edge, v01326EF8_0, v013272C0_0, v01328320_0, v01327A88_0;
E_012D38C0 .event edge, v01327F58_0, v013268C8_0, v01327478_0;
E_012D38E0 .event edge, v013268C8_0, v01327478_0, v01328EB0_0;
E_012D36C0 .event edge, v01322D20_0, v013241F8_0, v01325468_0, v01327478_0;
E_012D3700 .event edge, v01322C70_0, v013234B0_0, v01325468_0, v01327478_0;
L_0132BF70 .cmp/ge 32, C4<00000000000000000000000000010100>, v0132A090_0;
L_0132B940 .functor MUXZ 32, C4<00000000000000000000000000010011>, v01321C10_0, L_0132AEA8, C4<>;
L_0132BE10 .reduce/nor v01321CC0_0;
L_0132BEC0 .part v01324C28_0, 0, 7;
L_0132B7E0 .part v01324C28_0, 7, 5;
L_0132BF18 .part v01324C28_0, 12, 3;
L_0132BAA0 .part v01324C28_0, 15, 5;
L_0132B998 .part v01324C28_0, 20, 5;
L_0132BCB0 .part v01324C28_0, 25, 7;
L_0132B680 .cmp/eq 7, v01327FB0_0, C4<0010111>;
L_0132BC00 .cmp/eq 7, v01327FB0_0, C4<0110111>;
L_0132B730 .cmp/eq 7, v01327FB0_0, C4<1100111>;
L_0132B6D8 .cmp/eq 7, v01327FB0_0, C4<1100011>;
L_0132B8E8 .functor MUXZ 32, v01324650_0, C4<00000000000000000000000000000000>, L_0132BC00, C4<>;
L_0132BC58 .functor MUXZ 32, L_0132B8E8, v01323198_0, L_0132B680, C4<>;
L_0132B788 .functor MUXZ 32, v01326A28_0, v01322698_0, v013227F8_0, C4<>;
L_0132F818 .cmp/eq 7, v01327FB0_0, C4<1101111>;
L_0132F870 .arith/sum 32, v01324650_0, v01322698_0;
L_0132F2F0 .arith/sum 32, v01323198_0, v01322698_0;
L_0132F5B0 .functor MUXZ 32, L_0132F2F0, L_0132F870, L_0132B730, C4<>;
L_0132F500 .arith/sum 32, v01323198_0, C4<00000000000000000000000000000100>;
L_0132F608 .functor MUXZ 32, v013271B8_0, v01326920_0, v01327DA0_0, C4<>;
L_0132F920 .functor MUXZ 32, L_0132F608, v01329F30_0, v013277C8_0, C4<>;
S_012C3BC8 .scope module, "if_id_reg" "PIPELINE_REG_IF_ID" 5 109, 6 1, S_012C3CD8;
 .timescale -9 -12;
P_012D3C24 .param/l "NOP" 6 13, C4<00000000000000000000000000010011>;
v01324AC8_0 .alias "clock", 0 0, v01328A90_0;
v013249C0_0 .alias "flush", 0 0, v01326CE8_0;
v01324758_0 .alias "instr_in", 31 0, v01327C98_0;
v01324C28_0 .var "instr_out", 31 0;
v013247B0_0 .alias "pc_in", 31 0, v0132A2F8_0;
v01324910_0 .var "pc_out", 31 0;
v01324808_0 .alias "reset", 0 0, v01329430_0;
v01324B78_0 .alias "stall", 0 0, v01328828_0;
S_012C4008 .scope module, "control_unit" "control" 5 139, 7 8, S_012C3CD8;
 .timescale -9 -12;
P_012F0024 .param/l "ALU_ADD" 7 45, C4<0000>;
P_012F0038 .param/l "ALU_AND" 7 47, C4<0010>;
P_012F004C .param/l "ALU_DIV" 7 57, C4<1100>;
P_012F0060 .param/l "ALU_DIVU" 7 58, C4<1101>;
P_012F0074 .param/l "ALU_MUL" 7 55, C4<1010>;
P_012F0088 .param/l "ALU_MULH" 7 56, C4<1011>;
P_012F009C .param/l "ALU_OR" 7 48, C4<0011>;
P_012F00B0 .param/l "ALU_REM" 7 59, C4<1110>;
P_012F00C4 .param/l "ALU_REMU" 7 60, C4<1111>;
P_012F00D8 .param/l "ALU_SLL" 7 50, C4<0101>;
P_012F00EC .param/l "ALU_SLT" 7 53, C4<1000>;
P_012F0100 .param/l "ALU_SLTU" 7 54, C4<1001>;
P_012F0114 .param/l "ALU_SRA" 7 52, C4<0111>;
P_012F0128 .param/l "ALU_SRL" 7 51, C4<0110>;
P_012F013C .param/l "ALU_SUB" 7 46, C4<0001>;
P_012F0150 .param/l "ALU_XOR" 7 49, C4<0100>;
P_012F0164 .param/l "F3_ADD_SUB" 7 66, C4<000>;
P_012F0178 .param/l "F3_AND" 7 73, C4<111>;
P_012F018C .param/l "F3_BEQ" 7 83, C4<000>;
P_012F01A0 .param/l "F3_BGE" 7 86, C4<101>;
P_012F01B4 .param/l "F3_BGEU" 7 88, C4<111>;
P_012F01C8 .param/l "F3_BLT" 7 85, C4<100>;
P_012F01DC .param/l "F3_BLTU" 7 87, C4<110>;
P_012F01F0 .param/l "F3_BNE" 7 84, C4<001>;
P_012F0204 .param/l "F3_BYTE" 7 76, C4<000>;
P_012F0218 .param/l "F3_BYTE_U" 7 79, C4<100>;
P_012F022C .param/l "F3_DIV" 7 93, C4<100>;
P_012F0240 .param/l "F3_DIVU" 7 94, C4<101>;
P_012F0254 .param/l "F3_HALF" 7 77, C4<001>;
P_012F0268 .param/l "F3_HALF_U" 7 80, C4<101>;
P_012F027C .param/l "F3_MUL" 7 91, C4<000>;
P_012F0290 .param/l "F3_MULH" 7 92, C4<001>;
P_012F02A4 .param/l "F3_OR" 7 72, C4<110>;
P_012F02B8 .param/l "F3_REM" 7 95, C4<110>;
P_012F02CC .param/l "F3_REMU" 7 96, C4<111>;
P_012F02E0 .param/l "F3_SLL" 7 67, C4<001>;
P_012F02F4 .param/l "F3_SLT" 7 68, C4<010>;
P_012F0308 .param/l "F3_SLTU" 7 69, C4<011>;
P_012F031C .param/l "F3_SRL_SRA" 7 71, C4<101>;
P_012F0330 .param/l "F3_WORD" 7 78, C4<010>;
P_012F0344 .param/l "F3_XOR" 7 70, C4<100>;
P_012F0358 .param/l "F7_DEFAULT" 7 102, C4<0000000>;
P_012F036C .param/l "F7_MULDIV" 7 104, C4<0000001>;
P_012F0380 .param/l "F7_SUB_SRA" 7 103, C4<0100000>;
P_012F0394 .param/l "OP_AUIPC" 7 39, C4<0010111>;
P_012F03A8 .param/l "OP_BRANCH" 7 35, C4<1100011>;
P_012F03BC .param/l "OP_I_TYPE" 7 32, C4<0010011>;
P_012F03D0 .param/l "OP_JAL" 7 36, C4<1101111>;
P_012F03E4 .param/l "OP_JALR" 7 37, C4<1100111>;
P_012F03F8 .param/l "OP_LOAD" 7 33, C4<0000011>;
P_012F040C .param/l "OP_LUI" 7 38, C4<0110111>;
P_012F0420 .param/l "OP_R_TYPE" 7 31, C4<0110011>;
P_012F0434 .param/l "OP_STORE" 7 34, C4<0100011>;
v01325150_0 .var "alu_control", 3 0;
v01325360_0 .var "aluop", 1 0;
v013250F8_0 .var "alusrc", 0 0;
v01325200_0 .var "branch", 0 0;
v013253B8_0 .var "byte_size", 1 0;
v013252B0_0 .alias "funct3", 2 0, v01326A80_0;
v01325410_0 .alias "funct7", 6 0, v01328218_0;
v01325308_0 .var "jump", 0 0;
v01324700_0 .var "memread", 0 0;
v01324968_0 .var "memtoreg", 0 0;
v01324E38_0 .var "memwrite", 0 0;
v01324B20_0 .alias "opcode", 6 0, v013276C0_0;
v013250A0_0 .var "regwrite", 0 0;
E_012D3B80 .event edge, v01324B20_0, v01322B10_0, v01322AB8_0;
S_012C42B0 .scope module, "register_file" "reg_file" 5 161, 8 1, S_012C3CD8;
 .timescale -9 -12;
L_0132AFC0 .functor AND 1, v0132A560_0, L_0132B890, C4<1>, C4<1>;
L_0132AE70 .functor AND 1, L_0132AFC0, L_0132BDB8, C4<1>, C4<1>;
L_0132B378 .functor AND 1, v0132A560_0, L_0132BB50, C4<1>, C4<1>;
L_0132B3E8 .functor AND 1, L_0132B378, L_0132BAF8, C4<1>, C4<1>;
v01323DD8_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v01323AC0_0 .net *"_s10", 4 0, C4<00000>; 1 drivers
v013237A8_0 .net *"_s12", 0 0, L_0132BDB8; 1 drivers
v01323D28_0 .net *"_s14", 0 0, L_0132AE70; 1 drivers
v01323C78_0 .net *"_s16", 31 0, L_0132BE68; 1 drivers
v01323908_0 .net *"_s18", 31 0, L_0132BFC8; 1 drivers
v013236F8_0 .net *"_s2", 0 0, L_0132C078; 1 drivers
v01323D80_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v01323750_0 .net *"_s24", 0 0, L_0132C0D0; 1 drivers
v01323E30_0 .net *"_s26", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v013238B0_0 .net *"_s28", 0 0, L_0132BB50; 1 drivers
v01323EE0_0 .net *"_s30", 0 0, L_0132B378; 1 drivers
v01323960_0 .net *"_s32", 4 0, C4<00000>; 1 drivers
v01323B70_0 .net *"_s34", 0 0, L_0132BAF8; 1 drivers
v01323F38_0 .net *"_s36", 0 0, L_0132B3E8; 1 drivers
v01323BC8_0 .net *"_s38", 31 0, L_0132B628; 1 drivers
v01323CD0_0 .net *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01323C20_0 .net *"_s40", 31 0, L_0132BD60; 1 drivers
v01323F90_0 .net *"_s6", 0 0, L_0132B890; 1 drivers
v01324098_0 .net *"_s8", 0 0, L_0132AFC0; 1 drivers
v01323FE8_0 .alias "clock", 0 0, v01328A90_0;
v01324040_0 .var/i "i", 31 0;
v013235F0_0 .alias "read_data1", 31 0, v0132A198_0;
v01323648_0 .alias "read_data2", 31 0, v0132A458_0;
v013236A0_0 .alias "read_reg_num1", 4 0, v013290C0_0;
v013251A8_0 .alias "read_reg_num2", 4 0, v01328F08_0;
v01325258 .array "registers", 0 31, 31 0;
v01325518_0 .alias "regwrite", 0 0, v01329ED8_0;
v013254C0_0 .alias "reset", 0 0, v01329430_0;
v01325468_0 .alias "write_data", 31 0, v01329010_0;
v01325570_0 .alias "write_reg", 4 0, v0132A140_0;
L_0132C078 .cmp/eq 5, L_0132BAA0, C4<00000>;
L_0132B890 .cmp/eq 5, v0132A248_0, L_0132BAA0;
L_0132BDB8 .cmp/ne 5, v0132A248_0, C4<00000>;
L_0132BE68 .array/port v01325258, L_0132BAA0;
L_0132BFC8 .functor MUXZ 32, L_0132BE68, L_0132F920, L_0132AE70, C4<>;
L_0132B9F0 .functor MUXZ 32, L_0132BFC8, C4<00000000000000000000000000000000>, L_0132C078, C4<>;
L_0132C0D0 .cmp/eq 5, L_0132B998, C4<00000>;
L_0132BB50 .cmp/eq 5, v0132A248_0, L_0132B998;
L_0132BAF8 .cmp/ne 5, v0132A248_0, C4<00000>;
L_0132B628 .array/port v01325258, L_0132B998;
L_0132BD60 .functor MUXZ 32, L_0132B628, L_0132F920, L_0132B3E8, C4<>;
L_0132BBA8 .functor MUXZ 32, L_0132BD60, C4<00000000000000000000000000000000>, L_0132C0D0, C4<>;
S_012C3F80 .scope module, "immediate_gen" "imm_gen" 5 176, 9 1, S_012C3CD8;
 .timescale -9 -12;
P_011E46EC .param/l "OP_AUIPC" 9 17, C4<0010111>;
P_011E4700 .param/l "OP_BRANCH" 9 15, C4<1100011>;
P_011E4714 .param/l "OP_I_TYPE" 9 11, C4<0010011>;
P_011E4728 .param/l "OP_JAL" 9 18, C4<1101111>;
P_011E473C .param/l "OP_JALR" 9 13, C4<1100111>;
P_011E4750 .param/l "OP_LOAD" 9 12, C4<0000011>;
P_011E4764 .param/l "OP_LUI" 9 16, C4<0110111>;
P_011E4778 .param/l "OP_R_TYPE" 9 10, C4<0110011>;
P_011E478C .param/l "OP_STORE" 9 14, C4<0100011>;
v01323B18_0 .var "imm", 31 0;
v013239B8_0 .alias "instr", 31 0, v01328168_0;
v01323858_0 .net "opcode", 6 0, L_0132BD08; 1 drivers
E_012D3B60 .event edge, v01323858_0, v013239B8_0;
L_0132BD08 .part v01324C28_0, 0, 7;
S_012C3EF8 .scope module, "hazard_unit" "hazard_detection" 5 185, 10 1, S_012C3CD8;
 .timescale -9 -12;
v01324568_0 .alias "branch_taken", 0 0, v01326DF0_0;
v013240F0_0 .var "flush_id_ex", 0 0;
v01324148_0 .var "flush_if_id", 0 0;
v013242A8_0 .alias "memread_id_ex", 0 0, v013279D8_0;
v01323A10_0 .alias "rd_id_ex", 4 0, v0132A0E8_0;
v01323800_0 .alias "rs1_id", 4 0, v013290C0_0;
v01323A68_0 .alias "rs2_id", 4 0, v01328F08_0;
v01323E88_0 .var "stall", 0 0;
E_012D3BA0/0 .event edge, v013231F0_0, v01323400_0, v01324408_0, v013243B0_0;
E_012D3BA0/1 .event edge, v01324568_0;
E_012D3BA0 .event/or E_012D3BA0/0, E_012D3BA0/1;
S_012C4338 .scope module, "id_ex_reg" "PIPELINE_REG_ID_EX" 5 206, 11 1, S_012C3CD8;
 .timescale -9 -12;
v01322B68_0 .alias "alusrc_in", 0 0, v01327268_0;
v013227F8_0 .var "alusrc_out", 0 0;
v01322A60_0 .alias "branch_in", 0 0, v013273C8_0;
v01322FE0_0 .var "branch_out", 0 0;
v01322900_0 .alias "clock", 0 0, v01328A90_0;
v01323038_0 .alias "flush", 0 0, v01326608_0;
v01322AB8_0 .alias "funct3_in", 2 0, v01326A80_0;
v01323090_0 .var "funct3_out", 2 0;
v01322B10_0 .alias "funct7_in", 6 0, v01328218_0;
v013225E8_0 .var "funct7_out", 6 0;
v01322640_0 .alias "imm_in", 31 0, v013281C0_0;
v01322698_0 .var "imm_out", 31 0;
v01323560_0 .alias "jump_in", 0 0, v013278D0_0;
v01323508_0 .var "jump_out", 0 0;
v013232F8_0 .alias "memread_in", 0 0, v01327BE8_0;
v013231F0_0 .var "memread_out", 0 0;
v01323350_0 .alias "memtoreg_in", 0 0, v01327610_0;
v013230E8_0 .var "memtoreg_out", 0 0;
v013232A0_0 .alias "memwrite_in", 0 0, v01327EA8_0;
v01323248_0 .var "memwrite_out", 0 0;
v01323140_0 .alias "pc_in", 31 0, v0132A038_0;
v01323198_0 .var "pc_out", 31 0;
v013233A8_0 .alias "rd_in", 4 0, v01329E80_0;
v01323400_0 .var "rd_out", 4 0;
v01323458_0 .alias "read_data1_in", 31 0, v0132A198_0;
v013234B0_0 .var "read_data1_out", 31 0;
v01324300_0 .alias "read_data2_in", 31 0, v0132A458_0;
v013241F8_0 .var "read_data2_out", 31 0;
v01324250_0 .alias "regwrite_in", 0 0, v0132A4B0_0;
v013244B8_0 .var "regwrite_out", 0 0;
v01324358_0 .alias "reset", 0 0, v01329430_0;
v01324408_0 .alias "rs1_in", 4 0, v013290C0_0;
v013241A0_0 .var "rs1_out", 4 0;
v013243B0_0 .alias "rs2_in", 4 0, v01328F08_0;
v01324460_0 .var "rs2_out", 4 0;
v01324510_0 .net "stall", 0 0, C4<0>; 1 drivers
E_012D3A00 .event posedge, v01324358_0, v012C4EA0_0;
S_012C4228 .scope module, "forward_unit" "forwarding_unit" 5 276, 12 1, S_012C3CD8;
 .timescale -9 -12;
v01322C70_0 .var "forward_a", 1 0;
v01322D20_0 .var "forward_b", 1 0;
v01322F88_0 .alias "rd_mem", 4 0, v01329FE0_0;
v01322CC8_0 .alias "rd_wb", 4 0, v0132A140_0;
v01322F30_0 .alias "regwrite_mem", 0 0, v0132A1F0_0;
v013229B0_0 .alias "regwrite_wb", 0 0, v01329ED8_0;
v013227A0_0 .alias "rs1_ex", 4 0, v01329D20_0;
v01322A08_0 .alias "rs2_ex", 4 0, v01328A38_0;
E_012D35C0/0 .event edge, v01322F30_0, v01322F88_0, v013227A0_0, v013229B0_0;
E_012D35C0/1 .event edge, v01322CC8_0, v01322A08_0;
E_012D35C0 .event/or E_012D35C0/0, E_012D35C0/1;
S_012C3DE8 .scope module, "alu_unit" "alu" 5 326, 13 12, S_012C3CD8;
 .timescale -9 -12;
P_01185F94 .param/l "ALU_ADD" 13 27, C4<0000>;
P_01185FA8 .param/l "ALU_AND" 13 29, C4<0010>;
P_01185FBC .param/l "ALU_DIV" 13 39, C4<1100>;
P_01185FD0 .param/l "ALU_DIVU" 13 40, C4<1101>;
P_01185FE4 .param/l "ALU_MUL" 13 37, C4<1010>;
P_01185FF8 .param/l "ALU_MULH" 13 38, C4<1011>;
P_0118600C .param/l "ALU_OR" 13 30, C4<0011>;
P_01186020 .param/l "ALU_REM" 13 41, C4<1110>;
P_01186034 .param/l "ALU_REMU" 13 42, C4<1111>;
P_01186048 .param/l "ALU_SLL" 13 32, C4<0101>;
P_0118605C .param/l "ALU_SLT" 13 35, C4<1000>;
P_01186070 .param/l "ALU_SLTU" 13 36, C4<1001>;
P_01186084 .param/l "ALU_SRA" 13 34, C4<0111>;
P_01186098 .param/l "ALU_SRL" 13 33, C4<0110>;
P_011860AC .param/l "ALU_SUB" 13 28, C4<0001>;
P_011860C0 .param/l "ALU_XOR" 13 31, C4<0100>;
v01322240_0 .net/s *"_s0", 63 0, L_0132B838; 1 drivers
v01322500_0 .net/s *"_s2", 63 0, L_0132FB88; 1 drivers
v01322BC0_0 .net *"_s8", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v013226F0_0 .alias "alu_control", 3 0, v01324DE0_0;
v01322C18_0 .var "alu_result", 31 0;
v01322E28_0 .alias "in1", 31 0, v013245F8_0;
v01322D78_0 .alias/s "in1_signed", 31 0, v013245F8_0;
v01322850_0 .alias "in2", 31 0, v013246A8_0;
v01322DD0_0 .alias/s "in2_signed", 31 0, v013246A8_0;
v013228A8_0 .alias "less_than", 0 0, v01328008_0;
v01322E80_0 .alias "less_than_u", 0 0, v01327F00_0;
v01322748_0 .net/s "mul_result_signed", 63 0, L_0132F768; 1 drivers
v01322958_0 .net "mul_result_unsigned", 63 0, L_0132F660; 1 drivers
v01322ED8_0 .alias "zero_flag", 0 0, v01328670_0;
E_012D35A0 .event edge, v013226F0_0, v01322E28_0, v01322850_0, v01322748_0;
L_0132B838 .extend/s 64, L_0132BC58;
L_0132FB88 .extend/s 64, L_0132B788;
L_0132F768 .arith/mult 64, L_0132B838, L_0132FB88;
L_0132F660 .arith/mult 64, L_0132BC58, L_0132B788;
L_0132F348 .cmp/eq 32, v01322C18_0, C4<00000000000000000000000000000000>;
L_0132F7C0 .cmp/gt.s 32, L_0132B788, L_0132BC58;
L_0132F558 .cmp/gt 32, L_0132B788, L_0132BC58;
S_012C4800 .scope module, "branch_unit" "branch_logic" 5 339, 14 1, S_012C3CD8;
 .timescale -9 -12;
P_012C43C4 .param/l "BEQ" 14 18, C4<000>;
P_012C43D8 .param/l "BGE" 14 21, C4<101>;
P_012C43EC .param/l "BGEU" 14 23, C4<111>;
P_012C4400 .param/l "BLT" 14 20, C4<100>;
P_012C4414 .param/l "BLTU" 14 22, C4<110>;
P_012C4428 .param/l "BNE" 14 19, C4<001>;
v013220E0_0 .alias "branch", 0 0, v01327580_0;
v013222F0_0 .alias "funct3", 2 0, v01326D98_0;
v01322450_0 .alias "less_than", 0 0, v01328008_0;
v01322298_0 .alias "less_than_u", 0 0, v01327F00_0;
v01322190_0 .var "taken", 0 0;
v013224A8_0 .alias "zero_flag", 0 0, v01328670_0;
E_012D3900/0 .event edge, v013220E0_0, v013222F0_0, v013224A8_0, v01322450_0;
E_012D3900/1 .event edge, v01322298_0;
E_012D3900 .event/or E_012D3900/0, E_012D3900/1;
S_012C3E70 .scope module, "mau" "mem_access_unit" 4 126, 15 11, S_012C3D60;
 .timescale -9 -12;
P_0119B25C .param/l "ARB_IDLE" 15 74, C4<00>;
P_0119B270 .param/l "ARB_IF" 15 76, C4<10>;
P_0119B284 .param/l "ARB_MEM" 15 75, C4<01>;
v01124590_0 .alias "M_AXI_ARADDR", 31 0, v0132C860_0;
v01124068_0 .alias "M_AXI_ARPROT", 2 0, v0132CA18_0;
v01124698_0 .alias "M_AXI_ARREADY", 0 0, v01328CA0_0;
v011246F0_0 .alias "M_AXI_ARVALID", 0 0, v0132CA70_0;
v01124748_0 .alias "M_AXI_AWADDR", 31 0, v0132C1D8_0;
v01124010_0 .alias "M_AXI_AWPROT", 2 0, v0132C8B8_0;
v011240C0_0 .alias "M_AXI_AWREADY", 0 0, v01328DA8_0;
v01124118_0 .alias "M_AXI_AWVALID", 0 0, v0132C758_0;
v01124170_0 .alias "M_AXI_BREADY", 0 0, v0132CAC8_0;
v01124220_0 .alias "M_AXI_BRESP", 1 0, v01328BF0_0;
v01124278_0 .alias "M_AXI_BVALID", 0 0, v01328880_0;
v01322030_0 .alias "M_AXI_RDATA", 31 0, v01328618_0;
v01321B08_0 .alias "M_AXI_RREADY", 0 0, v0132C128_0;
v013216E8_0 .alias "M_AXI_RRESP", 1 0, v01328778_0;
v01321DC8_0 .alias "M_AXI_RVALID", 0 0, v013287D0_0;
v01321D70_0 .alias "M_AXI_WDATA", 31 0, v0132C2E0_0;
v01321690_0 .alias "M_AXI_WREADY", 0 0, v01328FB8_0;
v01321B60_0 .alias "M_AXI_WSTRB", 3 0, v0132C498_0;
v01321740_0 .alias "M_AXI_WVALID", 0 0, v0132C4F0_0;
v01321638_0 .var "arb_next", 1 0;
v01321BB8_0 .var "arb_state", 1 0;
v01321E20_0 .net "axi_cpu_addr", 31 0, v013223A0_0; 1 drivers
v01321E78_0 .net "axi_cpu_error", 0 0, v012C4978_0; 1 drivers
v01321848_0 .net "axi_cpu_rdata", 31 0, v012C49D0_0; 1 drivers
v01321ED0_0 .net "axi_cpu_ready", 0 0, v012C4A28_0; 1 drivers
v013218A0_0 .net "axi_cpu_req", 0 0, v013221E8_0; 1 drivers
v01321F28_0 .net "axi_cpu_wdata", 31 0, v013223F8_0; 1 drivers
v01321798_0 .net "axi_cpu_wr", 0 0, v01322138_0; 1 drivers
v01321950_0 .net "axi_cpu_wstrb", 3 0, v01322348_0; 1 drivers
v013217F0_0 .alias "clk", 0 0, v01328A90_0;
v01321F80_0 .alias "if_addr", 31 0, v013293D8_0;
v01321C10_0 .var "if_data", 31 0;
v01321C68_0 .var "if_error", 0 0;
v01321CC0_0 .var "if_ready", 0 0;
v013215E0_0 .alias "if_req", 0 0, v01329220_0;
v013218F8_0 .alias "mem_addr", 31 0, v01329900_0;
v01321FD8_0 .var "mem_error", 0 0;
v01322088_0 .var "mem_rdata", 31 0;
v013219A8_0 .var "mem_ready", 0 0;
v01321D18_0 .alias "mem_req", 0 0, v01329958_0;
v01321A00_0 .alias "mem_wdata", 31 0, v01329538_0;
v01321A58_0 .alias "mem_wr", 0 0, v01329698_0;
v01321AB0_0 .alias "mem_wstrb", 3 0, v013296F0_0;
v013223A0_0 .var "mux_addr", 31 0;
v013221E8_0 .var "mux_req", 0 0;
v013223F8_0 .var "mux_wdata", 31 0;
v01322138_0 .var "mux_wr", 0 0;
v01322348_0 .var "mux_wstrb", 3 0;
v01322558_0 .alias "rst_n", 0 0, v01329590_0;
E_012D3480/0 .event edge, v01321BB8_0, v01321D18_0, v013218F8_0, v01321A00_0;
E_012D3480/1 .event edge, v01321AB0_0, v01321A58_0, v013215E0_0, v01321F80_0;
E_012D3480 .event/or E_012D3480/0, E_012D3480/1;
E_012D34A0 .event edge, v01321BB8_0, v01321D18_0, v013215E0_0, v012C4A28_0;
S_012C4778 .scope module, "axi_master" "axi4_lite_master_if" 15 241, 16 10, S_012C3E70;
 .timescale -9 -12;
P_0112104C .param/l "IDLE" 16 74, C4<000>;
P_01121060 .param/l "PROT_DEFAULT" 16 63, C4<000>;
P_01121074 .param/l "READ_ADDR" 16 78, C4<100>;
P_01121088 .param/l "READ_DATA" 16 79, C4<101>;
P_0112109C .param/l "RESP_DECERR" 16 68, C4<11>;
P_011210B0 .param/l "RESP_EXOKAY" 16 66, C4<01>;
P_011210C4 .param/l "RESP_OKAY" 16 65, C4<00>;
P_011210D8 .param/l "RESP_SLVERR" 16 67, C4<10>;
P_011210EC .param/l "WRITE_ADDR" 16 75, C4<001>;
P_01121100 .param/l "WRITE_DATA" 16 76, C4<010>;
P_01121114 .param/l "WRITE_RESP" 16 77, C4<011>;
v012C5210_0 .var "M_AXI_ARADDR", 31 0;
v012C48C8_0 .alias "M_AXI_ARPROT", 2 0, v0132CA18_0;
v012C4BE0_0 .alias "M_AXI_ARREADY", 0 0, v01328CA0_0;
v012C4C90_0 .var "M_AXI_ARVALID", 0 0;
v012C51B8_0 .var "M_AXI_AWADDR", 31 0;
v012C4FA8_0 .alias "M_AXI_AWPROT", 2 0, v0132C8B8_0;
v012C4D40_0 .alias "M_AXI_AWREADY", 0 0, v01328DA8_0;
v012C5000_0 .var "M_AXI_AWVALID", 0 0;
v012C4C38_0 .var "M_AXI_BREADY", 0 0;
v012C50B0_0 .alias "M_AXI_BRESP", 1 0, v01328BF0_0;
v012C5370_0 .alias "M_AXI_BVALID", 0 0, v01328880_0;
v012C4EF8_0 .alias "M_AXI_RDATA", 31 0, v01328618_0;
v012C4D98_0 .var "M_AXI_RREADY", 0 0;
v012C5268_0 .alias "M_AXI_RRESP", 1 0, v01328778_0;
v012C5108_0 .alias "M_AXI_RVALID", 0 0, v013287D0_0;
v012C4920_0 .var "M_AXI_WDATA", 31 0;
v012C52C0_0 .alias "M_AXI_WREADY", 0 0, v01328FB8_0;
v012C4DF0_0 .var "M_AXI_WSTRB", 3 0;
v012C4B30_0 .var "M_AXI_WVALID", 0 0;
v012C4F50_0 .var "addr_reg", 31 0;
v012C4EA0_0 .alias "clk", 0 0, v01328A90_0;
v012C5318_0 .alias "cpu_addr", 31 0, v01321E20_0;
v012C4978_0 .var "cpu_error", 0 0;
v012C49D0_0 .var "cpu_rdata", 31 0;
v012C4A28_0 .var "cpu_ready", 0 0;
v01124328_0 .alias "cpu_req", 0 0, v013218A0_0;
v011245E8_0 .alias "cpu_wdata", 31 0, v01321F28_0;
v01124380_0 .alias "cpu_wr", 0 0, v01321798_0;
v011242D0_0 .alias "cpu_wstrb", 3 0, v01321950_0;
v01124640_0 .var "next_state", 2 0;
v011244E0_0 .var "req_pending", 0 0;
v011243D8_0 .alias "rst_n", 0 0, v01329590_0;
v01124430_0 .var "state", 2 0;
v01124488_0 .var "wdata_reg", 31 0;
v011241C8_0 .var "wr_reg", 0 0;
v01124538_0 .var "wstrb_reg", 3 0;
E_012D31E0/0 .event negedge, v011243D8_0;
E_012D31E0/1 .event posedge, v012C4EA0_0;
E_012D31E0 .event/or E_012D31E0/0, E_012D31E0/1;
E_012D3500/0 .event edge, v01124430_0, v011244E0_0, v011241C8_0, v012C4D40_0;
E_012D3500/1 .event edge, v012C52C0_0, v012C5370_0, v012C4BE0_0, v012C5108_0;
E_012D3500 .event/or E_012D3500/0, E_012D3500/1;
    .scope S_012C44D0;
T_11 ;
    %wait E_012D2E20;
    %load/v 8, v012C5160_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4B88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4E48_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012C5580_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012C5420_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012C4CE8_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v012C5058_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4B88_0, 0, 8;
    %load/v 8, v012C4A80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4E48_0, 0, 8;
    %load/v 8, v012C5790_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012C5580_0, 0, 8;
    %load/v 8, v012C57E8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012C5420_0, 0, 8;
    %load/v 8, v012C4AD8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012C4CE8_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_012C3BC8;
T_12 ;
    %wait E_012D3A00;
    %load/v 8, v01324808_0, 1;
    %jmp/0xz  T_12.0, 8;
    %movi 8, 19, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01324C28_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01324910_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v013249C0_0, 1;
    %jmp/0xz  T_12.2, 8;
    %movi 8, 19, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01324C28_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01324910_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v01324B78_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v01324758_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01324C28_0, 0, 8;
    %load/v 8, v013247B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01324910_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_012C4008;
T_13 ;
    %wait E_012D3B80;
    %set/v v013250A0_0, 0, 1;
    %set/v v013250F8_0, 0, 1;
    %set/v v01324700_0, 0, 1;
    %set/v v01324E38_0, 0, 1;
    %set/v v01324968_0, 0, 1;
    %set/v v01325200_0, 0, 1;
    %set/v v01325308_0, 0, 1;
    %set/v v01325360_0, 0, 2;
    %movi 8, 2, 2;
    %set/v v013253B8_0, 8, 2;
    %set/v v01325150_0, 0, 4;
    %load/v 8, v01324B20_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 19, 7;
    %jmp/1 T_13.1, 6;
    %cmpi/u 8, 3, 7;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 35, 7;
    %jmp/1 T_13.3, 6;
    %cmpi/u 8, 99, 7;
    %jmp/1 T_13.4, 6;
    %cmpi/u 8, 111, 7;
    %jmp/1 T_13.5, 6;
    %cmpi/u 8, 103, 7;
    %jmp/1 T_13.6, 6;
    %cmpi/u 8, 55, 7;
    %jmp/1 T_13.7, 6;
    %cmpi/u 8, 23, 7;
    %jmp/1 T_13.8, 6;
    %set/v v013250A0_0, 0, 1;
    %set/v v013250F8_0, 0, 1;
    %set/v v01324700_0, 0, 1;
    %set/v v01324E38_0, 0, 1;
    %set/v v01324968_0, 0, 1;
    %set/v v01325200_0, 0, 1;
    %set/v v01325308_0, 0, 1;
    %set/v v01325150_0, 0, 4;
    %jmp T_13.10;
T_13.0 ;
    %set/v v013250A0_0, 1, 1;
    %set/v v013250F8_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v01325360_0, 8, 2;
    %load/v 8, v01325410_0, 7;
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_13.11, 4;
    %load/v 8, v013252B0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_13.13, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_13.14, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_13.15, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_13.16, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_13.17, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_13.18, 6;
    %set/v v01325150_0, 0, 4;
    %jmp T_13.20;
T_13.13 ;
    %movi 8, 10, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.20;
T_13.14 ;
    %movi 8, 11, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.20;
T_13.15 ;
    %movi 8, 12, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.20;
T_13.16 ;
    %movi 8, 13, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.20;
T_13.17 ;
    %movi 8, 14, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.20;
T_13.18 ;
    %set/v v01325150_0, 1, 4;
    %jmp T_13.20;
T_13.20 ;
    %jmp T_13.12;
T_13.11 ;
    %load/v 8, v013252B0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_13.21, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_13.22, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_13.23, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_13.24, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_13.25, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_13.26, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_13.27, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_13.28, 6;
    %set/v v01325150_0, 0, 4;
    %jmp T_13.30;
T_13.21 ;
    %load/v 8, v01325410_0, 7;
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_13.31, 4;
    %movi 8, 1, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.32;
T_13.31 ;
    %set/v v01325150_0, 0, 4;
T_13.32 ;
    %jmp T_13.30;
T_13.22 ;
    %movi 8, 5, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.30;
T_13.23 ;
    %movi 8, 8, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.30;
T_13.24 ;
    %movi 8, 9, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.30;
T_13.25 ;
    %movi 8, 4, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.30;
T_13.26 ;
    %load/v 8, v01325410_0, 7;
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_13.33, 4;
    %movi 8, 7, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.34;
T_13.33 ;
    %movi 8, 6, 4;
    %set/v v01325150_0, 8, 4;
T_13.34 ;
    %jmp T_13.30;
T_13.27 ;
    %movi 8, 3, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.30;
T_13.28 ;
    %movi 8, 2, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.30;
T_13.30 ;
T_13.12 ;
    %jmp T_13.10;
T_13.1 ;
    %set/v v013250A0_0, 1, 1;
    %set/v v013250F8_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v01325360_0, 8, 2;
    %load/v 8, v013252B0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_13.35, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_13.36, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_13.37, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_13.38, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_13.39, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_13.40, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_13.41, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_13.42, 6;
    %set/v v01325150_0, 0, 4;
    %jmp T_13.44;
T_13.35 ;
    %set/v v01325150_0, 0, 4;
    %jmp T_13.44;
T_13.36 ;
    %movi 8, 5, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.44;
T_13.37 ;
    %movi 8, 8, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.44;
T_13.38 ;
    %movi 8, 9, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.44;
T_13.39 ;
    %movi 8, 4, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.44;
T_13.40 ;
    %load/v 8, v01325410_0, 7;
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_13.45, 4;
    %movi 8, 7, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.46;
T_13.45 ;
    %movi 8, 6, 4;
    %set/v v01325150_0, 8, 4;
T_13.46 ;
    %jmp T_13.44;
T_13.41 ;
    %movi 8, 3, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.44;
T_13.42 ;
    %movi 8, 2, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.44;
T_13.44 ;
    %jmp T_13.10;
T_13.2 ;
    %set/v v013250A0_0, 1, 1;
    %set/v v013250F8_0, 1, 1;
    %set/v v01324700_0, 1, 1;
    %set/v v01324968_0, 1, 1;
    %set/v v01325150_0, 0, 4;
    %load/v 8, v013252B0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_13.47, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_13.48, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_13.49, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_13.50, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_13.51, 6;
    %movi 8, 2, 2;
    %set/v v013253B8_0, 8, 2;
    %jmp T_13.53;
T_13.47 ;
    %set/v v013253B8_0, 0, 2;
    %jmp T_13.53;
T_13.48 ;
    %movi 8, 1, 2;
    %set/v v013253B8_0, 8, 2;
    %jmp T_13.53;
T_13.49 ;
    %movi 8, 2, 2;
    %set/v v013253B8_0, 8, 2;
    %jmp T_13.53;
T_13.50 ;
    %set/v v013253B8_0, 0, 2;
    %jmp T_13.53;
T_13.51 ;
    %movi 8, 1, 2;
    %set/v v013253B8_0, 8, 2;
    %jmp T_13.53;
T_13.53 ;
    %jmp T_13.10;
T_13.3 ;
    %set/v v013250F8_0, 1, 1;
    %set/v v01324E38_0, 1, 1;
    %set/v v01325150_0, 0, 4;
    %load/v 8, v013252B0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_13.54, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_13.55, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_13.56, 6;
    %movi 8, 2, 2;
    %set/v v013253B8_0, 8, 2;
    %jmp T_13.58;
T_13.54 ;
    %set/v v013253B8_0, 0, 2;
    %jmp T_13.58;
T_13.55 ;
    %movi 8, 1, 2;
    %set/v v013253B8_0, 8, 2;
    %jmp T_13.58;
T_13.56 ;
    %movi 8, 2, 2;
    %set/v v013253B8_0, 8, 2;
    %jmp T_13.58;
T_13.58 ;
    %jmp T_13.10;
T_13.4 ;
    %set/v v01325200_0, 1, 1;
    %set/v v013250F8_0, 0, 1;
    %movi 8, 1, 4;
    %set/v v01325150_0, 8, 4;
    %jmp T_13.10;
T_13.5 ;
    %set/v v013250A0_0, 1, 1;
    %set/v v01325308_0, 1, 1;
    %set/v v01325150_0, 0, 4;
    %jmp T_13.10;
T_13.6 ;
    %set/v v013250A0_0, 1, 1;
    %set/v v01325308_0, 1, 1;
    %set/v v013250F8_0, 1, 1;
    %set/v v01325150_0, 0, 4;
    %jmp T_13.10;
T_13.7 ;
    %set/v v013250A0_0, 1, 1;
    %set/v v013250F8_0, 1, 1;
    %set/v v01325150_0, 0, 4;
    %jmp T_13.10;
T_13.8 ;
    %set/v v013250A0_0, 1, 1;
    %set/v v013250F8_0, 1, 1;
    %set/v v01325150_0, 0, 4;
    %jmp T_13.10;
T_13.10 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_012C42B0;
T_14 ;
    %wait E_012D3A00;
    %load/v 8, v013254C0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %set/v v01324040_0, 0, 32;
T_14.2 ;
    %load/v 8, v01324040_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_14.3, 5;
    %ix/getv/s 3, v01324040_0;
    %jmp/1 t_18, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01325258, 0, 0;
t_18 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v01324040_0, 32;
    %set/v v01324040_0, 8, 32;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v01325518_0, 1;
    %load/v 9, v01325570_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.4, 8;
    %load/v 8, v01325468_0, 32;
    %ix/getv 3, v01325570_0;
    %jmp/1 t_19, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01325258, 0, 8;
t_19 ;
T_14.4 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01325258, 0, 0;
t_20 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_012C3F80;
T_15 ;
    %wait E_012D3B60;
    %load/v 8, v01323858_0, 7;
    %cmpi/u 8, 19, 7;
    %jmp/1 T_15.0, 6;
    %cmpi/u 8, 3, 7;
    %jmp/1 T_15.1, 6;
    %cmpi/u 8, 103, 7;
    %jmp/1 T_15.2, 6;
    %cmpi/u 8, 35, 7;
    %jmp/1 T_15.3, 6;
    %cmpi/u 8, 99, 7;
    %jmp/1 T_15.4, 6;
    %cmpi/u 8, 55, 7;
    %jmp/1 T_15.5, 6;
    %cmpi/u 8, 23, 7;
    %jmp/1 T_15.6, 6;
    %cmpi/u 8, 111, 7;
    %jmp/1 T_15.7, 6;
    %set/v v01323B18_0, 0, 32;
    %jmp T_15.9;
T_15.0 ;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.10, 4;
    %load/x1p 40, v013239B8_0, 12;
    %jmp T_15.11;
T_15.10 ;
    %mov 40, 2, 12;
T_15.11 ;
    %mov 8, 40, 12; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.12, 4;
    %load/x1p 60, v013239B8_0, 1;
    %jmp T_15.13;
T_15.12 ;
    %mov 60, 2, 1;
T_15.13 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v01323B18_0, 8, 32;
    %jmp T_15.9;
T_15.1 ;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.14, 4;
    %load/x1p 40, v013239B8_0, 12;
    %jmp T_15.15;
T_15.14 ;
    %mov 40, 2, 12;
T_15.15 ;
    %mov 8, 40, 12; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.16, 4;
    %load/x1p 60, v013239B8_0, 1;
    %jmp T_15.17;
T_15.16 ;
    %mov 60, 2, 1;
T_15.17 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v01323B18_0, 8, 32;
    %jmp T_15.9;
T_15.2 ;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.18, 4;
    %load/x1p 40, v013239B8_0, 12;
    %jmp T_15.19;
T_15.18 ;
    %mov 40, 2, 12;
T_15.19 ;
    %mov 8, 40, 12; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.20, 4;
    %load/x1p 60, v013239B8_0, 1;
    %jmp T_15.21;
T_15.20 ;
    %mov 60, 2, 1;
T_15.21 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v01323B18_0, 8, 32;
    %jmp T_15.9;
T_15.3 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.22, 4;
    %load/x1p 40, v013239B8_0, 5;
    %jmp T_15.23;
T_15.22 ;
    %mov 40, 2, 5;
T_15.23 ;
    %mov 8, 40, 5; Move signal select into place
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.24, 4;
    %load/x1p 40, v013239B8_0, 7;
    %jmp T_15.25;
T_15.24 ;
    %mov 40, 2, 7;
T_15.25 ;
    %mov 13, 40, 7; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.26, 4;
    %load/x1p 60, v013239B8_0, 1;
    %jmp T_15.27;
T_15.26 ;
    %mov 60, 2, 1;
T_15.27 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v01323B18_0, 8, 32;
    %jmp T_15.9;
T_15.4 ;
    %mov 8, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.28, 4;
    %load/x1p 40, v013239B8_0, 4;
    %jmp T_15.29;
T_15.28 ;
    %mov 40, 2, 4;
T_15.29 ;
    %mov 9, 40, 4; Move signal select into place
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.30, 4;
    %load/x1p 40, v013239B8_0, 6;
    %jmp T_15.31;
T_15.30 ;
    %mov 40, 2, 6;
T_15.31 ;
    %mov 13, 40, 6; Move signal select into place
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.32, 4;
    %load/x1p 40, v013239B8_0, 1;
    %jmp T_15.33;
T_15.32 ;
    %mov 40, 2, 1;
T_15.33 ;
    %mov 19, 40, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.34, 4;
    %load/x1p 40, v013239B8_0, 1;
    %jmp T_15.35;
T_15.34 ;
    %mov 40, 2, 1;
T_15.35 ;
    %mov 20, 40, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.36, 4;
    %load/x1p 59, v013239B8_0, 1;
    %jmp T_15.37;
T_15.36 ;
    %mov 59, 2, 1;
T_15.37 ;
    %mov 40, 59, 1; Move signal select into place
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 21, 40, 19;
    %set/v v01323B18_0, 8, 32;
    %jmp T_15.9;
T_15.5 ;
    %mov 8, 0, 12;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.38, 4;
    %load/x1p 40, v013239B8_0, 20;
    %jmp T_15.39;
T_15.38 ;
    %mov 40, 2, 20;
T_15.39 ;
    %mov 20, 40, 20; Move signal select into place
    %set/v v01323B18_0, 8, 32;
    %jmp T_15.9;
T_15.6 ;
    %mov 8, 0, 12;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.40, 4;
    %load/x1p 40, v013239B8_0, 20;
    %jmp T_15.41;
T_15.40 ;
    %mov 40, 2, 20;
T_15.41 ;
    %mov 20, 40, 20; Move signal select into place
    %set/v v01323B18_0, 8, 32;
    %jmp T_15.9;
T_15.7 ;
    %mov 8, 0, 1;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.42, 4;
    %load/x1p 40, v013239B8_0, 10;
    %jmp T_15.43;
T_15.42 ;
    %mov 40, 2, 10;
T_15.43 ;
    %mov 9, 40, 10; Move signal select into place
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.44, 4;
    %load/x1p 40, v013239B8_0, 1;
    %jmp T_15.45;
T_15.44 ;
    %mov 40, 2, 1;
T_15.45 ;
    %mov 19, 40, 1; Move signal select into place
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.46, 4;
    %load/x1p 40, v013239B8_0, 8;
    %jmp T_15.47;
T_15.46 ;
    %mov 40, 2, 8;
T_15.47 ;
    %mov 20, 40, 8; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.48, 4;
    %load/x1p 40, v013239B8_0, 1;
    %jmp T_15.49;
T_15.48 ;
    %mov 40, 2, 1;
T_15.49 ;
    %mov 28, 40, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.50, 4;
    %load/x1p 51, v013239B8_0, 1;
    %jmp T_15.51;
T_15.50 ;
    %mov 51, 2, 1;
T_15.51 ;
    %mov 40, 51, 1; Move signal select into place
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 29, 40, 11;
    %set/v v01323B18_0, 8, 32;
    %jmp T_15.9;
T_15.9 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_012C3EF8;
T_16 ;
    %wait E_012D3BA0;
    %set/v v01323E88_0, 0, 1;
    %set/v v01324148_0, 0, 1;
    %set/v v013240F0_0, 0, 1;
    %load/v 8, v013242A8_0, 1;
    %load/v 9, v01323A10_0, 5;
    %load/v 14, v01323800_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v01323800_0, 5;
    %cmpi/u 10, 0, 5;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v01323A10_0, 5;
    %load/v 15, v01323A68_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %load/v 11, v01323A68_0, 5;
    %cmpi/u 11, 0, 5;
    %inv 4, 1;
    %mov 11, 4, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.0, 8;
    %set/v v01323E88_0, 1, 1;
    %set/v v013240F0_0, 1, 1;
T_16.0 ;
    %load/v 8, v01324568_0, 1;
    %jmp/0xz  T_16.2, 8;
    %set/v v01324148_0, 1, 1;
    %set/v v013240F0_0, 1, 1;
    %set/v v01323E88_0, 0, 1;
T_16.2 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_012C4338;
T_17 ;
    %wait E_012D3A00;
    %load/v 8, v01324358_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v013244B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v013227F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v013231F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01323248_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v013230E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01322FE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01323508_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v013234B0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v013241F8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01322698_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01323198_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v013241A0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01324460_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01323400_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v01323090_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v013225E8_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v01323038_0, 1;
    %jmp/0xz  T_17.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v013244B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v013227F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v013231F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01323248_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v013230E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01322FE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01323508_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v013234B0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v013241F8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01322698_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01323198_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v013241A0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01324460_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01323400_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v01323090_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v013225E8_0, 0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v01324510_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_17.4, 8;
    %load/v 8, v01324250_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v013244B8_0, 0, 8;
    %load/v 8, v01322B68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v013227F8_0, 0, 8;
    %load/v 8, v013232F8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v013231F0_0, 0, 8;
    %load/v 8, v013232A0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01323248_0, 0, 8;
    %load/v 8, v01323350_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v013230E8_0, 0, 8;
    %load/v 8, v01322A60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01322FE0_0, 0, 8;
    %load/v 8, v01323560_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01323508_0, 0, 8;
    %load/v 8, v01323458_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v013234B0_0, 0, 8;
    %load/v 8, v01324300_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v013241F8_0, 0, 8;
    %load/v 8, v01322640_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01322698_0, 0, 8;
    %load/v 8, v01323140_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01323198_0, 0, 8;
    %load/v 8, v01324408_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v013241A0_0, 0, 8;
    %load/v 8, v013243B0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01324460_0, 0, 8;
    %load/v 8, v013233A8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01323400_0, 0, 8;
    %load/v 8, v01322AB8_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v01323090_0, 0, 8;
    %load/v 8, v01322B10_0, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v013225E8_0, 0, 8;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_012C4228;
T_18 ;
    %wait E_012D35C0;
    %set/v v01322C70_0, 0, 2;
    %set/v v01322D20_0, 0, 2;
    %load/v 8, v01322F30_0, 1;
    %load/v 9, v01322F88_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01322F88_0, 5;
    %load/v 14, v013227A0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.0, 8;
    %movi 8, 2, 2;
    %set/v v01322C70_0, 8, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v013229B0_0, 1;
    %load/v 9, v01322CC8_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01322CC8_0, 5;
    %load/v 14, v013227A0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.2, 8;
    %movi 8, 1, 2;
    %set/v v01322C70_0, 8, 2;
    %jmp T_18.3;
T_18.2 ;
    %set/v v01322C70_0, 0, 2;
T_18.3 ;
T_18.1 ;
    %load/v 8, v01322F30_0, 1;
    %load/v 9, v01322F88_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01322F88_0, 5;
    %load/v 14, v01322A08_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.4, 8;
    %movi 8, 2, 2;
    %set/v v01322D20_0, 8, 2;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v013229B0_0, 1;
    %load/v 9, v01322CC8_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01322CC8_0, 5;
    %load/v 14, v01322A08_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.6, 8;
    %movi 8, 1, 2;
    %set/v v01322D20_0, 8, 2;
    %jmp T_18.7;
T_18.6 ;
    %set/v v01322D20_0, 0, 2;
T_18.7 ;
T_18.5 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_012C3DE8;
T_19 ;
    %wait E_012D35A0;
    %load/v 8, v013226F0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_19.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_19.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_19.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_19.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_19.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_19.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_19.11, 6;
    %set/v v01322C18_0, 0, 32;
    %jmp T_19.13;
T_19.0 ;
    %load/v 8, v01322E28_0, 32;
    %load/v 40, v01322850_0, 32;
    %add 8, 40, 32;
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.1 ;
    %load/v 8, v01322E28_0, 32;
    %load/v 40, v01322850_0, 32;
    %sub 8, 40, 32;
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.2 ;
    %load/v 8, v01322E28_0, 32;
    %load/v 40, v01322850_0, 32;
    %and 8, 40, 32;
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.3 ;
    %load/v 8, v01322E28_0, 32;
    %load/v 40, v01322850_0, 32;
    %or 8, 40, 32;
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.4 ;
    %load/v 8, v01322E28_0, 32;
    %load/v 40, v01322850_0, 32;
    %xor 8, 40, 32;
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.5 ;
    %load/v 8, v01322E28_0, 32;
    %load/v 40, v01322850_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.6 ;
    %load/v 8, v01322E28_0, 32;
    %load/v 40, v01322850_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.7 ;
    %load/v 8, v01322E28_0, 32;
    %load/v 40, v01322850_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.8 ;
    %load/v 8, v01322D78_0, 32;
    %load/v 40, v01322DD0_0, 32;
    %cmp/s 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_19.14, 8;
    %movi 9, 1, 32;
    %jmp/1  T_19.16, 8;
T_19.14 ; End of true expr.
    %jmp/0  T_19.15, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_19.16;
T_19.15 ;
    %mov 9, 0, 32; Return false value
T_19.16 ;
    %set/v v01322C18_0, 9, 32;
    %jmp T_19.13;
T_19.9 ;
    %load/v 8, v01322E28_0, 32;
    %load/v 40, v01322850_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_19.17, 8;
    %movi 9, 1, 32;
    %jmp/1  T_19.19, 8;
T_19.17 ; End of true expr.
    %jmp/0  T_19.18, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_19.19;
T_19.18 ;
    %mov 9, 0, 32; Return false value
T_19.19 ;
    %set/v v01322C18_0, 9, 32;
    %jmp T_19.13;
T_19.10 ;
    %load/v 8, v01322748_0, 32; Only need 32 of 64 bits
; Save base=8 wid=32 in lookaside.
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.11 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.20, 4;
    %load/x1p 8, v01322748_0, 32;
    %jmp T_19.21;
T_19.20 ;
    %mov 8, 2, 32;
T_19.21 ;
; Save base=8 wid=32 in lookaside.
    %set/v v01322C18_0, 8, 32;
    %jmp T_19.13;
T_19.13 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_012C4800;
T_20 ;
    %wait E_012D3900;
    %set/v v01322190_0, 0, 1;
    %load/v 8, v013220E0_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v013222F0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_20.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_20.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_20.7, 6;
    %set/v v01322190_0, 0, 1;
    %jmp T_20.9;
T_20.2 ;
    %load/v 8, v013224A8_0, 1;
    %set/v v01322190_0, 8, 1;
    %jmp T_20.9;
T_20.3 ;
    %load/v 8, v013224A8_0, 1;
    %inv 8, 1;
    %set/v v01322190_0, 8, 1;
    %jmp T_20.9;
T_20.4 ;
    %load/v 8, v01322450_0, 1;
    %set/v v01322190_0, 8, 1;
    %jmp T_20.9;
T_20.5 ;
    %load/v 8, v01322450_0, 1;
    %inv 8, 1;
    %set/v v01322190_0, 8, 1;
    %jmp T_20.9;
T_20.6 ;
    %load/v 8, v01322298_0, 1;
    %set/v v01322190_0, 8, 1;
    %jmp T_20.9;
T_20.7 ;
    %load/v 8, v01322298_0, 1;
    %inv 8, 1;
    %set/v v01322190_0, 8, 1;
    %jmp T_20.9;
T_20.9 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_012C3CD8;
T_21 ;
    %wait E_012D3A00;
    %load/v 8, v01329C18_0, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0132A090_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v01328828_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.2, 8;
    %load/v 8, v01326DF0_0, 1;
    %jmp/0xz  T_21.4, 8;
    %load/v 8, v01326B30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0132A090_0, 0, 8;
    %jmp T_21.5;
T_21.4 ;
    %ix/load 0, 4, 0;
    %load/vp0 8, v0132A090_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0132A090_0, 0, 8;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_012C3CD8;
T_22 ;
    %wait E_012D3A00;
    %load/v 8, v01329C18_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v01324F98_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01326870_0, 0, 8;
    %ix/load 0, 7, 0;
    %assign/v0 v01327FB0_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v01324FF0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01324F98_0, 0, 8;
    %load/v 8, v01326710_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01326870_0, 0, 8;
    %load/v 8, v013276C0_0, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v01327FB0_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_012C3CD8;
T_23 ;
    %wait E_012D3700;
    %load/v 8, v013267C0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_23.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_23.2, 6;
    %load/v 8, v01329DD0_0, 32;
    %set/v v01324650_0, 8, 32;
    %jmp T_23.4;
T_23.0 ;
    %load/v 8, v01329DD0_0, 32;
    %set/v v01324650_0, 8, 32;
    %jmp T_23.4;
T_23.1 ;
    %load/v 8, v01329010_0, 32;
    %set/v v01324650_0, 8, 32;
    %jmp T_23.4;
T_23.2 ;
    %load/v 8, v01327478_0, 32;
    %set/v v01324650_0, 8, 32;
    %jmp T_23.4;
T_23.4 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_012C3CD8;
T_24 ;
    %wait E_012D36C0;
    %load/v 8, v01326978_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_24.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_24.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_24.2, 6;
    %load/v 8, v0132A350_0, 32;
    %set/v v01326A28_0, 8, 32;
    %jmp T_24.4;
T_24.0 ;
    %load/v 8, v0132A350_0, 32;
    %set/v v01326A28_0, 8, 32;
    %jmp T_24.4;
T_24.1 ;
    %load/v 8, v01329010_0, 32;
    %set/v v01326A28_0, 8, 32;
    %jmp T_24.4;
T_24.2 ;
    %load/v 8, v01327478_0, 32;
    %set/v v01326A28_0, 8, 32;
    %jmp T_24.4;
T_24.4 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_012C3CD8;
T_25 ;
    %wait E_012D3A00;
    %load/v 8, v01329C18_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01326BE0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v013270B0_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v01327160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01326BE0_0, 0, 8;
    %load/v 8, v01326AD8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v013270B0_0, 0, 8;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_012C3CD8;
T_26 ;
    %wait E_012D3A00;
    %load/v 8, v01329C18_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01329C70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01327F58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01328060_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01327B38_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v013274D0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01328EB0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0132A3A8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v013268C8_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v01328378_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01327928_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01329F88_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v01329E28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01329C70_0, 0, 8;
    %load/v 8, v01327DF8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01327F58_0, 0, 8;
    %load/v 8, v013279D8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01328060_0, 0, 8;
    %load/v 8, v01327AE0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01327B38_0, 0, 8;
    %load/v 8, v01327420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v013274D0_0, 0, 8;
    %load/v 8, v01326A28_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01328EB0_0, 0, 8;
    %load/v 8, v0132A0E8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0132A3A8_0, 0, 8;
    %load/v 8, v01326EA0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v013268C8_0, 0, 8;
    %load/v 8, v01326D98_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v01328378_0, 0, 8;
    %load/v 8, v01327820_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01327928_0, 0, 8;
    %load/v 8, v0132A400_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01329F88_0, 0, 8;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_012C3CD8;
T_27 ;
    %wait E_012D38E0;
    %load/v 8, v013268C8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_27.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_27.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_27.2, 6;
    %load/v 8, v01328EB0_0, 32;
    %set/v v01324F40_0, 8, 32;
    %jmp T_27.4;
T_27.0 ;
    %load/v 8, v01327478_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_27.5, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_27.6, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_27.7, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_27.8, 6;
    %jmp T_27.9;
T_27.5 ;
    %load/v 8, v01328EB0_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 24;
    %set/v v01324F40_0, 8, 32;
    %jmp T_27.9;
T_27.6 ;
    %mov 8, 0, 8;
    %load/v 16, v01328EB0_0, 8; Select 8 out of 32 bits
    %mov 24, 0, 16;
    %set/v v01324F40_0, 8, 32;
    %jmp T_27.9;
T_27.7 ;
    %mov 8, 0, 16;
    %load/v 24, v01328EB0_0, 8; Select 8 out of 32 bits
    %mov 32, 0, 8;
    %set/v v01324F40_0, 8, 32;
    %jmp T_27.9;
T_27.8 ;
    %mov 8, 0, 24;
    %load/v 32, v01328EB0_0, 8; Select 8 out of 32 bits
    %set/v v01324F40_0, 8, 32;
    %jmp T_27.9;
T_27.9 ;
    %jmp T_27.4;
T_27.1 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_27.13, 4;
    %load/x1p 8, v01327478_0, 1;
    %jmp T_27.14;
T_27.13 ;
    %mov 8, 2, 1;
T_27.14 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_27.10, 8;
    %mov 9, 0, 16;
    %load/v 25, v01328EB0_0, 16; Select 16 out of 32 bits
    %jmp/1  T_27.12, 8;
T_27.10 ; End of true expr.
    %load/v 41, v01328EB0_0, 16; Select 16 out of 32 bits
    %mov 57, 0, 16;
    %jmp/0  T_27.11, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_27.12;
T_27.11 ;
    %mov 9, 41, 32; Return false value
T_27.12 ;
    %set/v v01324F40_0, 9, 32;
    %jmp T_27.4;
T_27.2 ;
    %load/v 8, v01328EB0_0, 32;
    %set/v v01324F40_0, 8, 32;
    %jmp T_27.4;
T_27.4 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_012C3CD8;
T_28 ;
    %wait E_012D38C0;
    %load/v 8, v01327F58_0, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v013268C8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_28.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_28.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_28.4, 6;
    %set/v v013266B8_0, 1, 4;
    %jmp T_28.6;
T_28.2 ;
    %load/v 8, v01327478_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_28.7, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_28.8, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_28.9, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_28.10, 6;
    %jmp T_28.11;
T_28.7 ;
    %movi 8, 1, 4;
    %set/v v013266B8_0, 8, 4;
    %jmp T_28.11;
T_28.8 ;
    %movi 8, 2, 4;
    %set/v v013266B8_0, 8, 4;
    %jmp T_28.11;
T_28.9 ;
    %movi 8, 4, 4;
    %set/v v013266B8_0, 8, 4;
    %jmp T_28.11;
T_28.10 ;
    %movi 8, 8, 4;
    %set/v v013266B8_0, 8, 4;
    %jmp T_28.11;
T_28.11 ;
    %jmp T_28.6;
T_28.3 ;
    %load/v 8, v01327478_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_28.12, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_28.13, 6;
    %movi 8, 3, 4;
    %set/v v013266B8_0, 8, 4;
    %jmp T_28.15;
T_28.12 ;
    %movi 8, 3, 4;
    %set/v v013266B8_0, 8, 4;
    %jmp T_28.15;
T_28.13 ;
    %movi 8, 12, 4;
    %set/v v013266B8_0, 8, 4;
    %jmp T_28.15;
T_28.15 ;
    %jmp T_28.6;
T_28.4 ;
    %set/v v013266B8_0, 1, 4;
    %jmp T_28.6;
T_28.6 ;
    %jmp T_28.1;
T_28.0 ;
    %set/v v013266B8_0, 1, 4;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_012C3CD8;
T_29 ;
    %wait E_012D3A00;
    %load/v 8, v01329C18_0, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0132A560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01327DA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v013277C8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v013271B8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01327980_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01329F30_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0132A248_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01327000_0, 0, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v013283D0_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0132A1F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0132A560_0, 0, 8;
    %load/v 8, v01327B38_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01327DA0_0, 0, 8;
    %load/v 8, v01327928_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v013277C8_0, 0, 8;
    %load/v 8, v01327478_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v013271B8_0, 0, 8;
    %load/v 8, v01326F50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01327980_0, 0, 8;
    %load/v 8, v01329F88_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01329F30_0, 0, 8;
    %load/v 8, v01329FE0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0132A248_0, 0, 8;
    %load/v 8, v013268C8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01327000_0, 0, 8;
    %load/v 8, v01328378_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v013283D0_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_012C3CD8;
T_30 ;
    %wait E_012D38A0;
    %load/v 8, v01326EF8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_30.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_30.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_30.2, 6;
    %load/v 8, v01327A88_0, 32;
    %set/v v01326920_0, 8, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/v 8, v013272C0_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_30.5, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_30.6, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_30.7, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_30.8, 6;
    %jmp T_30.9;
T_30.5 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.13, 4;
    %load/x1p 8, v01328320_0, 1;
    %jmp T_30.14;
T_30.13 ;
    %mov 8, 2, 1;
T_30.14 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_30.10, 8;
    %load/v 9, v01327A88_0, 8; Select 8 out of 32 bits
    %mov 17, 0, 24;
    %jmp/1  T_30.12, 8;
T_30.10 ; End of true expr.
    %load/v 41, v01327A88_0, 8; Select 8 out of 32 bits
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.15, 4;
    %load/x1p 97, v01327A88_0, 1;
    %jmp T_30.16;
T_30.15 ;
    %mov 97, 2, 1;
T_30.16 ;
    %mov 73, 97, 1; Move signal select into place
    %mov 96, 73, 1; Repetition 24
    %mov 95, 73, 1; Repetition 23
    %mov 94, 73, 1; Repetition 22
    %mov 93, 73, 1; Repetition 21
    %mov 92, 73, 1; Repetition 20
    %mov 91, 73, 1; Repetition 19
    %mov 90, 73, 1; Repetition 18
    %mov 89, 73, 1; Repetition 17
    %mov 88, 73, 1; Repetition 16
    %mov 87, 73, 1; Repetition 15
    %mov 86, 73, 1; Repetition 14
    %mov 85, 73, 1; Repetition 13
    %mov 84, 73, 1; Repetition 12
    %mov 83, 73, 1; Repetition 11
    %mov 82, 73, 1; Repetition 10
    %mov 81, 73, 1; Repetition 9
    %mov 80, 73, 1; Repetition 8
    %mov 79, 73, 1; Repetition 7
    %mov 78, 73, 1; Repetition 6
    %mov 77, 73, 1; Repetition 5
    %mov 76, 73, 1; Repetition 4
    %mov 75, 73, 1; Repetition 3
    %mov 74, 73, 1; Repetition 2
    %mov 49, 73, 24;
    %jmp/0  T_30.11, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_30.12;
T_30.11 ;
    %mov 9, 41, 32; Return false value
T_30.12 ;
    %set/v v01326920_0, 9, 32;
    %jmp T_30.9;
T_30.6 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.20, 4;
    %load/x1p 8, v01328320_0, 1;
    %jmp T_30.21;
T_30.20 ;
    %mov 8, 2, 1;
T_30.21 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_30.17, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.22, 4;
    %load/x1p 41, v01327A88_0, 8;
    %jmp T_30.23;
T_30.22 ;
    %mov 41, 2, 8;
T_30.23 ;
    %mov 9, 41, 8; Move signal select into place
    %mov 17, 0, 24;
    %jmp/1  T_30.19, 8;
T_30.17 ; End of true expr.
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.24, 4;
    %load/x1p 73, v01327A88_0, 8;
    %jmp T_30.25;
T_30.24 ;
    %mov 73, 2, 8;
T_30.25 ;
    %mov 41, 73, 8; Move signal select into place
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.26, 4;
    %load/x1p 97, v01327A88_0, 1;
    %jmp T_30.27;
T_30.26 ;
    %mov 97, 2, 1;
T_30.27 ;
    %mov 73, 97, 1; Move signal select into place
    %mov 96, 73, 1; Repetition 24
    %mov 95, 73, 1; Repetition 23
    %mov 94, 73, 1; Repetition 22
    %mov 93, 73, 1; Repetition 21
    %mov 92, 73, 1; Repetition 20
    %mov 91, 73, 1; Repetition 19
    %mov 90, 73, 1; Repetition 18
    %mov 89, 73, 1; Repetition 17
    %mov 88, 73, 1; Repetition 16
    %mov 87, 73, 1; Repetition 15
    %mov 86, 73, 1; Repetition 14
    %mov 85, 73, 1; Repetition 13
    %mov 84, 73, 1; Repetition 12
    %mov 83, 73, 1; Repetition 11
    %mov 82, 73, 1; Repetition 10
    %mov 81, 73, 1; Repetition 9
    %mov 80, 73, 1; Repetition 8
    %mov 79, 73, 1; Repetition 7
    %mov 78, 73, 1; Repetition 6
    %mov 77, 73, 1; Repetition 5
    %mov 76, 73, 1; Repetition 4
    %mov 75, 73, 1; Repetition 3
    %mov 74, 73, 1; Repetition 2
    %mov 49, 73, 24;
    %jmp/0  T_30.18, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_30.19;
T_30.18 ;
    %mov 9, 41, 32; Return false value
T_30.19 ;
    %set/v v01326920_0, 9, 32;
    %jmp T_30.9;
T_30.7 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.31, 4;
    %load/x1p 8, v01328320_0, 1;
    %jmp T_30.32;
T_30.31 ;
    %mov 8, 2, 1;
T_30.32 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_30.28, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.33, 4;
    %load/x1p 41, v01327A88_0, 8;
    %jmp T_30.34;
T_30.33 ;
    %mov 41, 2, 8;
T_30.34 ;
    %mov 9, 41, 8; Move signal select into place
    %mov 17, 0, 24;
    %jmp/1  T_30.30, 8;
T_30.28 ; End of true expr.
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.35, 4;
    %load/x1p 73, v01327A88_0, 8;
    %jmp T_30.36;
T_30.35 ;
    %mov 73, 2, 8;
T_30.36 ;
    %mov 41, 73, 8; Move signal select into place
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.37, 4;
    %load/x1p 97, v01327A88_0, 1;
    %jmp T_30.38;
T_30.37 ;
    %mov 97, 2, 1;
T_30.38 ;
    %mov 73, 97, 1; Move signal select into place
    %mov 96, 73, 1; Repetition 24
    %mov 95, 73, 1; Repetition 23
    %mov 94, 73, 1; Repetition 22
    %mov 93, 73, 1; Repetition 21
    %mov 92, 73, 1; Repetition 20
    %mov 91, 73, 1; Repetition 19
    %mov 90, 73, 1; Repetition 18
    %mov 89, 73, 1; Repetition 17
    %mov 88, 73, 1; Repetition 16
    %mov 87, 73, 1; Repetition 15
    %mov 86, 73, 1; Repetition 14
    %mov 85, 73, 1; Repetition 13
    %mov 84, 73, 1; Repetition 12
    %mov 83, 73, 1; Repetition 11
    %mov 82, 73, 1; Repetition 10
    %mov 81, 73, 1; Repetition 9
    %mov 80, 73, 1; Repetition 8
    %mov 79, 73, 1; Repetition 7
    %mov 78, 73, 1; Repetition 6
    %mov 77, 73, 1; Repetition 5
    %mov 76, 73, 1; Repetition 4
    %mov 75, 73, 1; Repetition 3
    %mov 74, 73, 1; Repetition 2
    %mov 49, 73, 24;
    %jmp/0  T_30.29, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_30.30;
T_30.29 ;
    %mov 9, 41, 32; Return false value
T_30.30 ;
    %set/v v01326920_0, 9, 32;
    %jmp T_30.9;
T_30.8 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.42, 4;
    %load/x1p 8, v01328320_0, 1;
    %jmp T_30.43;
T_30.42 ;
    %mov 8, 2, 1;
T_30.43 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_30.39, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.44, 4;
    %load/x1p 41, v01327A88_0, 8;
    %jmp T_30.45;
T_30.44 ;
    %mov 41, 2, 8;
T_30.45 ;
    %mov 9, 41, 8; Move signal select into place
    %mov 17, 0, 24;
    %jmp/1  T_30.41, 8;
T_30.39 ; End of true expr.
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.46, 4;
    %load/x1p 73, v01327A88_0, 8;
    %jmp T_30.47;
T_30.46 ;
    %mov 73, 2, 8;
T_30.47 ;
    %mov 41, 73, 8; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.48, 4;
    %load/x1p 97, v01327A88_0, 1;
    %jmp T_30.49;
T_30.48 ;
    %mov 97, 2, 1;
T_30.49 ;
    %mov 73, 97, 1; Move signal select into place
    %mov 96, 73, 1; Repetition 24
    %mov 95, 73, 1; Repetition 23
    %mov 94, 73, 1; Repetition 22
    %mov 93, 73, 1; Repetition 21
    %mov 92, 73, 1; Repetition 20
    %mov 91, 73, 1; Repetition 19
    %mov 90, 73, 1; Repetition 18
    %mov 89, 73, 1; Repetition 17
    %mov 88, 73, 1; Repetition 16
    %mov 87, 73, 1; Repetition 15
    %mov 86, 73, 1; Repetition 14
    %mov 85, 73, 1; Repetition 13
    %mov 84, 73, 1; Repetition 12
    %mov 83, 73, 1; Repetition 11
    %mov 82, 73, 1; Repetition 10
    %mov 81, 73, 1; Repetition 9
    %mov 80, 73, 1; Repetition 8
    %mov 79, 73, 1; Repetition 7
    %mov 78, 73, 1; Repetition 6
    %mov 77, 73, 1; Repetition 5
    %mov 76, 73, 1; Repetition 4
    %mov 75, 73, 1; Repetition 3
    %mov 74, 73, 1; Repetition 2
    %mov 49, 73, 24;
    %jmp/0  T_30.40, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_30.41;
T_30.40 ;
    %mov 9, 41, 32; Return false value
T_30.41 ;
    %set/v v01326920_0, 9, 32;
    %jmp T_30.9;
T_30.9 ;
    %jmp T_30.4;
T_30.1 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.53, 4;
    %load/x1p 8, v013272C0_0, 1;
    %jmp T_30.54;
T_30.53 ;
    %mov 8, 2, 1;
T_30.54 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_30.50, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.58, 4;
    %load/x1p 9, v01328320_0, 1;
    %jmp T_30.59;
T_30.58 ;
    %mov 9, 2, 1;
T_30.59 ;
; Save base=9 wid=1 in lookaside.
    %jmp/0  T_30.55, 9;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.60, 4;
    %load/x1p 42, v01327A88_0, 16;
    %jmp T_30.61;
T_30.60 ;
    %mov 42, 2, 16;
T_30.61 ;
    %mov 10, 42, 16; Move signal select into place
    %mov 26, 0, 16;
    %jmp/1  T_30.57, 9;
T_30.55 ; End of true expr.
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.62, 4;
    %load/x1p 74, v01327A88_0, 16;
    %jmp T_30.63;
T_30.62 ;
    %mov 74, 2, 16;
T_30.63 ;
    %mov 42, 74, 16; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.64, 4;
    %load/x1p 90, v01327A88_0, 1;
    %jmp T_30.65;
T_30.64 ;
    %mov 90, 2, 1;
T_30.65 ;
    %mov 74, 90, 1; Move signal select into place
    %mov 89, 74, 1; Repetition 16
    %mov 88, 74, 1; Repetition 15
    %mov 87, 74, 1; Repetition 14
    %mov 86, 74, 1; Repetition 13
    %mov 85, 74, 1; Repetition 12
    %mov 84, 74, 1; Repetition 11
    %mov 83, 74, 1; Repetition 10
    %mov 82, 74, 1; Repetition 9
    %mov 81, 74, 1; Repetition 8
    %mov 80, 74, 1; Repetition 7
    %mov 79, 74, 1; Repetition 6
    %mov 78, 74, 1; Repetition 5
    %mov 77, 74, 1; Repetition 4
    %mov 76, 74, 1; Repetition 3
    %mov 75, 74, 1; Repetition 2
    %mov 58, 74, 16;
    %jmp/0  T_30.56, 9;
 ; End of false expr.
    %blend  10, 42, 32; Condition unknown.
    %jmp  T_30.57;
T_30.56 ;
    %mov 10, 42, 32; Return false value
T_30.57 ;
    %jmp/1  T_30.52, 8;
T_30.50 ; End of true expr.
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.69, 4;
    %load/x1p 9, v01328320_0, 1;
    %jmp T_30.70;
T_30.69 ;
    %mov 9, 2, 1;
T_30.70 ;
; Save base=9 wid=1 in lookaside.
    %jmp/0  T_30.66, 9;
    %load/v 42, v01327A88_0, 16; Select 16 out of 32 bits
    %mov 58, 0, 16;
    %jmp/1  T_30.68, 9;
T_30.66 ; End of true expr.
    %load/v 74, v01327A88_0, 16; Select 16 out of 32 bits
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.71, 4;
    %load/x1p 122, v01327A88_0, 1;
    %jmp T_30.72;
T_30.71 ;
    %mov 122, 2, 1;
T_30.72 ;
    %mov 106, 122, 1; Move signal select into place
    %mov 121, 106, 1; Repetition 16
    %mov 120, 106, 1; Repetition 15
    %mov 119, 106, 1; Repetition 14
    %mov 118, 106, 1; Repetition 13
    %mov 117, 106, 1; Repetition 12
    %mov 116, 106, 1; Repetition 11
    %mov 115, 106, 1; Repetition 10
    %mov 114, 106, 1; Repetition 9
    %mov 113, 106, 1; Repetition 8
    %mov 112, 106, 1; Repetition 7
    %mov 111, 106, 1; Repetition 6
    %mov 110, 106, 1; Repetition 5
    %mov 109, 106, 1; Repetition 4
    %mov 108, 106, 1; Repetition 3
    %mov 107, 106, 1; Repetition 2
    %mov 90, 106, 16;
    %jmp/0  T_30.67, 9;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_30.68;
T_30.67 ;
    %mov 42, 74, 32; Return false value
T_30.68 ;
    %jmp/0  T_30.51, 8;
 ; End of false expr.
    %blend  10, 42, 32; Condition unknown.
    %jmp  T_30.52;
T_30.51 ;
    %mov 10, 42, 32; Return false value
T_30.52 ;
    %set/v v01326920_0, 10, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/v 8, v01327A88_0, 32;
    %set/v v01326920_0, 8, 32;
    %jmp T_30.4;
T_30.4 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_012C4778;
T_31 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v01124430_0, 0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v01124640_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v01124430_0, 0, 8;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_012C4778;
T_32 ;
    %wait E_012D3500;
    %load/v 8, v01124430_0, 3;
    %set/v v01124640_0, 8, 3;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_32.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_32.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_32.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_32.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_32.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_32.5, 6;
    %set/v v01124640_0, 0, 3;
    %jmp T_32.7;
T_32.0 ;
    %load/v 8, v011244E0_0, 1;
    %jmp/0xz  T_32.8, 8;
    %load/v 8, v011241C8_0, 1;
    %jmp/0xz  T_32.10, 8;
    %movi 8, 1, 3;
    %set/v v01124640_0, 8, 3;
    %jmp T_32.11;
T_32.10 ;
    %movi 8, 4, 3;
    %set/v v01124640_0, 8, 3;
T_32.11 ;
T_32.8 ;
    %jmp T_32.7;
T_32.1 ;
    %load/v 8, v012C4D40_0, 1;
    %load/v 9, v012C52C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_32.12, 8;
    %movi 8, 3, 3;
    %set/v v01124640_0, 8, 3;
    %jmp T_32.13;
T_32.12 ;
    %load/v 8, v012C4D40_0, 1;
    %jmp/0xz  T_32.14, 8;
    %movi 8, 2, 3;
    %set/v v01124640_0, 8, 3;
T_32.14 ;
T_32.13 ;
    %jmp T_32.7;
T_32.2 ;
    %load/v 8, v012C52C0_0, 1;
    %jmp/0xz  T_32.16, 8;
    %movi 8, 3, 3;
    %set/v v01124640_0, 8, 3;
T_32.16 ;
    %jmp T_32.7;
T_32.3 ;
    %load/v 8, v012C5370_0, 1;
    %jmp/0xz  T_32.18, 8;
    %set/v v01124640_0, 0, 3;
T_32.18 ;
    %jmp T_32.7;
T_32.4 ;
    %load/v 8, v012C4BE0_0, 1;
    %jmp/0xz  T_32.20, 8;
    %movi 8, 5, 3;
    %set/v v01124640_0, 8, 3;
T_32.20 ;
    %jmp T_32.7;
T_32.5 ;
    %load/v 8, v012C5108_0, 1;
    %jmp/0xz  T_32.22, 8;
    %set/v v01124640_0, 0, 3;
T_32.22 ;
    %jmp T_32.7;
T_32.7 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_012C4778;
T_33 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012C4F50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01124488_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v01124538_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011241C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011244E0_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 3, 3;
    %mov 8, 4, 1;
    %load/v 9, v012C5370_0, 1;
    %and 8, 9, 1;
    %load/v 9, v01124430_0, 3;
    %cmpi/u 9, 5, 3;
    %mov 9, 4, 1;
    %load/v 10, v012C5108_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_33.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011244E0_0, 0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %load/v 9, v01124328_0, 1;
    %and 8, 9, 1;
    %load/v 9, v011244E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_33.4, 8;
    %load/v 8, v012C5318_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012C4F50_0, 0, 8;
    %load/v 8, v011245E8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01124488_0, 0, 8;
    %load/v 8, v011242D0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01124538_0, 0, 8;
    %load/v 8, v01124380_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011241C8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011244E0_0, 0, 1;
T_33.4 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_012C4778;
T_34 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012C51B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012C5000_0, 0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_34.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_34.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_34.4, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v012C5000_0, 0, 0;
    %jmp T_34.6;
T_34.2 ;
    %load/v 8, v011244E0_0, 1;
    %load/v 9, v011241C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_34.7, 8;
    %load/v 8, v012C4F50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012C51B8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C5000_0, 0, 1;
    %jmp T_34.8;
T_34.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012C5000_0, 0, 0;
T_34.8 ;
    %jmp T_34.6;
T_34.3 ;
    %load/v 8, v012C4D40_0, 1;
    %jmp/0xz  T_34.9, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C5000_0, 0, 0;
T_34.9 ;
    %jmp T_34.6;
T_34.4 ;
    %load/v 8, v012C4D40_0, 1;
    %jmp/0xz  T_34.11, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C5000_0, 0, 0;
T_34.11 ;
    %jmp T_34.6;
T_34.6 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_012C4778;
T_35 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012C4920_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v012C4DF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4B30_0, 0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_35.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_35.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_35.4, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4B30_0, 0, 0;
    %jmp T_35.6;
T_35.2 ;
    %load/v 8, v011244E0_0, 1;
    %load/v 9, v011241C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_35.7, 8;
    %load/v 8, v01124488_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012C4920_0, 0, 8;
    %load/v 8, v01124538_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v012C4DF0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4B30_0, 0, 1;
    %jmp T_35.8;
T_35.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4B30_0, 0, 0;
T_35.8 ;
    %jmp T_35.6;
T_35.3 ;
    %load/v 8, v012C52C0_0, 1;
    %jmp/0xz  T_35.9, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4B30_0, 0, 0;
T_35.9 ;
    %jmp T_35.6;
T_35.4 ;
    %load/v 8, v012C52C0_0, 1;
    %jmp/0xz  T_35.11, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4B30_0, 0, 0;
T_35.11 ;
    %jmp T_35.6;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_012C4778;
T_36 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_36.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4C38_0, 0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_36.2, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4C38_0, 0, 0;
    %jmp T_36.4;
T_36.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4C38_0, 0, 1;
    %jmp T_36.4;
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_012C4778;
T_37 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_37.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012C5210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4C90_0, 0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_37.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_37.3, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4C90_0, 0, 0;
    %jmp T_37.5;
T_37.2 ;
    %load/v 8, v011244E0_0, 1;
    %load/v 9, v011241C8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_37.6, 8;
    %load/v 8, v012C4F50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012C5210_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4C90_0, 0, 1;
    %jmp T_37.7;
T_37.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4C90_0, 0, 0;
T_37.7 ;
    %jmp T_37.5;
T_37.3 ;
    %load/v 8, v012C4BE0_0, 1;
    %jmp/0xz  T_37.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4C90_0, 0, 0;
T_37.8 ;
    %jmp T_37.5;
T_37.5 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_012C4778;
T_38 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4D98_0, 0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_38.2, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4D98_0, 0, 0;
    %jmp T_38.4;
T_38.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4D98_0, 0, 1;
    %jmp T_38.4;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_012C4778;
T_39 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4A28_0, 0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 3, 3;
    %mov 8, 4, 1;
    %load/v 9, v012C5370_0, 1;
    %and 8, 9, 1;
    %load/v 9, v01124430_0, 3;
    %cmpi/u 9, 5, 3;
    %mov 9, 4, 1;
    %load/v 10, v012C5108_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4A28_0, 0, 8;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_012C4778;
T_40 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012C49D0_0, 0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 5, 3;
    %mov 8, 4, 1;
    %load/v 9, v012C5108_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_40.2, 8;
    %load/v 8, v012C4EF8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012C49D0_0, 0, 8;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_012C4778;
T_41 ;
    %wait E_012D31E0;
    %load/v 8, v011243D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_41.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4978_0, 0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/v 8, v01124430_0, 3;
    %cmpi/u 8, 3, 3;
    %mov 8, 4, 1;
    %load/v 9, v012C5370_0, 1;
    %and 8, 9, 1;
    %load/v 9, v012C50B0_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01124430_0, 3;
    %cmpi/u 9, 5, 3;
    %mov 9, 4, 1;
    %load/v 10, v012C5108_0, 1;
    %and 9, 10, 1;
    %load/v 10, v012C5268_0, 2;
    %cmpi/u 10, 0, 2;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012C4978_0, 0, 8;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_012C3E70;
T_42 ;
    %wait E_012D31E0;
    %load/v 8, v01322558_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v01321BB8_0, 0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v01321638_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01321BB8_0, 0, 8;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_012C3E70;
T_43 ;
    %wait E_012D34A0;
    %load/v 8, v01321BB8_0, 2;
    %set/v v01321638_0, 8, 2;
    %load/v 8, v01321BB8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_43.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_43.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_43.2, 6;
    %set/v v01321638_0, 0, 2;
    %jmp T_43.4;
T_43.0 ;
    %load/v 8, v01321D18_0, 1;
    %jmp/0xz  T_43.5, 8;
    %movi 8, 1, 2;
    %set/v v01321638_0, 8, 2;
    %jmp T_43.6;
T_43.5 ;
    %load/v 8, v013215E0_0, 1;
    %jmp/0xz  T_43.7, 8;
    %movi 8, 2, 2;
    %set/v v01321638_0, 8, 2;
T_43.7 ;
T_43.6 ;
    %jmp T_43.4;
T_43.1 ;
    %load/v 8, v01321ED0_0, 1;
    %jmp/0xz  T_43.9, 8;
    %set/v v01321638_0, 0, 2;
T_43.9 ;
    %jmp T_43.4;
T_43.2 ;
    %load/v 8, v01321ED0_0, 1;
    %jmp/0xz  T_43.11, 8;
    %set/v v01321638_0, 0, 2;
T_43.11 ;
    %jmp T_43.4;
T_43.4 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_012C3E70;
T_44 ;
    %wait E_012D3480;
    %set/v v013223A0_0, 0, 32;
    %set/v v013223F8_0, 0, 32;
    %set/v v01322348_0, 0, 4;
    %set/v v013221E8_0, 0, 1;
    %set/v v01322138_0, 0, 1;
    %load/v 8, v01321BB8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_44.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_44.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_44.2, 6;
    %jmp T_44.3;
T_44.0 ;
    %load/v 8, v01321D18_0, 1;
    %jmp/0xz  T_44.4, 8;
    %load/v 8, v013218F8_0, 32;
    %set/v v013223A0_0, 8, 32;
    %load/v 8, v01321A00_0, 32;
    %set/v v013223F8_0, 8, 32;
    %load/v 8, v01321AB0_0, 4;
    %set/v v01322348_0, 8, 4;
    %set/v v013221E8_0, 1, 1;
    %load/v 8, v01321A58_0, 1;
    %set/v v01322138_0, 8, 1;
    %jmp T_44.5;
T_44.4 ;
    %load/v 8, v013215E0_0, 1;
    %jmp/0xz  T_44.6, 8;
    %load/v 8, v01321F80_0, 32;
    %set/v v013223A0_0, 8, 32;
    %set/v v013223F8_0, 0, 32;
    %set/v v01322348_0, 1, 4;
    %set/v v013221E8_0, 1, 1;
    %set/v v01322138_0, 0, 1;
T_44.6 ;
T_44.5 ;
    %jmp T_44.3;
T_44.1 ;
    %load/v 8, v013218F8_0, 32;
    %set/v v013223A0_0, 8, 32;
    %load/v 8, v01321A00_0, 32;
    %set/v v013223F8_0, 8, 32;
    %load/v 8, v01321AB0_0, 4;
    %set/v v01322348_0, 8, 4;
    %set/v v013221E8_0, 0, 1;
    %load/v 8, v01321A58_0, 1;
    %set/v v01322138_0, 8, 1;
    %jmp T_44.3;
T_44.2 ;
    %load/v 8, v01321F80_0, 32;
    %set/v v013223A0_0, 8, 32;
    %set/v v013223F8_0, 0, 32;
    %set/v v01322348_0, 1, 4;
    %set/v v013221E8_0, 0, 1;
    %set/v v01322138_0, 0, 1;
    %jmp T_44.3;
T_44.3 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_012C3E70;
T_45 ;
    %wait E_012D31E0;
    %load/v 8, v01322558_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_45.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01321C10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01321CC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01321C68_0, 0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/v 8, v01321BB8_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v01321ED0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01321CC0_0, 0, 8;
    %load/v 8, v01321BB8_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v01321E78_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01321C68_0, 0, 8;
    %load/v 8, v01321BB8_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v01321ED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_45.2, 8;
    %load/v 8, v01321848_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01321C10_0, 0, 8;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_012C3E70;
T_46 ;
    %wait E_012D31E0;
    %load/v 8, v01322558_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_46.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01322088_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v013219A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01321FD8_0, 0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/v 8, v01321BB8_0, 2;
    %cmpi/u 8, 1, 2;
    %mov 8, 4, 1;
    %load/v 9, v01321ED0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v013219A8_0, 0, 8;
    %load/v 8, v01321BB8_0, 2;
    %cmpi/u 8, 1, 2;
    %mov 8, 4, 1;
    %load/v 9, v01321E78_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01321FD8_0, 0, 8;
    %load/v 8, v01321BB8_0, 2;
    %cmpi/u 8, 1, 2;
    %mov 8, 4, 1;
    %load/v 9, v01321ED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_46.2, 8;
    %load/v 8, v01321848_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01322088_0, 0, 8;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_012C41A0;
T_47 ;
    %movi 8, 147, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0132D3B8, 8, 32;
    %movi 8, 1048851, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0132D3B8, 8, 32;
    %movi 8, 2130355, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0132D3B8, 8, 32;
    %movi 8, 2130483, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0132D3B8, 8, 32;
    %movi 8, 3277491, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0132D3B8, 8, 32;
    %movi 8, 4195091, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0132D3B8, 8, 32;
    %movi 8, 6456243, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0132D3B8, 8, 32;
    %movi 8, 1049619, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0132D3B8, 8, 32;
    %movi 8, 8619059, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0132D3B8, 8, 32;
    %movi 8, 111, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0132D3B8, 8, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0132D3B8, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0132D3B8, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0132D3B8, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0132D3B8, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0132D3B8, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0132D3B8, 0, 32;
    %end;
    .thread T_47;
    .scope S_012C41A0;
T_48 ;
    %set/v v0132CE38_0, 0, 1;
T_48.0 ;
    %delay 5000, 0;
    %load/v 8, v0132CE38_0, 1;
    %inv 8, 1;
    %set/v v0132CE38_0, 8, 1;
    %jmp T_48.0;
    %end;
    .thread T_48;
    .scope S_012C41A0;
T_49 ;
    %wait E_012D31E0;
    %load/v 8, v0132D200_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_49.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C180_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C440_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0132CB78_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0132C288_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C338_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C7B0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0132C3E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0132CF98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0132BA48_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0132D518_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0132D468_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0132CFF0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0132D0F8_0, 0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/v 8, v0132CA70_0, 1;
    %load/v 9, v0132CF98_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_49.2, 8;
    %load/v 8, v0132C860_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0132D518_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0132CF98_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C180_0, 0, 1;
    %jmp T_49.3;
T_49.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C180_0, 0, 0;
T_49.3 ;
    %load/v 8, v0132CF98_0, 1;
    %jmp/0xz  T_49.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C440_0, 0, 1;
    %load/v 8, v0132D518_0, 32;
    %set/v v01329A08_0, 8, 32;
    %fork TD_tb_riscv_core_axi.read_memory, S_012C46F0;
    %join;
    %load/v  8, v013299B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0132CB78_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0132C288_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0132CF98_0, 0, 0;
    %jmp T_49.5;
T_49.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C440_0, 0, 0;
T_49.5 ;
    %load/v 8, v0132C758_0, 1;
    %load/v 9, v0132BA48_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_49.6, 8;
    %load/v 8, v0132C1D8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0132D468_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0132BA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C230_0, 0, 1;
    %jmp T_49.7;
T_49.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C230_0, 0, 0;
T_49.7 ;
    %load/v 8, v0132C4F0_0, 1;
    %load/v 9, v0132BA48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_49.8, 8;
    %load/v 8, v0132C2E0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0132D0F8_0, 0, 8;
    %load/v 8, v0132C498_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0132CFF0_0, 0, 8;
    %load/v 8, v0132D468_0, 32;
    %set/v v01329380_0, 8, 32;
    %load/v 8, v0132C2E0_0, 32;
    %set/v v01329BC0_0, 8, 32;
    %load/v 8, v0132C498_0, 4;
    %set/v v01329AB8_0, 8, 4;
    %fork TD_tb_riscv_core_axi.write_memory, S_012C4090;
    %join;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C338_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C7B0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0132C3E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0132BA48_0, 0, 0;
    %jmp T_49.9;
T_49.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C338_0, 0, 0;
    %load/v 8, v0132CAC8_0, 1;
    %load/v 9, v0132C7B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_49.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0132C7B0_0, 0, 0;
T_49.10 ;
T_49.9 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_012C41A0;
T_50 ;
    %wait E_012D3620;
    %load/v 8, v0132D200_0, 1;
    %jmp/0xz  T_50.0, 8;
    %load/v 8, v0132CA70_0, 1;
    %load/v 9, v0132C180_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_50.2, 8;
    %load/v 8, v0132D1A8_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132D1A8_0, 8, 32;
    %load/v 8, v0132D1A8_0, 32;
   %cmpi/s 8, 10, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_50.4, 5;
    %vpi_call 3 645 "$display", "[AXI] Read #%0d: addr=0x%08h", v0132D1A8_0, v0132C860_0;
T_50.4 ;
T_50.2 ;
    %load/v 8, v0132C758_0, 1;
    %load/v 9, v0132C230_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_50.6, 8;
    %load/v 8, v0132CC28_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132CC28_0, 8, 32;
    %vpi_call 3 651 "$display", "[AXI] Write #%0d: addr=0x%08h, data=0x%08h", v0132CC28_0, v0132C1D8_0, v0132C2E0_0;
T_50.6 ;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_012C41A0;
T_51 ;
    %set/v v0132D360_0, 0, 32;
    %set/v v0132CEE8_0, 0, 32;
    %set/v v0132D0A0_0, 0, 32;
    %set/v v0132D4C0_0, 0, 32;
    %set/v v0132CD88_0, 0, 1;
    %set/v v0132CCD8_0, 0, 32;
    %set/v v0132D1A8_0, 0, 32;
    %set/v v0132CC28_0, 0, 32;
    %set/v v0132D410_0, 0, 32;
    %set/v v0132D200_0, 1, 1;
    %set/v v0132C180_0, 0, 1;
    %set/v v0132C440_0, 0, 1;
    %set/v v0132CB78_0, 0, 32;
    %set/v v0132C288_0, 0, 2;
    %set/v v0132C230_0, 0, 1;
    %set/v v0132C338_0, 0, 1;
    %set/v v0132C7B0_0, 0, 1;
    %set/v v0132C3E8_0, 0, 2;
    %set/v v0132CF98_0, 0, 1;
    %set/v v0132BA48_0, 0, 1;
    %fork TD_tb_riscv_core_axi.init_memory, S_012C1148;
    %join;
    %delay 50000, 0;
    %vpi_call 3 694 "$display", "\012========================================================";
    %vpi_call 3 695 "$display", "RISC-V Core AXI Testbench";
    %vpi_call 3 696 "$display", "Testing pipelined CPU (5-stage pipeline)";
    %vpi_call 3 697 "$display", "Simulation Start: %t", $time;
    %vpi_call 3 698 "$display", "========================================================\012";
    %vpi_call 3 700 "$display", "IMPORTANT NOTES:";
    %vpi_call 3 701 "$display", "1. This is a PIPELINED CPU - debug ports show IF stage";
    %vpi_call 3 702 "$display", "2. PC advances every cycle when not stalled";
    %vpi_call 3 703 "$display", "3. Instruction at debug port may not match current execution";
    %vpi_call 3 704 "$display", "4. Tests check FUNCTIONALITY, not exact timing\012";
    %fork TD_tb_riscv_core_axi.test_reset, S_012C4448;
    %join;
    %fork TD_tb_riscv_core_axi.test_instruction_fetch, S_012C45E0;
    %join;
    %fork TD_tb_riscv_core_axi.test_alu_operations, S_012C1610;
    %join;
    %fork TD_tb_riscv_core_axi.test_memory_access, S_012C4558;
    %join;
    %fork TD_tb_riscv_core_axi.test_axi_interface, S_012C3C50;
    %join;
    %delay 100000, 0;
    %vpi_call 3 715 "$display", "\012========================================================";
    %vpi_call 3 716 "$display", "TEST SUMMARY";
    %vpi_call 3 717 "$display", "========================================================";
    %vpi_call 3 718 "$display", "Total Tests: %0d", v0132D360_0;
    %vpi_call 3 719 "$display", "Passed:      %0d", v0132CEE8_0;
    %vpi_call 3 720 "$display", "Failed:      %0d", v0132D0A0_0;
    %vpi_call 3 721 "$display", "Total Cycles: %0d", v0132D4C0_0;
    %vpi_call 3 722 "$display", "AXI Reads:   %0d", v0132D1A8_0;
    %vpi_call 3 723 "$display", "AXI Writes:  %0d", v0132CC28_0;
    %vpi_call 3 724 "$display", "Final State:";
    %vpi_call 3 725 "$display", "  PC: 0x%08h", v0132CC80_0;
    %vpi_call 3 726 "$display", "  Instruction: 0x%08h", v0132CD30_0;
    %vpi_call 3 727 "$display", "  Stall: %b", v0132CE90_0;
    %vpi_call 3 728 "$display", "========================================================";
    %load/v 8, v0132D0A0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %vpi_call 3 731 "$display", "\342\234\205 SUCCESS: ALL TESTS PASSED!";
    %vpi_call 3 732 "$display", "   CPU is functioning correctly with AXI interface";
    %jmp T_51.1;
T_51.0 ;
    %vpi_call 3 735 "$display", "\342\235\214 FAILURE: %0d TEST(S) FAILED", v0132D0A0_0;
    %vpi_call 3 736 "$display", "   Check expectations vs actual pipeline behavior";
T_51.1 ;
    %vpi_call 3 738 "$display", "========================================================";
    %delay 100000, 0;
    %vpi_call 3 742 "$finish";
    %end;
    .thread T_51;
    .scope S_012C41A0;
T_52 ;
    %wait E_012D3620;
    %load/v 8, v0132D200_0, 1;
    %jmp/0xz  T_52.0, 8;
    %load/v 8, v0132D4C0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0132D4C0_0, 8, 32;
    %movi 8, 100000, 32;
    %load/v 40, v0132D4C0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_52.2, 5;
    %vpi_call 3 754 "$display", "\012========================================================";
    %vpi_call 3 755 "$display", "\342\217\260 TEST TIMEOUT!";
    %vpi_call 3 756 "$display", "Cycle count: %0d", v0132D4C0_0;
    %vpi_call 3 757 "$display", "========================================================";
    %vpi_call 3 758 "$finish";
T_52.2 ;
    %jmp T_52.1;
T_52.0 ;
    %set/v v0132D4C0_0, 0, 32;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_012C41A0;
T_53 ;
    %vpi_call 3 768 "$dumpfile", "riscv_core_axi.vcd";
    %vpi_call 3 769 "$dumpvars", 1'sb0, S_012C41A0;
    %end;
    .thread T_53;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./core/PIPELINE_REG_EX_WB.v";
    ".\tb_riscv_core_axi.v";
    "./riscv_core_axi.v";
    "./datapath.v";
    "./core/PIPELINE_REG_IF_ID.v";
    "./core/control.v";
    "./core/reg_file.v";
    "./core/imm_gen.v";
    "./core/hazard_detection.v";
    "./core/PIPELINE_REG_ID_EX.v";
    "./core/forwarding_unit.v";
    "./core/alu.v";
    "./core/branch_logic.v";
    "./interface/mem_access_unit.v";
    "./interface/axi4_lite_master_if.v";
