;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @127, 106
	CMP @127, @106
	SUB 0, @13
	JMN 0, <-21
	MOV -61, <-20
	SUB 0, @13
	CMP 0, @13
	SLT @130, 9
	CMP -207, <-120
	CMP @-127, 100
	SUB 0, 0
	JMP <-127, 100
	SPL 0, <-21
	JMP <100, 2
	SUB @1, @2
	ADD #270, <0
	SUB -207, <-120
	MOV -17, <-20
	MOV -17, <-20
	SUB 0, 2
	SUB 607, <-120
	CMP @121, 103
	SUB @-127, 100
	CMP @-127, 100
	SUB @-127, 100
	CMP @-127, 100
	SUB @-127, 100
	SLT @130, 9
	SUB <0, @4
	SUB @121, 103
	SLT @130, 9
	MOV -1, <-20
	SPL 0, <402
	SUB @127, 106
	SUB @127, @106
	MOV -7, <-20
	SUB -207, <-120
	DJN -1, @-20
	SLT 30, 9
	SPL 0, <402
	SUB @127, 106
	DJN -1, @-20
	MOV -7, <-20
	ADD 30, 9
	SPL 0, <-21
	SUB @127, 106
	SUB @127, 106
