(* Uniprocessor Load *)

LET BE = reset || DSB()@s || ST(A0,!D0)@s;

L1 -> L2: selectBE && BE && start := 1;
L2 -> L3: LD(A0,D0)@s;
L3 -> L4: LD(A0,D0)@e;

(* escape *)
L2 -> L0: ST(A0,D0)@s || LD(A0,!D0)@s;

M1 -> M2: start == 1;
M2 -> M3: RD(A0,D0)@s;

ASSERT L4 |-> M3;

LS_INIT: L1;
RW_INIT: M1;
