$date
	Thu Oct 01 18:57:22 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PROCESSADOR $end
$var wire 1 ! saidaA $end
$var wire 1 " zeroOut $end
$var wire 8 # ulaJumpOut [7:0] $end
$var wire 8 $ rs [7:0] $end
$var wire 8 % regVal [7:0] $end
$var wire 2 & rdteste [1:0] $end
$var wire 2 ' rdex [1:0] $end
$var wire 2 ( rdOut [1:0] $end
$var wire 2 ) rd [1:0] $end
$var wire 8 * pc_calc [7:0] $end
$var wire 8 + jumpOut [7:0] $end
$var wire 8 , inst [7:0] $end
$var wire 3 - funct [2:0] $end
$var wire 8 . extsinal [7:0] $end
$var wire 8 / data_out [7:0] $end
$var wire 8 0 data [7:0] $end
$var wire 8 1 acOutWb [7:0] $end
$var wire 8 2 acOutValue [7:0] $end
$var wire 1 3 WRwb $end
$var wire 1 4 WRmem $end
$var wire 1 5 WRex $end
$var wire 1 6 WROutid $end
$var wire 1 7 WMid $end
$var wire 1 8 WMex $end
$var wire 1 9 SOUTid $end
$var wire 1 : SINid $end
$var wire 1 ; RMmem $end
$var wire 1 < RMid $end
$var wire 1 = RMex $end
$var wire 8 > PCout [7:0] $end
$var wire 1 ? NEQid $end
$var wire 1 @ NEQex $end
$var wire 1 A Jid $end
$var wire 1 B Jex $end
$var wire 1 C JCid $end
$var wire 1 D JCex $end
$var wire 1 E INAid $end
$var reg 1 F INAidreg $end
$var reg 1 G JCexreg $end
$var reg 1 H JCidreg $end
$var reg 1 I Jexreg $end
$var reg 1 J Jidreg $end
$var reg 1 K NEQexreg $end
$var reg 1 L NEQidreg $end
$var reg 8 M PCoutreg [7:0] $end
$var reg 1 N RMexreg $end
$var reg 1 O RMidreg $end
$var reg 1 P RMmemreg $end
$var reg 1 Q SINidreg $end
$var reg 1 R SOUTidreg $end
$var reg 1 S WMexreg $end
$var reg 1 T WMidreg $end
$var reg 1 U WROutidreg $end
$var reg 1 V WRexreg $end
$var reg 1 W WRmemreg $end
$var reg 1 X WRwbreg $end
$var reg 8 Y acOutValuereg [7:0] $end
$var reg 8 Z acOutWbreg [7:0] $end
$var reg 1 [ clock $end
$var reg 8 \ data_outreg [7:0] $end
$var reg 8 ] datareg [7:0] $end
$var reg 8 ^ extsinalreg [7:0] $end
$var reg 3 _ functreg [2:0] $end
$var reg 2 ` fwd [1:0] $end
$var reg 8 a instreg [7:0] $end
$var reg 8 b jumpOutreg [7:0] $end
$var reg 8 c pc_calcreg [7:0] $end
$var reg 2 d rdOutreg [1:0] $end
$var reg 2 e rdexreg [1:0] $end
$var reg 2 f rdreg [1:0] $end
$var reg 2 g rdtestereg [1:0] $end
$var reg 8 h regValreg [7:0] $end
$var reg 8 i rsreg [7:0] $end
$var reg 1 j saidaAreg $end
$var reg 1 k stall $end
$var reg 8 l ulaJumpOutreg [7:0] $end
$var reg 1 m zeroOutreg $end
$scope module FIVE $end
$var wire 8 n ACOUT [7:0] $end
$var wire 8 o MEMOUT [7:0] $end
$var wire 1 P RM $end
$var wire 1 W WR $end
$var wire 2 p rd [1:0] $end
$var wire 8 q data [7:0] $end
$var reg 1 3 WROut $end
$var reg 2 r rdOut [1:0] $end
$scope module MUX $end
$var wire 1 P choice $end
$var wire 8 s inAc [7:0] $end
$var wire 8 t inMem [7:0] $end
$var reg 8 u out [7:0] $end
$upscope $end
$upscope $end
$scope module FOUR $end
$var wire 1 I J $end
$var wire 1 G JC $end
$var wire 1 K Neq $end
$var wire 8 v PC [7:0] $end
$var wire 8 w RegVal [7:0] $end
$var wire 1 N Rm $end
$var wire 1 S Wm $end
$var wire 1 V Wr $end
$var wire 8 x acOutValue [7:0] $end
$var wire 1 [ clock $end
$var wire 2 y rdex [1:0] $end
$var wire 1 ! saidaA $end
$var wire 1 m zeroOut $end
$var wire 8 z data_out [7:0] $end
$var wire 1 { SaidaA $end
$var reg 1 ; Rm_MEM $end
$var reg 1 4 Wr_MEM $end
$var reg 8 | acOutWb [7:0] $end
$var reg 8 } jumpOut [7:0] $end
$var reg 2 ~ rdmem [1:0] $end
$scope module J_exec $end
$var wire 1 I jump $end
$var wire 1 G jumpC $end
$var wire 1 K neq $end
$var wire 1 m zero $end
$var reg 1 { saidaA $end
$upscope $end
$scope module M_D $end
$var wire 8 !" RegVal [7:0] $end
$var wire 1 ; Rm $end
$var wire 1 S Wm $end
$var wire 8 "" address [7:0] $end
$var wire 1 [ clock $end
$var reg 8 #" Data_out [7:0] $end
$upscope $end
$upscope $end
$scope module ONE $end
$var wire 1 ! choice_mux $end
$var wire 1 [ clock $end
$var wire 8 $" pcj_mux [7:0] $end
$var wire 1 k stall $end
$var wire 8 %" out_alu [7:0] $end
$var wire 8 &" inst [7:0] $end
$var wire 8 '" in_PC [7:0] $end
$var wire 8 (" addr_atual [7:0] $end
$var reg 8 )" pc_calc [7:0] $end
$scope module MEM $end
$var wire 1 [ clock $end
$var wire 8 *" pccounter [7:0] $end
$var reg 8 +" saidaInstrucao [7:0] $end
$upscope $end
$scope module MUX $end
$var wire 1 ! choice $end
$var wire 8 ," pcj [7:0] $end
$var wire 8 -" pcp [7:0] $end
$var reg 8 ." out [7:0] $end
$upscope $end
$scope module POINTER $end
$var wire 1 [ clock $end
$var wire 8 /" novoEnd [7:0] $end
$var wire 1 k stall $end
$var reg 8 0" endAtual [7:0] $end
$upscope $end
$scope module SUMPC $end
$var wire 1 [ clock $end
$var wire 8 1" inPC [7:0] $end
$var reg 8 2" out [7:0] $end
$upscope $end
$upscope $end
$scope module THREE $end
$var wire 1 F INA $end
$var wire 1 J J $end
$var wire 1 H JC $end
$var wire 1 L NEQ $end
$var wire 8 3" PC [7:0] $end
$var wire 1 O RM $end
$var wire 1 Q SIN $end
$var wire 1 R SOUT $end
$var wire 1 T WM $end
$var wire 1 U WR $end
$var wire 1 [ clock $end
$var wire 8 4" dataMem [7:0] $end
$var wire 3 5" funct [2:0] $end
$var wire 2 6" fwd [1:0] $end
$var wire 2 7" rdIn [1:0] $end
$var wire 8 8" regVal [7:0] $end
$var wire 8 9" sinalExt [7:0] $end
$var wire 1 " zeroOut $end
$var wire 1 :" ulaZero $end
$var wire 8 ;" ulaOut [7:0] $end
$var wire 8 <" ulaJumpOut [7:0] $end
$var wire 1 =" twoandOne $end
$var wire 3 >" sinal_ula [2:0] $end
$var wire 8 ?" saidaMux [7:0] $end
$var wire 1 @" saidaAc $end
$var wire 8 A" muxulain [7:0] $end
$var wire 8 B" muxacin [7:0] $end
$var wire 1 C" escolhaMux $end
$var wire 8 D" acOutValue [7:0] $end
$var wire 8 E" acInValue [7:0] $end
$var reg 1 D JCMem $end
$var reg 1 B JMem $end
$var reg 1 @ NEQMem $end
$var reg 1 = RMMem $end
$var reg 1 8 WMMem $end
$var reg 1 5 WRMem $end
$var reg 2 F" choiceACIN [1:0] $end
$var reg 2 G" choiceULA [1:0] $end
$var reg 2 H" rdOut [1:0] $end
$var reg 8 I" rs [7:0] $end
$scope module ACC $end
$var wire 1 F InA $end
$var wire 1 J jump $end
$var wire 1 H jumpC $end
$var wire 1 Q sin $end
$var wire 1 =" twone $end
$var reg 1 @" saidaAc $end
$var reg 1 C" saidaMux $end
$upscope $end
$scope module ACIN $end
$var wire 1 @" accept $end
$var wire 1 [ clock $end
$var wire 8 J" newData [7:0] $end
$var reg 8 K" data [7:0] $end
$upscope $end
$scope module ACINSOURCE $end
$var wire 2 L" choice [1:0] $end
$var wire 8 M" mem [7:0] $end
$var wire 8 N" base [7:0] $end
$var wire 8 O" acout [7:0] $end
$var reg 8 P" out [7:0] $end
$upscope $end
$scope module ACOUT $end
$var wire 1 R accept $end
$var wire 1 [ clock $end
$var wire 1 @" deny $end
$var wire 8 Q" newData [7:0] $end
$var reg 8 R" data [7:0] $end
$upscope $end
$scope module ALUControl $end
$var wire 3 S" opAlu [2:0] $end
$var reg 3 T" sinal_ula [2:0] $end
$var reg 1 =" twoandOne $end
$upscope $end
$scope module ALUJUMP $end
$var wire 1 [ clock $end
$var wire 8 U" inPC [7:0] $end
$var wire 8 V" ini [7:0] $end
$var reg 8 W" out [7:0] $end
$upscope $end
$scope module ALUMAIN $end
$var wire 1 [ clock $end
$var wire 8 X" entrada2 [7:0] $end
$var wire 3 Y" sinal_ula [2:0] $end
$var wire 8 Z" entrada1 [7:0] $end
$var reg 8 [" saida_ula [7:0] $end
$var reg 1 :" zero $end
$scope function alu $end
$var reg 8 \" entrada1 [7:0] $end
$var reg 8 ]" entrada2 [7:0] $end
$var reg 3 ^" sinal_ula [2:0] $end
$upscope $end
$upscope $end
$scope module MUX $end
$var wire 1 C" choice $end
$var wire 8 _" inReg [7:0] $end
$var wire 8 `" ini [7:0] $end
$var reg 8 a" out [7:0] $end
$upscope $end
$scope module ULASOURCE $end
$var wire 8 b" acout [7:0] $end
$var wire 8 c" base [7:0] $end
$var wire 2 d" choice [1:0] $end
$var wire 8 e" mem [7:0] $end
$var reg 8 f" out [7:0] $end
$upscope $end
$scope module ZeroAc $end
$var wire 1 R accept $end
$var wire 1 [ clock $end
$var wire 1 @" deny $end
$var wire 1 :" newVal $end
$var reg 1 " val $end
$upscope $end
$upscope $end
$scope module TWO $end
$var wire 8 g" PC [7:0] $end
$var wire 1 X WR $end
$var wire 1 [ clock $end
$var wire 8 h" data [7:0] $end
$var wire 8 i" inst [7:0] $end
$var wire 2 j" rdIn [1:0] $end
$var wire 1 k stall $end
$var wire 8 k" regVal [7:0] $end
$var wire 8 l" extsinal [7:0] $end
$var wire 1 m" WROutuc $end
$var wire 1 n" WMuc $end
$var wire 1 o" SOUTuc $end
$var wire 1 p" SINuc $end
$var wire 1 q" RMuc $end
$var wire 1 r" NEQuc $end
$var wire 1 s" Juc $end
$var wire 1 t" JCuc $end
$var wire 1 u" INAuc $end
$var reg 1 E INA $end
$var reg 1 A J $end
$var reg 1 C JC $end
$var reg 1 ? NEQ $end
$var reg 8 v" PCout [7:0] $end
$var reg 1 < RM $end
$var reg 1 : SIN $end
$var reg 1 9 SOUT $end
$var reg 1 7 WM $end
$var reg 1 6 WROut $end
$var reg 3 w" funct [2:0] $end
$var reg 2 x" rd [1:0] $end
$scope module RB $end
$var wire 1 X WR $end
$var wire 1 [ clock $end
$var wire 8 y" data [7:0] $end
$var wire 2 z" rd [1:0] $end
$var wire 2 {" rs [1:0] $end
$var reg 8 |" regVal [7:0] $end
$var reg 8 }" s0 [7:0] $end
$var reg 8 ~" s1 [7:0] $end
$var reg 8 !# t0 [7:0] $end
$var reg 8 "# t1 [7:0] $end
$upscope $end
$scope module control $end
$var wire 3 ## OPCode [2:0] $end
$var reg 1 u" INA $end
$var reg 1 s" J $end
$var reg 1 t" JC $end
$var reg 1 r" NEQ $end
$var reg 1 q" RM $end
$var reg 1 p" SIN $end
$var reg 1 o" SOUT $end
$var reg 1 n" WM $end
$var reg 1 m" WR $end
$upscope $end
$scope module ext $end
$var wire 5 $# entrada [4:0] $end
$var reg 8 %# saida [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %#
bx $#
bx ##
b0 "#
b0 !#
b0 ~"
b0 }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
b0 d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
b0 L"
bx K"
bx J"
bx I"
bx H"
b0 G"
b0 F"
bx E"
bx D"
xC"
bx B"
bx A"
x@"
bx ?"
bx >"
x="
bx <"
bx ;"
x:"
bx 9"
bx 8"
bx 7"
b0 6"
bx 5"
bx 4"
bx 3"
b1 2"
b0 1"
b0 0"
b1 /"
b1 ."
b1 -"
bx ,"
bx +"
b0 *"
b1 )"
b0 ("
b1 '"
bx &"
b1 %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
x{
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
xm
bx l
1k
xj
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
b0 `
bx _
bx ^
bx ]
bx \
1[
bx Z
bx Y
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
bx M
xL
xK
xJ
xI
xH
xG
xF
0E
xD
0C
xB
0A
x@
0?
bx >
x=
0<
x;
0:
09
x8
07
06
x5
x4
03
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
b1 *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
x"
z!
$end
#5
0D
0B
0@
0=
08
05
b1 >
b1 v"
b1 ("
b1 *"
b1 0"
b1 1"
0X
zj
0L
0U
0R
0Q
0T
0O
0F
0H
0J
b1 c
b1 g"
0[
#10
b10 *
b10 )"
b10 '"
b10 ."
b10 /"
b100111 ,
b100111 &"
b100111 +"
b10 %"
b10 -"
b10 2"
1[
#15
1:
1E
b111 .
b111 l"
b111 %#
1p"
1u"
0{
04
0;
b10 >
b10 v"
b111 -
b111 w"
b0 )
b0 x"
b0 {"
b111 $#
b1 ##
0G
0I
0K
0N
0S
0V
b1 M
b1 3"
b1 U"
b10 c
b10 g"
b100111 a
b100111 i"
b10 ("
b10 *"
b10 0"
b10 1"
0[
#20
b11 *
b11 )"
b11 '"
b11 ."
b11 /"
b11 %"
b11 -"
b11 2"
b10 ,
b10 &"
b10 +"
1[
#25
b111 B"
b111 J"
b111 P"
1@"
0C"
b111 ?"
b111 N"
b111 a"
19
0:
0E
1:"
b0 ;"
b0 Q"
b0 ["
b111 ^"
b10 .
b10 l"
b10 %#
1o"
0p"
0u"
b111 >"
b111 T"
b111 Y"
1="
b0 '
b0 H"
b11 >
b11 v"
b10 -
b10 w"
b10 $#
b0 ##
b11 ("
b11 *"
b11 0"
b11 1"
b0 %
b0 k"
b0 |"
b1001 #
b1001 <"
b1001 W"
0P
0W
b10 M
b10 3"
b10 U"
b111 _
b111 5"
b111 S"
1Q
1F
b0 f
b0 7"
b111 ^
b111 9"
b111 V"
b111 `"
b11 c
b11 g"
b10 a
b10 i"
0[
#30
b111 ]"
b111 E"
b111 K"
b111 X"
b100 *
b100 )"
b100 '"
b100 ."
b100 /"
b11001000 ,
b11001000 &"
b11001000 +"
b100 %"
b100 -"
b100 2"
1[
#35
b10 B"
b10 J"
b10 P"
0@"
0C"
b10 ?"
b10 N"
b10 a"
16
09
0:"
b111 ;"
b111 Q"
b111 ["
b0 \"
b10 ^"
b1000 .
b1000 l"
b1000 %#
1m"
0o"
b1001 +
b1001 }
b1001 $"
b1001 ,"
b0 &
b0 ~
b10 >"
b10 T"
b10 Y"
0="
b0 A"
b0 Z"
b0 f"
b0 $
b0 I"
b100 >
b100 v"
b0 -
b0 w"
b1 )
b1 x"
b1 {"
b1000 $#
b110 ##
b0 e
b0 y
b1001 l
b1001 v
b11 M
b11 3"
b11 U"
b10 _
b10 5"
b10 S"
1R
0Q
0F
b10 ^
b10 9"
b10 V"
b10 `"
b0 h
b0 8"
b0 _"
b0 c"
b100 c
b100 g"
b11001000 a
b11001000 i"
b100 ("
b100 *"
b100 0"
b100 1"
0[
#40
b101 *
b101 )"
b101 '"
b101 ."
b101 /"
b101 %"
b101 -"
b101 2"
b101110 ,
b101110 &"
b101110 +"
1[
#45
b1000 B"
b1000 J"
b1000 P"
b1000 ?"
b1000 N"
b1000 a"
06
1:
1E
1:"
b0 ;"
b0 Q"
b0 ["
b0 ^"
b1110 .
b1110 l"
b1110 %#
0m"
1p"
1u"
b0 (
b0 r
b0 >"
b0 T"
b0 Y"
15
b1 '
b1 H"
b101 >
b101 v"
b110 -
b110 w"
b1110 $#
b1 ##
b101 ("
b101 *"
b101 0"
b101 1"
b1100 #
b1100 <"
b1100 W"
b1001 b
b0 g
b0 p
b0 j"
b0 z"
b0 i
b0 w
b0 !"
b100 M
b100 3"
b100 U"
b0 _
b0 5"
b0 S"
1U
0R
b1 f
b1 7"
b1000 ^
b1000 9"
b1000 V"
b1000 `"
b101 c
b101 g"
b101110 a
b101110 i"
0[
#50
b110 *
b110 )"
b110 '"
b110 ."
b110 /"
b1010 ,
b1010 &"
b1010 +"
b110 %"
b110 -"
b110 2"
1[
#55
b1110 B"
b1110 J"
b1110 P"
1@"
b1110 ?"
b1110 N"
b1110 a"
19
0:
0E
b110 ^"
b1010 .
b1010 l"
b1010 %#
1o"
0p"
0u"
14
b1100 +
b1100 }
b1100 $"
b1100 ,"
b1 &
b1 ~
b110 >"
b110 T"
b110 Y"
1="
05
b110 >
b110 v"
b10 -
b10 w"
b1010 $#
b0 ##
b0 d
1V
b1 e
b1 y
b1100 l
b1100 v
b101 M
b101 3"
b101 U"
b110 _
b110 5"
b110 S"
0U
1Q
1F
b1110 ^
b1110 9"
b1110 V"
b1110 `"
b110 c
b110 g"
b1010 a
b1010 i"
b110 ("
b110 *"
b110 0"
b110 1"
0[
#60
b1110 ]"
b1110 E"
b1110 K"
b1110 X"
b111 *
b111 )"
b111 '"
b111 ."
b111 /"
b111 %"
b111 -"
b111 2"
b11010000 ,
b11010000 &"
b11010000 +"
1[
#65
b1010 B"
b1010 J"
b1010 P"
0@"
0C"
b1010 ?"
b1010 N"
b1010 a"
16
09
0:"
b1110 ;"
b1110 Q"
b1110 ["
b10 ^"
b10000 .
b10000 l"
b10000 %#
1m"
0o"
b1 (
b1 r
13
04
b10 >"
b10 T"
b10 Y"
0="
b111 >
b111 v"
b0 -
b0 w"
b10 )
b10 x"
b10 {"
b10000 $#
b110 ##
b111 ("
b111 *"
b111 0"
b111 1"
b10000 #
b10000 <"
b10000 W"
1W
b1100 b
b1 g
b1 p
b1 j"
b1 z"
0V
b110 M
b110 3"
b110 U"
b10 _
b10 5"
b10 S"
1R
0Q
0F
b1010 ^
b1010 9"
b1010 V"
b1010 `"
b111 c
b111 g"
b11010000 a
b11010000 i"
0[
#70
b1000 *
b1000 )"
b1000 '"
b1000 ."
b1000 /"
b101000 ,
b101000 &"
b101000 +"
b1000 %"
b1000 -"
b1000 2"
1[
#75
b10000 B"
b10000 J"
b10000 P"
b10000 ?"
b10000 N"
b10000 a"
b1110 2
b1110 D"
b1110 O"
b1110 R"
b1110 b"
0"
06
1:
1E
1:"
b0 ;"
b0 Q"
b0 ["
b0 ^"
b1000 .
b1000 l"
b1000 %#
0m"
1p"
1u"
03
b10000 +
b10000 }
b10000 $"
b10000 ,"
b0 >"
b0 T"
b0 Y"
15
b10 '
b10 H"
b1000 >
b1000 v"
b1 )
b1 x"
b1 {"
b1000 $#
b1 ##
b1 d
1X
0W
b10000 l
b10000 v
b111 M
b111 3"
b111 U"
b0 _
b0 5"
b0 S"
1U
0R
b10 f
b10 7"
b10000 ^
b10000 9"
b10000 V"
b10000 `"
b1000 c
b1000 g"
b101000 a
b101000 i"
b1000 ("
b1000 *"
b1000 0"
b1000 1"
0[
#80
b1001 *
b1001 )"
b1001 '"
b1001 ."
b1001 /"
b1001 %"
b1001 -"
b1001 2"
b1001 ,
b1001 &"
b1001 +"
bx ~"
1[
#85
b1000 B"
b1000 J"
b1000 P"
1@"
b1000 ?"
b1000 N"
b1000 a"
19
0:
0E
b1001 .
b1001 l"
b1001 %#
1o"
0p"
0u"
14
b10 &
b10 ~
b1110 1
b1110 |
05
b1 '
b1 H"
b1001 >
b1001 v"
b1 -
b1 w"
b1001 $#
b0 ##
b1001 ("
b1001 *"
b1001 0"
b1001 1"
bx %
bx k"
bx |"
0X
b10000 b
1V
b10 e
b10 y
b1110 Y
b1110 x
b1110 ""
0m
b1000 M
b1000 3"
b1000 U"
0U
1Q
1F
b1 f
b1 7"
b1000 ^
b1000 9"
b1000 V"
b1000 `"
b1001 c
b1001 g"
b1001 a
b1001 i"
0[
#90
b1000 ]"
b1000 E"
b1000 K"
b1000 X"
b1010 *
b1010 )"
b1010 '"
b1010 ."
b1010 /"
b11011000 ,
b11011000 &"
b11011000 +"
b1010 %"
b1010 -"
b1010 2"
1[
#95
b1001 B"
b1001 J"
b1001 P"
0@"
b1001 ?"
b1001 N"
b1001 a"
16
09
0:"
bx1xxx ;"
bx1xxx Q"
bx1xxx ["
bx \"
b1 ^"
b11000 .
b11000 l"
b11000 %#
1m"
0o"
b1110 0
b1110 q
b1110 u
b10 (
b10 r
13
04
b1 &
b1 ~
b1 >"
b1 T"
b1 Y"
bx A"
bx Z"
bx f"
bx $
bx I"
b1010 >
b1010 v"
b0 -
b0 w"
b11 )
b11 x"
b11 {"
b11000 $#
b110 ##
1W
b1110 Z
b1110 n
b1110 s
b10 g
b10 p
b10 j"
b10 z"
0V
b1 e
b1 y
b1001 M
b1001 3"
b1001 U"
b1 _
b1 5"
b1 S"
1R
0Q
0F
b1001 ^
b1001 9"
b1001 V"
b1001 `"
bx h
bx 8"
bx _"
bx c"
b1010 c
b1010 g"
b11011000 a
b11011000 i"
b1010 ("
b1010 *"
b1010 0"
b1010 1"
0[
#100
b1011 *
b1011 )"
b1011 '"
b1011 ."
b1011 /"
b1011 %"
b1011 -"
b1011 2"
b100000 ,
b100000 &"
b100000 +"
1[
#105
b11000 B"
b11000 J"
b11000 P"
b11000 ?"
b11000 N"
b11000 a"
06
1:
1E
b0x000 ;"
b0x000 Q"
b0x000 ["
b0 ^"
b0 .
b0 l"
b0 %#
0m"
1p"
1u"
b1 (
b1 r
03
b0 >"
b0 T"
b0 Y"
15
b11 '
b11 H"
b1011 >
b1011 v"
b0 )
b0 x"
b0 {"
b0 $#
b1 ##
b1011 ("
b1011 *"
b1011 0"
b1011 1"
b0 %
b0 k"
b0 |"
b100010 #
b100010 <"
b100010 W"
b10 d
1X
b1110 ]
b1110 4"
b1110 M"
b1110 e"
b1110 h"
b1110 y"
0W
b1 g
b1 p
b1 j"
b1 z"
bx i
bx w
bx !"
b1010 M
b1010 3"
b1010 U"
b0 _
b0 5"
b0 S"
1U
0R
b11 f
b11 7"
b11000 ^
b11000 9"
b11000 V"
b11000 `"
b1011 c
b1011 g"
b100000 a
b100000 i"
0[
#110
b1100 *
b1100 )"
b1100 '"
b1100 ."
b1100 /"
b1110 ~"
b10 ,
b10 &"
b10 +"
b1100 %"
b1100 -"
b1100 2"
1[
#115
b0 B"
b0 J"
b0 P"
1@"
b0 ?"
b0 N"
b0 a"
19
0:
0E
1:"
b0 ;"
b0 Q"
b0 ["
b0 \"
b10 .
b10 l"
b10 %#
1o"
0p"
0u"
14
b100010 +
b100010 }
b100010 $"
b100010 ,"
b11 &
b11 ~
b0 A"
b0 Z"
b0 f"
05
b0 '
b0 H"
b0 $
b0 I"
b1100 >
b1100 v"
b10 -
b10 w"
b10 $#
b0 ##
b1 d
0X
1V
b11 e
b11 y
b100010 l
b100010 v
b1011 M
b1011 3"
b1011 U"
0U
1Q
1F
b0 f
b0 7"
b0 ^
b0 9"
b0 V"
b0 `"
b0 h
b0 8"
b0 _"
b0 c"
b1100 c
b1100 g"
b10 a
b10 i"
b1100 ("
b1100 *"
b1100 0"
b1100 1"
0[
#120
b0 ]"
b0 E"
b0 K"
b0 X"
b1101 *
b1101 )"
b1101 '"
b1101 ."
b1101 /"
b1101 %"
b1101 -"
b1101 2"
b1010000 ,
b1010000 &"
b1010000 +"
1[
#125
b10 B"
b10 J"
b10 P"
0@"
b10 ?"
b10 N"
b10 a"
09
17
b10 ^"
b10000 .
b10000 l"
b10000 %#
0o"
1n"
b11 (
b11 r
13
04
b0 &
b0 ~
b10 >"
b10 T"
b10 Y"
b1101 >
b1101 v"
b0 -
b0 w"
b10 )
b10 x"
b10 {"
b10000 $#
b10 ##
b1101 ("
b1101 *"
b1101 0"
b1101 1"
b1110 #
b1110 <"
b1110 W"
1W
b100010 b
b11 g
b11 p
b11 j"
b11 z"
0V
b0 e
b0 y
b0 i
b0 w
b0 !"
b1100 M
b1100 3"
b1100 U"
b10 _
b10 5"
b10 S"
1R
0Q
0F
b10 ^
b10 9"
b10 V"
b10 `"
b1101 c
b1101 g"
b1010000 a
b1010000 i"
0[
#130
b1110 *
b1110 )"
b1110 '"
b1110 ."
b1110 /"
b1100000 ,
b1100000 &"
b1100000 +"
b1110 %"
b1110 -"
b1110 2"
1[
#135
b10000 B"
b10000 J"
b10000 P"
b10000 ?"
b10000 N"
b10000 a"
b0 2
b0 D"
b0 O"
b0 R"
b0 b"
1"
16
07
1<
b0 ^"
b0 .
b0 l"
b0 %#
1m"
0n"
1q"
b0 (
b0 r
03
b1110 +
b1110 }
b1110 $"
b1110 ,"
b0 >"
b0 T"
b0 Y"
18
b10 '
b10 H"
b1110 >
b1110 v"
b0 )
b0 x"
b0 {"
b0 $#
b11 ##
b11 d
1X
0W
b0 g
b0 p
b0 j"
b0 z"
b1110 l
b1110 v
b1101 M
b1101 3"
b1101 U"
b0 _
b0 5"
b0 S"
0R
1T
b10 f
b10 7"
b10000 ^
b10000 9"
b10000 V"
b10000 `"
b1110 c
b1110 g"
b1100000 a
b1100000 i"
b1110 ("
b1110 *"
b1110 0"
b1110 1"
0[
#140
b1111 *
b1111 )"
b1111 '"
b1111 ."
b1111 /"
b1111 %"
b1111 -"
b1111 2"
b100010 ,
b100010 &"
b100010 +"
b1110 }"
1[
#145
b0 B"
b0 J"
b0 P"
b0 ?"
b0 N"
b0 a"
06
1:
0<
1E
b10 .
b10 l"
b10 %#
0m"
1p"
0q"
1u"
b10 &
b10 ~
b0 1
b0 |
1=
08
15
b0 '
b0 H"
b1111 >
b1111 v"
b10 -
b10 w"
b10 $#
b1 ##
b1111 ("
b1111 *"
b1111 0"
b1111 1"
b1110 %
b1110 k"
b1110 |"
b0 d
0X
b1110 b
1S
b10 e
b10 y
b0 Y
b0 x
b0 ""
1m
b1110 M
b1110 3"
b1110 U"
1U
0T
1O
b0 f
b0 7"
b0 ^
b0 9"
b0 V"
b0 `"
b1111 c
b1111 g"
b100010 a
b100010 i"
0[
#150
b10000 *
b10000 )"
b10000 '"
b10000 ."
b10000 /"
b11000 ,
b11000 &"
b11000 +"
b10000 %"
b10000 -"
b10000 2"
1[
#155
b10 B"
b10 J"
b10 P"
1@"
b10 ?"
b10 N"
b10 a"
19
0:
0E
0:"
b1110 ;"
b1110 Q"
b1110 ["
b1110 \"
b10 ^"
b11000 .
b11000 l"
b11000 %#
1o"
0p"
0u"
b0 0
b0 q
b0 u
b10 (
b10 r
14
1;
b0 &
b0 ~
b10 >"
b10 T"
b10 Y"
b1110 A"
b1110 Z"
b1110 f"
0=
05
b1110 $
b1110 I"
b10000 >
b10000 v"
b0 -
b0 w"
b11 )
b11 x"
b11 {"
b11000 $#
b0 ##
b0 Z
b0 n
b0 s
b10 g
b10 p
b10 j"
b10 z"
1N
0S
1V
b0 e
b0 y
b1111 M
b1111 3"
b1111 U"
b10 _
b10 5"
b10 S"
0U
1Q
0O
1F
b10 ^
b10 9"
b10 V"
b10 `"
b1110 h
b1110 8"
b1110 _"
b1110 c"
b10000 c
b10000 g"
b11000 a
b11000 i"
b10000 ("
b10000 *"
b10000 0"
b10000 1"
0[
#160
b10000 ;"
b10000 Q"
b10000 ["
b10 ]"
b10 E"
b10 K"
b10 X"
b10001 *
b10001 )"
b10001 '"
b10001 ."
b10001 /"
b10001 %"
b10001 -"
b10001 2"
b0 /
b0 z
b0 #"
1[
#165
b11000 B"
b11000 J"
b11000 P"
0@"
b11000 ?"
b11000 N"
b11000 a"
b10 ;"
b10 Q"
b10 ["
b0 ^"
b0 (
b0 r
13
04
0;
b0 >"
b0 T"
b0 Y"
b11 '
b11 H"
b10001 >
b10001 v"
b10001 ("
b10001 *"
b10001 0"
b10001 1"
b0 %
b0 k"
b0 |"
b101000 #
b101000 <"
b101000 W"
b10 d
b0 ]
b0 4"
b0 M"
b0 e"
b0 h"
b0 y"
1P
1W
b0 \
b0 o
b0 t
b0 g
b0 p
b0 j"
b0 z"
0N
0V
b1110 i
b1110 w
b1110 !"
b10000 M
b10000 3"
b10000 U"
b0 _
b0 5"
b0 S"
1R
0Q
0F
b11 f
b11 7"
b11000 ^
b11000 9"
b11000 V"
b11000 `"
b10001 c
b10001 g"
0[
#170
b10010 *
b10010 )"
b10010 '"
b10010 ."
b10010 /"
b0 ,
b0 &"
b0 +"
b10010 %"
b10010 -"
b10010 2"
1[
#175
b10 2
b10 D"
b10 O"
b10 R"
b10 b"
0"
1:"
b0 ;"
b0 Q"
b0 ["
b0 \"
b0 .
b0 l"
b0 %#
03
b101000 +
b101000 }
b101000 $"
b101000 ,"
b11 &
b11 ~
b0 A"
b0 Z"
b0 f"
b0 $
b0 I"
b10010 >
b10010 v"
b0 )
b0 x"
b0 {"
b0 $#
b0 d
1X
0P
0W
b11 e
b11 y
b101000 l
b101000 v
b10001 M
b10001 3"
b10001 U"
b0 h
b0 8"
b0 _"
b0 c"
b10010 c
b10010 g"
b0 a
b0 i"
b10010 ("
b10010 *"
b10010 0"
b10010 1"
0[
#180
b10011 *
b10011 )"
b10011 '"
b10011 ."
b10011 /"
b10011 %"
b10011 -"
b10011 2"
b0 }"
1[
#185
b0 B"
b0 J"
b0 P"
b0 ?"
b0 N"
b0 a"
1"
b0 2
b0 D"
b0 O"
b0 R"
b0 b"
b11 (
b11 r
b10 1
b10 |
b0 '
b0 H"
b10011 >
b10011 v"
b10011 ("
b10011 *"
b10011 0"
b10011 1"
b10010 #
b10010 <"
b10010 W"
0X
b101000 b
b11 g
b11 p
b11 j"
b11 z"
b0 i
b0 w
b0 !"
b10 Y
b10 x
b10 ""
0m
b10010 M
b10010 3"
b10010 U"
b0 f
b0 7"
b0 ^
b0 9"
b0 V"
b0 `"
b10011 c
b10011 g"
0[
#190
b10100 *
b10100 )"
b10100 '"
b10100 ."
b10100 /"
b10100 %"
b10100 -"
b10100 2"
1[
#195
b10 0
b10 q
b10 u
b10010 +
b10010 }
b10010 $"
b10010 ,"
b0 &
b0 ~
b0 1
b0 |
b10100 >
b10100 v"
b11 d
b10 Z
b10 n
b10 s
b0 e
b0 y
b10010 l
b10010 v
b0 Y
b0 x
b0 ""
1m
b10011 M
b10011 3"
b10011 U"
b10100 c
b10100 g"
b10100 ("
b10100 *"
b10100 0"
b10100 1"
0[
#200
b10101 *
b10101 )"
b10101 '"
b10101 ."
b10101 /"
b10101 %"
b10101 -"
b10101 2"
1[
#205
b0 0
b0 q
b0 u
b0 (
b0 r
b10101 >
b10101 v"
b10101 ("
b10101 *"
b10101 0"
b10101 1"
b10100 #
b10100 <"
b10100 W"
b10 ]
b10 4"
b10 M"
b10 e"
b10 h"
b10 y"
b0 Z
b0 n
b0 s
b10010 b
b0 g
b0 p
b0 j"
b0 z"
b10100 M
b10100 3"
b10100 U"
b10101 c
b10101 g"
0[
#210
b10110 *
b10110 )"
b10110 '"
b10110 ."
b10110 /"
bx ,
bx &"
bx +"
b10110 %"
b10110 -"
b10110 2"
1[
#215
b0xxxxx .
b0xxxxx l"
b0xxxxx %#
b10100 +
b10100 }
b10100 $"
b10100 ,"
b10110 >
b10110 v"
bx -
bx w"
bx )
bx x"
bx {"
bx $#
bx ##
b0 d
b0 ]
b0 4"
b0 M"
b0 e"
b0 h"
b0 y"
b10100 l
b10100 v
b10101 M
b10101 3"
b10101 U"
b10110 c
b10110 g"
bx a
bx i"
b10110 ("
b10110 *"
b10110 0"
b10110 1"
0[
#220
b10111 *
b10111 )"
b10111 '"
b10111 ."
b10111 /"
b10111 %"
b10111 -"
b10111 2"
1[
#225
b0xxxxx B"
b0xxxxx J"
b0xxxxx P"
b0xxxxx ?"
b0xxxxx N"
b0xxxxx a"
bx ^"
bx >"
bx T"
bx Y"
bx '
bx H"
b10111 >
b10111 v"
b10111 ("
b10111 *"
b10111 0"
b10111 1"
bx #
bx <"
bx W"
b10100 b
b10110 M
b10110 3"
b10110 U"
bx _
bx 5"
bx S"
bx f
bx 7"
b0xxxxx ^
b0xxxxx 9"
b0xxxxx V"
b0xxxxx `"
b10111 c
b10111 g"
0[
#230
b11000 *
b11000 )"
b11000 '"
b11000 ."
b11000 /"
b11000 %"
b11000 -"
b11000 2"
1[
#235
bx +
bx }
bx $"
bx ,"
bx &
bx ~
b11000 >
b11000 v"
bx e
bx y
bx l
bx v
b10111 M
b10111 3"
b10111 U"
b11000 c
b11000 g"
b11000 ("
b11000 *"
b11000 0"
b11000 1"
0[
#240
b11001 *
b11001 )"
b11001 '"
b11001 ."
b11001 /"
b11001 %"
b11001 -"
b11001 2"
1[
#245
bx (
bx r
b11001 >
b11001 v"
b11001 ("
b11001 *"
b11001 0"
b11001 1"
bx b
bx g
bx p
bx j"
bx z"
b11000 M
b11000 3"
b11000 U"
b11001 c
b11001 g"
0[
#250
b11010 *
b11010 )"
b11010 '"
b11010 ."
b11010 /"
b11010 %"
b11010 -"
b11010 2"
1[
#255
b11010 >
b11010 v"
bx d
b11001 M
b11001 3"
b11001 U"
b11010 c
b11010 g"
b11010 ("
b11010 *"
b11010 0"
b11010 1"
0[
#260
b11011 *
b11011 )"
b11011 '"
b11011 ."
b11011 /"
b11011 %"
b11011 -"
b11011 2"
1[
#265
b11011 >
b11011 v"
b11011 ("
b11011 *"
b11011 0"
b11011 1"
b11010 M
b11010 3"
b11010 U"
b11011 c
b11011 g"
0[
#270
b11100 *
b11100 )"
b11100 '"
b11100 ."
b11100 /"
b11100 %"
b11100 -"
b11100 2"
1[
#275
b11100 >
b11100 v"
b11011 M
b11011 3"
b11011 U"
b11100 c
b11100 g"
b11100 ("
b11100 *"
b11100 0"
b11100 1"
0[
#280
b11101 *
b11101 )"
b11101 '"
b11101 ."
b11101 /"
b11101 %"
b11101 -"
b11101 2"
1[
#285
b11101 >
b11101 v"
b11101 ("
b11101 *"
b11101 0"
b11101 1"
b11100 M
b11100 3"
b11100 U"
b11101 c
b11101 g"
0[
#290
b11110 *
b11110 )"
b11110 '"
b11110 ."
b11110 /"
b11110 %"
b11110 -"
b11110 2"
1[
#295
b11110 >
b11110 v"
b11101 M
b11101 3"
b11101 U"
b11110 c
b11110 g"
b11110 ("
b11110 *"
b11110 0"
b11110 1"
0[
#300
b11111 *
b11111 )"
b11111 '"
b11111 ."
b11111 /"
b11111 %"
b11111 -"
b11111 2"
1[
#305
b11111 >
b11111 v"
b11111 ("
b11111 *"
b11111 0"
b11111 1"
b11110 M
b11110 3"
b11110 U"
b11111 c
b11111 g"
0[
#310
b100000 *
b100000 )"
b100000 '"
b100000 ."
b100000 /"
b100000 %"
b100000 -"
b100000 2"
1[
#315
b100000 >
b100000 v"
b11111 M
b11111 3"
b11111 U"
b100000 c
b100000 g"
b100000 ("
b100000 *"
b100000 0"
b100000 1"
0[
#320
b100001 *
b100001 )"
b100001 '"
b100001 ."
b100001 /"
b100001 %"
b100001 -"
b100001 2"
1[
#325
b100001 >
b100001 v"
b100001 ("
b100001 *"
b100001 0"
b100001 1"
b100000 M
b100000 3"
b100000 U"
b100001 c
b100001 g"
0[
#330
b100010 *
b100010 )"
b100010 '"
b100010 ."
b100010 /"
b100010 %"
b100010 -"
b100010 2"
1[
#335
b100010 >
b100010 v"
b100001 M
b100001 3"
b100001 U"
b100010 c
b100010 g"
b100010 ("
b100010 *"
b100010 0"
b100010 1"
0[
#340
b100011 *
b100011 )"
b100011 '"
b100011 ."
b100011 /"
b100011 %"
b100011 -"
b100011 2"
1[
#345
b100011 >
b100011 v"
b100011 ("
b100011 *"
b100011 0"
b100011 1"
b100010 M
b100010 3"
b100010 U"
b100011 c
b100011 g"
0[
#350
b100100 *
b100100 )"
b100100 '"
b100100 ."
b100100 /"
b100100 %"
b100100 -"
b100100 2"
1[
#355
b100100 >
b100100 v"
b100011 M
b100011 3"
b100011 U"
b100100 c
b100100 g"
b100100 ("
b100100 *"
b100100 0"
b100100 1"
0[
#360
b100101 *
b100101 )"
b100101 '"
b100101 ."
b100101 /"
b100101 %"
b100101 -"
b100101 2"
1[
#365
b100101 >
b100101 v"
b100101 ("
b100101 *"
b100101 0"
b100101 1"
b100100 M
b100100 3"
b100100 U"
b100101 c
b100101 g"
0[
#370
b100110 *
b100110 )"
b100110 '"
b100110 ."
b100110 /"
b100110 %"
b100110 -"
b100110 2"
1[
#375
b100110 >
b100110 v"
b100101 M
b100101 3"
b100101 U"
b100110 c
b100110 g"
b100110 ("
b100110 *"
b100110 0"
b100110 1"
0[
#380
b100111 *
b100111 )"
b100111 '"
b100111 ."
b100111 /"
b100111 %"
b100111 -"
b100111 2"
1[
#385
b100111 >
b100111 v"
b100111 ("
b100111 *"
b100111 0"
b100111 1"
b100110 M
b100110 3"
b100110 U"
b100111 c
b100111 g"
0[
#390
b101000 *
b101000 )"
b101000 '"
b101000 ."
b101000 /"
b101000 %"
b101000 -"
b101000 2"
1[
#395
b101000 >
b101000 v"
b100111 M
b100111 3"
b100111 U"
b101000 c
b101000 g"
b101000 ("
b101000 *"
b101000 0"
b101000 1"
0[
#400
b101001 *
b101001 )"
b101001 '"
b101001 ."
b101001 /"
b101001 %"
b101001 -"
b101001 2"
1[
