<profile>

<section name = "Vivado HLS Report for 'conv_5'" level="0">
<item name = "Date">Mon May 13 18:06:52 2024
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">c_cnn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00, 31.477, 6.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">881, 881, 881, 881, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_chout_loop_hout_loop_wout">880, 880, 88, -, -, 10, no</column>
<column name=" + loop_chin_loop_ky_loop_kx">84, 84, 2, 1, 1, 84, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 244</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 305, 705</column>
<column name="Memory">2, -, 32, 5</column>
<column name="Multiplexer">-, -, -, 171</column>
<column name="Register">-, -, 129, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="top_net_fadd_32nsbkb_U35">top_net_fadd_32nsbkb, 0, 2, 177, 385</column>
<column name="top_net_fmul_32nscud_U36">top_net_fmul_32nscud, 0, 3, 128, 320</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="c5_bias_U">conv_5_c5_bias, 0, 32, 5, 10, 32, 1, 320</column>
<column name="c5_weight_U">conv_5_c5_weight, 2, 0, 0, 840, 32, 1, 26880</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_25_mid2_fu_310_p2">*, 0, 0, 33, 4, 7</column>
<column name="cin_s_fu_394_p2">+, 0, 0, 15, 7, 1</column>
<column name="cout_s_fu_271_p2">+, 0, 0, 13, 4, 1</column>
<column name="indvar_flatten23_op_fu_495_p2">+, 0, 0, 10, 2, 1</column>
<column name="indvar_flatten_next4_fu_259_p2">+, 0, 0, 13, 4, 1</column>
<column name="indvar_flatten_next5_fu_364_p2">+, 0, 0, 15, 7, 1</column>
<column name="indvar_flatten_op_fu_472_p2">+, 0, 0, 10, 2, 1</column>
<column name="tmp4_mid2_fu_412_p2">+, 0, 0, 10, 10, 10</column>
<column name="tmp_26_fu_486_p2">+, 0, 0, 13, 4, 4</column>
<column name="tmp_29_fu_446_p2">+, 0, 0, 15, 7, 7</column>
<column name="tmp_31_fu_461_p2">+, 0, 0, 10, 10, 10</column>
<column name="h_cast9_mid_fu_321_p2">and, 0, 0, 2, 1, 1</column>
<column name="h_mid_fu_295_p2">and, 0, 0, 2, 1, 1</column>
<column name="w_mid_fu_301_p2">and, 0, 0, 2, 1, 1</column>
<column name="x_mid_fu_388_p2">and, 0, 0, 2, 1, 1</column>
<column name="y_mid_fu_382_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten1_fu_370_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond_flatten4_fu_253_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond_flatten5_fu_358_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="exitcond_flatten_fu_265_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="h_1_fu_333_p2">or, 0, 0, 2, 1, 1</column>
<column name="y_1_fu_423_p2">or, 0, 0, 2, 1, 1</column>
<column name="h_cast9_mid2_fu_338_p3">select, 0, 0, 2, 1, 1</column>
<column name="h_mid2_fu_350_p3">select, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next3_fu_501_p3">select, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_478_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp1_cast_mid2_v_v_fu_429_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp4_mid2_v_v_fu_400_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_25_mid2_v_v_fu_277_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="h_not_fu_327_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_exitcond_flatten_2_fu_290_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_exitcond_flatten_3_fu_316_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_exitcond_flatten_fu_376_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp1_cast_mid2_v_fu_437_p2">xor, 0, 0, 2, 1, 1</column>
<column name="y_not_fu_417_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_cin_phi_fu_187_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_x_phi_fu_232_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_y_phi_fu_209_p4">9, 2, 1, 2</column>
<column name="cin_reg_183">9, 2, 7, 14</column>
<column name="cout_reg_123">9, 2, 4, 8</column>
<column name="grp_fu_240_p0">15, 3, 32, 96</column>
<column name="h_reg_146">9, 2, 1, 2</column>
<column name="indvar_flatten3_reg_112">9, 2, 4, 8</column>
<column name="indvar_flatten4_reg_134">9, 2, 2, 4</column>
<column name="indvar_flatten5_reg_172">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_194">9, 2, 2, 4</column>
<column name="output_buffer_2_reg_216">9, 2, 32, 64</column>
<column name="y_reg_205">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c5_bias_load_reg_541">32, 0, 32, 0</column>
<column name="cin_reg_183">7, 0, 7, 0</column>
<column name="cout_reg_123">4, 0, 4, 0</column>
<column name="exitcond_flatten5_reg_557">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_516">1, 0, 1, 0</column>
<column name="h_cast9_mid2_cast_reg_546">1, 0, 4, 3</column>
<column name="h_mid2_reg_551">1, 0, 1, 0</column>
<column name="h_reg_146">1, 0, 1, 0</column>
<column name="indvar_flatten3_reg_112">4, 0, 4, 0</column>
<column name="indvar_flatten4_reg_134">2, 0, 2, 0</column>
<column name="indvar_flatten5_reg_172">7, 0, 7, 0</column>
<column name="indvar_flatten_next4_reg_511">4, 0, 4, 0</column>
<column name="indvar_flatten_reg_194">2, 0, 2, 0</column>
<column name="output_buffer_2_reg_216">32, 0, 32, 0</column>
<column name="tmp1_cast_mid2_v_v_reg_571">1, 0, 1, 0</column>
<column name="tmp4_mid2_v_v_reg_566">7, 0, 7, 0</column>
<column name="tmp_25_mid2_reg_536">8, 0, 10, 2</column>
<column name="tmp_25_mid2_v_v_reg_524">4, 0, 4, 0</column>
<column name="w_reg_158">1, 0, 1, 0</column>
<column name="x_reg_228">1, 0, 1, 0</column>
<column name="y_reg_205">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv.5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv.5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv.5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv.5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv.5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv.5, return value</column>
<column name="in_r_address0">out, 7, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 32, ap_memory, in_r, array</column>
<column name="output_r_address0">out, 4, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 32, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
