/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hdmi_rx_intr2_0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/7/11 2:31p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:27 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_hdmi_rx_intr2_0.h $
 * 
 * Hydra_Software_Devel/2   12/7/11 2:31p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_RX_INTR2_0_H__
#define BCHP_HDMI_RX_INTR2_0_H__

/***************************************************************************
 *HDMI_RX_INTR2_0 - HDMI Receiver Level 2 Interrupt Registers 0
 ***************************************************************************/
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS          0x006c87c0 /* CPU interrupt Status Register */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET             0x006c87c4 /* CPU interrupt Set Register */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR           0x006c87c8 /* CPU interrupt Clear Register */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS     0x006c87cc /* CPU interrupt Mask Status Register */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET        0x006c87d0 /* CPU interrupt Mask Set Register */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR      0x006c87d4 /* CPU interrupt Mask Clear Register */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS          0x006c87d8 /* PCI interrupt Status Register */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET             0x006c87dc /* PCI interrupt Set Register */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR           0x006c87e0 /* PCI interrupt Clear Register */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS     0x006c87e4 /* PCI interrupt Mask Status Register */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET        0x006c87e8 /* PCI interrupt Mask Set Register */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR      0x006c87ec /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: CPU_STATUS :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_ERROR_INTERRUPT_MASK       0x80000000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_ERROR_INTERRUPT_SHIFT      31
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_ERROR_INTERRUPT_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_VERTICAL_BLANK_END_MASK    0x10000000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_VERTICAL_BLANK_END_SHIFT   28
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_VERTICAL_BLANK_END_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_VSYNC_LEAD_EDGE_MASK       0x08000000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_VSYNC_LEAD_EDGE_SHIFT      27
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_VSYNC_LEAD_EDGE_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_DFE_LOCK_UPDATE_MASK       0x04000000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_DFE_LOCK_UPDATE_SHIFT      26
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_DFE_LOCK_UPDATE_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_DFE_ALIGN_LOSS_MASK        0x02000000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_DFE_ALIGN_LOSS_SHIFT       25
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_DFE_ALIGN_LOSS_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_reserved0_MASK             0x01c00000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_reserved0_SHIFT            22

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_FIFO_OVER_FLOW_MASK  0x00200000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_FIFO_OVER_FLOW_SHIFT 21
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_FIFO_UNDER_FLOW_MASK 0x00100000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_reserved1_MASK             0x00080000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_reserved1_SHIFT            19

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_RGB_UNDER_RANGE_MASK       0x00040000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_RGB_UNDER_RANGE_SHIFT      18
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_RGB_UNDER_RANGE_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_TYPE_CHANGE_MASK     0x00020000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_TYPE_CHANGE_SHIFT    17
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_TYPE_CHANGE_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_LAYOUT_UPDATE_MASK         0x00010000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_LAYOUT_UPDATE_SHIFT        16
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_LAYOUT_UPDATE_DEFAULT      0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_PACKET_SYNC_ERROR_MASK     0x00008000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_PACKET_SYNC_ERROR_SHIFT    15
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_PACKET_SYNC_ERROR_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_RAM_PACKET_STOP_MASK       0x00004000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_RAM_PACKET_STOP_SHIFT      14
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_RAM_PACKET_STOP_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_RAM_PACKET_UPDATE_MASK     0x00002000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_RAM_PACKET_UPDATE_SHIFT    13
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_RAM_PACKET_UPDATE_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_CHANNEL_STATUS_UPDATE_MASK 0x00000800
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_SYMBOL_LOSS_MASK           0x00000200
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_SYMBOL_LOSS_SHIFT          9
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_SYMBOL_LOSS_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_PJ_UPDATE_MASK             0x00000100
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_PJ_UPDATE_SHIFT            8
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_PJ_UPDATE_DEFAULT          0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_REQUEST_KSVS_MASK          0x00000040
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_REQUEST_KSVS_SHIFT         6
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_REQUEST_KSVS_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_REQUEST_KEYS_MASK          0x00000020
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_REQUEST_KEYS_SHIFT         5
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_REQUEST_KEYS_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AKSV_UPDATE_MASK           0x00000010
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AKSV_UPDATE_SHIFT          4
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AKSV_UPDATE_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_HDMI_TO_DVI_MASK           0x00000008
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_HDMI_TO_DVI_SHIFT          3
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_HDMI_TO_DVI_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_DVI_TO_HDMI_MASK           0x00000004
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_DVI_TO_HDMI_SHIFT          2
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_DVI_TO_HDMI_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AV_MUTE_UPDATE_MASK        0x00000002
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AV_MUTE_UPDATE_SHIFT       1
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_AV_MUTE_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_STATUS :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_SET_AV_MUTE_MASK           0x00000001
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_SET_AV_MUTE_SHIFT          0
#define BCHP_HDMI_RX_INTR2_0_CPU_STATUS_SET_AV_MUTE_DEFAULT        0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: CPU_SET :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_ERROR_INTERRUPT_MASK          0x80000000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_ERROR_INTERRUPT_SHIFT         31
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_ERROR_INTERRUPT_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_EXCESSIVE_PACKET_ERRORS_MASK  0x20000000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_VERTICAL_BLANK_END_MASK       0x10000000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_VERTICAL_BLANK_END_SHIFT      28
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_VERTICAL_BLANK_END_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_VSYNC_LEAD_EDGE_MASK          0x08000000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_VSYNC_LEAD_EDGE_SHIFT         27
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_VSYNC_LEAD_EDGE_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_DFE_LOCK_UPDATE_MASK          0x04000000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_DFE_LOCK_UPDATE_SHIFT         26
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_DFE_LOCK_UPDATE_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_DFE_ALIGN_LOSS_MASK           0x02000000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_DFE_ALIGN_LOSS_SHIFT          25
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_DFE_ALIGN_LOSS_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_reserved0_MASK                0x01c00000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_reserved0_SHIFT               22

/* HDMI_RX_INTR2_0 :: CPU_SET :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_FIFO_OVER_FLOW_MASK     0x00200000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_FIFO_OVER_FLOW_SHIFT    21
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_FIFO_OVER_FLOW_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_FIFO_UNDER_FLOW_MASK    0x00100000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_FIFO_UNDER_FLOW_SHIFT   20
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_reserved1_MASK                0x00080000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_reserved1_SHIFT               19

/* HDMI_RX_INTR2_0 :: CPU_SET :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_RGB_UNDER_RANGE_MASK          0x00040000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_RGB_UNDER_RANGE_SHIFT         18
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_RGB_UNDER_RANGE_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_TYPE_CHANGE_MASK        0x00020000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_TYPE_CHANGE_SHIFT       17
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_TYPE_CHANGE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_LAYOUT_UPDATE_MASK            0x00010000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_LAYOUT_UPDATE_SHIFT           16
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_LAYOUT_UPDATE_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_PACKET_SYNC_ERROR_MASK        0x00008000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_PACKET_SYNC_ERROR_SHIFT       15
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_PACKET_SYNC_ERROR_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_RAM_PACKET_STOP_MASK          0x00004000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_RAM_PACKET_STOP_SHIFT         14
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_RAM_PACKET_STOP_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_RAM_PACKET_UPDATE_MASK        0x00002000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_RAM_PACKET_UPDATE_SHIFT       13
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_RAM_PACKET_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_CHANNEL_STATUS_UPDATE_MASK    0x00000800
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_CHANNEL_STATUS_UPDATE_SHIFT   11
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_SYMBOL_LOSS_MASK              0x00000200
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_SYMBOL_LOSS_SHIFT             9
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_SYMBOL_LOSS_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_PJ_UPDATE_MASK                0x00000100
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_PJ_UPDATE_SHIFT               8
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_PJ_UPDATE_DEFAULT             0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_REQUEST_KSVS_MASK             0x00000040
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_REQUEST_KSVS_SHIFT            6
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_REQUEST_KSVS_DEFAULT          0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_REQUEST_KEYS_MASK             0x00000020
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_REQUEST_KEYS_SHIFT            5
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_REQUEST_KEYS_DEFAULT          0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AKSV_UPDATE_MASK              0x00000010
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AKSV_UPDATE_SHIFT             4
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AKSV_UPDATE_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_HDMI_TO_DVI_MASK              0x00000008
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_HDMI_TO_DVI_SHIFT             3
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_HDMI_TO_DVI_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_DVI_TO_HDMI_MASK              0x00000004
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_DVI_TO_HDMI_SHIFT             2
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_DVI_TO_HDMI_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AV_MUTE_UPDATE_MASK           0x00000002
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AV_MUTE_UPDATE_SHIFT          1
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_AV_MUTE_UPDATE_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: CPU_SET :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_SET_AV_MUTE_MASK              0x00000001
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_SET_AV_MUTE_SHIFT             0
#define BCHP_HDMI_RX_INTR2_0_CPU_SET_SET_AV_MUTE_DEFAULT           0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_ERROR_INTERRUPT_MASK        0x80000000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_ERROR_INTERRUPT_SHIFT       31
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_ERROR_INTERRUPT_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_VERTICAL_BLANK_END_MASK     0x10000000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_VERTICAL_BLANK_END_SHIFT    28
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_VERTICAL_BLANK_END_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_VSYNC_LEAD_EDGE_MASK        0x08000000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_VSYNC_LEAD_EDGE_SHIFT       27
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_VSYNC_LEAD_EDGE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_DFE_LOCK_UPDATE_MASK        0x04000000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_DFE_LOCK_UPDATE_SHIFT       26
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_DFE_LOCK_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_DFE_ALIGN_LOSS_MASK         0x02000000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_DFE_ALIGN_LOSS_SHIFT        25
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_DFE_ALIGN_LOSS_DEFAULT      0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_reserved0_MASK              0x01c00000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_reserved0_SHIFT             22

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_FIFO_OVER_FLOW_MASK   0x00200000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_FIFO_OVER_FLOW_SHIFT  21
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_FIFO_UNDER_FLOW_MASK  0x00100000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_reserved1_MASK              0x00080000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_reserved1_SHIFT             19

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_RGB_UNDER_RANGE_MASK        0x00040000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_RGB_UNDER_RANGE_SHIFT       18
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_RGB_UNDER_RANGE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_TYPE_CHANGE_MASK      0x00020000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_TYPE_CHANGE_SHIFT     17
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_TYPE_CHANGE_DEFAULT   0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_LAYOUT_UPDATE_MASK          0x00010000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_LAYOUT_UPDATE_SHIFT         16
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_LAYOUT_UPDATE_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_PACKET_SYNC_ERROR_MASK      0x00008000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_PACKET_SYNC_ERROR_SHIFT     15
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_PACKET_SYNC_ERROR_DEFAULT   0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_RAM_PACKET_STOP_MASK        0x00004000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_RAM_PACKET_STOP_SHIFT       14
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_RAM_PACKET_STOP_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_RAM_PACKET_UPDATE_MASK      0x00002000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_RAM_PACKET_UPDATE_SHIFT     13
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_RAM_PACKET_UPDATE_DEFAULT   0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_CHANNEL_STATUS_UPDATE_MASK  0x00000800
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_SYMBOL_LOSS_MASK            0x00000200
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_SYMBOL_LOSS_SHIFT           9
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_SYMBOL_LOSS_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_PJ_UPDATE_MASK              0x00000100
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_PJ_UPDATE_SHIFT             8
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_PJ_UPDATE_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_REQUEST_KSVS_MASK           0x00000040
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_REQUEST_KSVS_SHIFT          6
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_REQUEST_KSVS_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_REQUEST_KEYS_MASK           0x00000020
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_REQUEST_KEYS_SHIFT          5
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_REQUEST_KEYS_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AKSV_UPDATE_MASK            0x00000010
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AKSV_UPDATE_SHIFT           4
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AKSV_UPDATE_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_HDMI_TO_DVI_MASK            0x00000008
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_HDMI_TO_DVI_SHIFT           3
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_HDMI_TO_DVI_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_DVI_TO_HDMI_MASK            0x00000004
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_DVI_TO_HDMI_SHIFT           2
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_DVI_TO_HDMI_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AV_MUTE_UPDATE_MASK         0x00000002
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AV_MUTE_UPDATE_SHIFT        1
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_AV_MUTE_UPDATE_DEFAULT      0x00000000

/* HDMI_RX_INTR2_0 :: CPU_CLEAR :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_SET_AV_MUTE_MASK            0x00000001
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_SET_AV_MUTE_SHIFT           0
#define BCHP_HDMI_RX_INTR2_0_CPU_CLEAR_SET_AV_MUTE_DEFAULT         0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_ERROR_INTERRUPT_MASK  0x80000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_ERROR_INTERRUPT_SHIFT 31
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_ERROR_INTERRUPT_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_VERTICAL_BLANK_END_MASK 0x10000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_VERTICAL_BLANK_END_SHIFT 28
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_VERTICAL_BLANK_END_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_VSYNC_LEAD_EDGE_MASK  0x08000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_VSYNC_LEAD_EDGE_SHIFT 27
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_VSYNC_LEAD_EDGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_DFE_LOCK_UPDATE_MASK  0x04000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_DFE_LOCK_UPDATE_SHIFT 26
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_DFE_LOCK_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_DFE_ALIGN_LOSS_MASK   0x02000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_DFE_ALIGN_LOSS_SHIFT  25
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_DFE_ALIGN_LOSS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_reserved0_MASK        0x01c00000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT       22

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_FIFO_OVER_FLOW_MASK 0x00200000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_FIFO_OVER_FLOW_SHIFT 21
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_FIFO_UNDER_FLOW_MASK 0x00100000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_reserved1_MASK        0x00080000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_reserved1_SHIFT       19

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_RGB_UNDER_RANGE_MASK  0x00040000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_RGB_UNDER_RANGE_SHIFT 18
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_RGB_UNDER_RANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_TYPE_CHANGE_MASK 0x00020000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_TYPE_CHANGE_SHIFT 17
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_TYPE_CHANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_LAYOUT_UPDATE_MASK    0x00010000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_LAYOUT_UPDATE_SHIFT   16
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_LAYOUT_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_PACKET_SYNC_ERROR_MASK 0x00008000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_PACKET_SYNC_ERROR_SHIFT 15
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_PACKET_SYNC_ERROR_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_RAM_PACKET_STOP_MASK  0x00004000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_RAM_PACKET_STOP_SHIFT 14
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_RAM_PACKET_STOP_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_RAM_PACKET_UPDATE_MASK 0x00002000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_RAM_PACKET_UPDATE_SHIFT 13
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_RAM_PACKET_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_CHANNEL_STATUS_UPDATE_MASK 0x00000800
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_SYMBOL_LOSS_MASK      0x00000200
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_SYMBOL_LOSS_SHIFT     9
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_SYMBOL_LOSS_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_PJ_UPDATE_MASK        0x00000100
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_PJ_UPDATE_SHIFT       8
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_PJ_UPDATE_DEFAULT     0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_REQUEST_KSVS_MASK     0x00000040
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_REQUEST_KSVS_SHIFT    6
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_REQUEST_KSVS_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_REQUEST_KEYS_MASK     0x00000020
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_REQUEST_KEYS_SHIFT    5
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_REQUEST_KEYS_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AKSV_UPDATE_MASK      0x00000010
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AKSV_UPDATE_SHIFT     4
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AKSV_UPDATE_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_HDMI_TO_DVI_MASK      0x00000008
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_HDMI_TO_DVI_SHIFT     3
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_HDMI_TO_DVI_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_DVI_TO_HDMI_MASK      0x00000004
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_DVI_TO_HDMI_SHIFT     2
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_DVI_TO_HDMI_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AV_MUTE_UPDATE_MASK   0x00000002
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AV_MUTE_UPDATE_SHIFT  1
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_AV_MUTE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_STATUS :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_SET_AV_MUTE_MASK      0x00000001
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_SET_AV_MUTE_SHIFT     0
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS_SET_AV_MUTE_DEFAULT   0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_ERROR_INTERRUPT_MASK     0x80000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_ERROR_INTERRUPT_SHIFT    31
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_ERROR_INTERRUPT_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_VERTICAL_BLANK_END_MASK  0x10000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_VERTICAL_BLANK_END_SHIFT 28
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_VERTICAL_BLANK_END_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_VSYNC_LEAD_EDGE_MASK     0x08000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_VSYNC_LEAD_EDGE_SHIFT    27
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_VSYNC_LEAD_EDGE_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_DFE_LOCK_UPDATE_MASK     0x04000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_DFE_LOCK_UPDATE_SHIFT    26
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_DFE_LOCK_UPDATE_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_DFE_ALIGN_LOSS_MASK      0x02000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_DFE_ALIGN_LOSS_SHIFT     25
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_DFE_ALIGN_LOSS_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_reserved0_MASK           0x01c00000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_reserved0_SHIFT          22

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_FIFO_OVER_FLOW_MASK 0x00200000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_FIFO_OVER_FLOW_SHIFT 21
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_FIFO_UNDER_FLOW_MASK 0x00100000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_reserved1_MASK           0x00080000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_reserved1_SHIFT          19

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_RGB_UNDER_RANGE_MASK     0x00040000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_RGB_UNDER_RANGE_SHIFT    18
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_RGB_UNDER_RANGE_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_TYPE_CHANGE_MASK   0x00020000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_TYPE_CHANGE_SHIFT  17
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_TYPE_CHANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_LAYOUT_UPDATE_MASK       0x00010000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_LAYOUT_UPDATE_SHIFT      16
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_LAYOUT_UPDATE_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_PACKET_SYNC_ERROR_MASK   0x00008000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_PACKET_SYNC_ERROR_SHIFT  15
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_PACKET_SYNC_ERROR_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_RAM_PACKET_STOP_MASK     0x00004000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_RAM_PACKET_STOP_SHIFT    14
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_RAM_PACKET_STOP_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_RAM_PACKET_UPDATE_MASK   0x00002000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_RAM_PACKET_UPDATE_SHIFT  13
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_RAM_PACKET_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_CHANNEL_STATUS_UPDATE_MASK 0x00000800
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_SYMBOL_LOSS_MASK         0x00000200
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_SYMBOL_LOSS_SHIFT        9
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_SYMBOL_LOSS_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_PJ_UPDATE_MASK           0x00000100
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_PJ_UPDATE_SHIFT          8
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_PJ_UPDATE_DEFAULT        0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_REQUEST_KSVS_MASK        0x00000040
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_REQUEST_KSVS_SHIFT       6
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_REQUEST_KSVS_DEFAULT     0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_REQUEST_KEYS_MASK        0x00000020
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_REQUEST_KEYS_SHIFT       5
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_REQUEST_KEYS_DEFAULT     0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AKSV_UPDATE_MASK         0x00000010
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AKSV_UPDATE_SHIFT        4
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AKSV_UPDATE_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_HDMI_TO_DVI_MASK         0x00000008
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_HDMI_TO_DVI_SHIFT        3
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_HDMI_TO_DVI_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_DVI_TO_HDMI_MASK         0x00000004
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_DVI_TO_HDMI_SHIFT        2
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_DVI_TO_HDMI_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AV_MUTE_UPDATE_MASK      0x00000002
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AV_MUTE_UPDATE_SHIFT     1
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_AV_MUTE_UPDATE_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_SET :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_SET_AV_MUTE_MASK         0x00000001
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_SET_AV_MUTE_SHIFT        0
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_SET_SET_AV_MUTE_DEFAULT      0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_ERROR_INTERRUPT_MASK   0x80000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_ERROR_INTERRUPT_SHIFT  31
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_ERROR_INTERRUPT_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_VERTICAL_BLANK_END_MASK 0x10000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_VERTICAL_BLANK_END_SHIFT 28
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_VERTICAL_BLANK_END_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_VSYNC_LEAD_EDGE_MASK   0x08000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_VSYNC_LEAD_EDGE_SHIFT  27
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_VSYNC_LEAD_EDGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_DFE_LOCK_UPDATE_MASK   0x04000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_DFE_LOCK_UPDATE_SHIFT  26
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_DFE_LOCK_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_DFE_ALIGN_LOSS_MASK    0x02000000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_DFE_ALIGN_LOSS_SHIFT   25
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_DFE_ALIGN_LOSS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK         0x01c00000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT        22

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_FIFO_OVER_FLOW_MASK 0x00200000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_FIFO_OVER_FLOW_SHIFT 21
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_FIFO_UNDER_FLOW_MASK 0x00100000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_reserved1_MASK         0x00080000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_reserved1_SHIFT        19

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_RGB_UNDER_RANGE_MASK   0x00040000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_RGB_UNDER_RANGE_SHIFT  18
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_RGB_UNDER_RANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_TYPE_CHANGE_MASK 0x00020000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_TYPE_CHANGE_SHIFT 17
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_TYPE_CHANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_LAYOUT_UPDATE_MASK     0x00010000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_LAYOUT_UPDATE_SHIFT    16
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_LAYOUT_UPDATE_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_PACKET_SYNC_ERROR_MASK 0x00008000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_PACKET_SYNC_ERROR_SHIFT 15
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_PACKET_SYNC_ERROR_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_RAM_PACKET_STOP_MASK   0x00004000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_RAM_PACKET_STOP_SHIFT  14
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_RAM_PACKET_STOP_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_RAM_PACKET_UPDATE_MASK 0x00002000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_RAM_PACKET_UPDATE_SHIFT 13
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_RAM_PACKET_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_CHANNEL_STATUS_UPDATE_MASK 0x00000800
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_SYMBOL_LOSS_MASK       0x00000200
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_SYMBOL_LOSS_SHIFT      9
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_SYMBOL_LOSS_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_PJ_UPDATE_MASK         0x00000100
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_PJ_UPDATE_SHIFT        8
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_PJ_UPDATE_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_REQUEST_KSVS_MASK      0x00000040
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_REQUEST_KSVS_SHIFT     6
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_REQUEST_KSVS_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_REQUEST_KEYS_MASK      0x00000020
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_REQUEST_KEYS_SHIFT     5
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_REQUEST_KEYS_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AKSV_UPDATE_MASK       0x00000010
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AKSV_UPDATE_SHIFT      4
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AKSV_UPDATE_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_HDMI_TO_DVI_MASK       0x00000008
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_HDMI_TO_DVI_SHIFT      3
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_HDMI_TO_DVI_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_DVI_TO_HDMI_MASK       0x00000004
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_DVI_TO_HDMI_SHIFT      2
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_DVI_TO_HDMI_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AV_MUTE_UPDATE_MASK    0x00000002
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AV_MUTE_UPDATE_SHIFT   1
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_AV_MUTE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: CPU_MASK_CLEAR :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_SET_AV_MUTE_MASK       0x00000001
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_SET_AV_MUTE_SHIFT      0
#define BCHP_HDMI_RX_INTR2_0_CPU_MASK_CLEAR_SET_AV_MUTE_DEFAULT    0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: PCI_STATUS :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_ERROR_INTERRUPT_MASK       0x80000000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_ERROR_INTERRUPT_SHIFT      31
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_ERROR_INTERRUPT_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_VERTICAL_BLANK_END_MASK    0x10000000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_VERTICAL_BLANK_END_SHIFT   28
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_VERTICAL_BLANK_END_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_VSYNC_LEAD_EDGE_MASK       0x08000000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_VSYNC_LEAD_EDGE_SHIFT      27
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_VSYNC_LEAD_EDGE_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_DFE_LOCK_UPDATE_MASK       0x04000000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_DFE_LOCK_UPDATE_SHIFT      26
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_DFE_LOCK_UPDATE_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_DFE_ALIGN_LOSS_MASK        0x02000000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_DFE_ALIGN_LOSS_SHIFT       25
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_DFE_ALIGN_LOSS_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_reserved0_MASK             0x01c00000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_reserved0_SHIFT            22

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_FIFO_OVER_FLOW_MASK  0x00200000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_FIFO_OVER_FLOW_SHIFT 21
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_FIFO_UNDER_FLOW_MASK 0x00100000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_reserved1_MASK             0x00080000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_reserved1_SHIFT            19

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_RGB_UNDER_RANGE_MASK       0x00040000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_RGB_UNDER_RANGE_SHIFT      18
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_RGB_UNDER_RANGE_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_TYPE_CHANGE_MASK     0x00020000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_TYPE_CHANGE_SHIFT    17
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_TYPE_CHANGE_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_LAYOUT_UPDATE_MASK         0x00010000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_LAYOUT_UPDATE_SHIFT        16
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_LAYOUT_UPDATE_DEFAULT      0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_PACKET_SYNC_ERROR_MASK     0x00008000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_PACKET_SYNC_ERROR_SHIFT    15
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_PACKET_SYNC_ERROR_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_RAM_PACKET_STOP_MASK       0x00004000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_RAM_PACKET_STOP_SHIFT      14
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_RAM_PACKET_STOP_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_RAM_PACKET_UPDATE_MASK     0x00002000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_RAM_PACKET_UPDATE_SHIFT    13
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_RAM_PACKET_UPDATE_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_CHANNEL_STATUS_UPDATE_MASK 0x00000800
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_SYMBOL_LOSS_MASK           0x00000200
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_SYMBOL_LOSS_SHIFT          9
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_SYMBOL_LOSS_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_PJ_UPDATE_MASK             0x00000100
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_PJ_UPDATE_SHIFT            8
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_PJ_UPDATE_DEFAULT          0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_REQUEST_KSVS_MASK          0x00000040
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_REQUEST_KSVS_SHIFT         6
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_REQUEST_KSVS_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_REQUEST_KEYS_MASK          0x00000020
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_REQUEST_KEYS_SHIFT         5
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_REQUEST_KEYS_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AKSV_UPDATE_MASK           0x00000010
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AKSV_UPDATE_SHIFT          4
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AKSV_UPDATE_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_HDMI_TO_DVI_MASK           0x00000008
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_HDMI_TO_DVI_SHIFT          3
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_HDMI_TO_DVI_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_DVI_TO_HDMI_MASK           0x00000004
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_DVI_TO_HDMI_SHIFT          2
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_DVI_TO_HDMI_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AV_MUTE_UPDATE_MASK        0x00000002
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AV_MUTE_UPDATE_SHIFT       1
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_AV_MUTE_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_STATUS :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_SET_AV_MUTE_MASK           0x00000001
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_SET_AV_MUTE_SHIFT          0
#define BCHP_HDMI_RX_INTR2_0_PCI_STATUS_SET_AV_MUTE_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: PCI_SET :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_ERROR_INTERRUPT_MASK          0x80000000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_ERROR_INTERRUPT_SHIFT         31
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_ERROR_INTERRUPT_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_EXCESSIVE_PACKET_ERRORS_MASK  0x20000000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_VERTICAL_BLANK_END_MASK       0x10000000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_VERTICAL_BLANK_END_SHIFT      28
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_VERTICAL_BLANK_END_DEFAULT    0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_VSYNC_LEAD_EDGE_MASK          0x08000000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_VSYNC_LEAD_EDGE_SHIFT         27
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_VSYNC_LEAD_EDGE_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_DFE_LOCK_UPDATE_MASK          0x04000000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_DFE_LOCK_UPDATE_SHIFT         26
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_DFE_LOCK_UPDATE_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_DFE_ALIGN_LOSS_MASK           0x02000000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_DFE_ALIGN_LOSS_SHIFT          25
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_DFE_ALIGN_LOSS_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_reserved0_MASK                0x01c00000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_reserved0_SHIFT               22

/* HDMI_RX_INTR2_0 :: PCI_SET :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_FIFO_OVER_FLOW_MASK     0x00200000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_FIFO_OVER_FLOW_SHIFT    21
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_FIFO_OVER_FLOW_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_FIFO_UNDER_FLOW_MASK    0x00100000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_FIFO_UNDER_FLOW_SHIFT   20
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_reserved1_MASK                0x00080000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_reserved1_SHIFT               19

/* HDMI_RX_INTR2_0 :: PCI_SET :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_RGB_UNDER_RANGE_MASK          0x00040000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_RGB_UNDER_RANGE_SHIFT         18
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_RGB_UNDER_RANGE_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_TYPE_CHANGE_MASK        0x00020000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_TYPE_CHANGE_SHIFT       17
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_TYPE_CHANGE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_LAYOUT_UPDATE_MASK            0x00010000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_LAYOUT_UPDATE_SHIFT           16
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_LAYOUT_UPDATE_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_PACKET_SYNC_ERROR_MASK        0x00008000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_PACKET_SYNC_ERROR_SHIFT       15
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_PACKET_SYNC_ERROR_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_RAM_PACKET_STOP_MASK          0x00004000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_RAM_PACKET_STOP_SHIFT         14
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_RAM_PACKET_STOP_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_RAM_PACKET_UPDATE_MASK        0x00002000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_RAM_PACKET_UPDATE_SHIFT       13
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_RAM_PACKET_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_CHANNEL_STATUS_UPDATE_MASK    0x00000800
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_CHANNEL_STATUS_UPDATE_SHIFT   11
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_SYMBOL_LOSS_MASK              0x00000200
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_SYMBOL_LOSS_SHIFT             9
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_SYMBOL_LOSS_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_PJ_UPDATE_MASK                0x00000100
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_PJ_UPDATE_SHIFT               8
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_PJ_UPDATE_DEFAULT             0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_REQUEST_KSVS_MASK             0x00000040
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_REQUEST_KSVS_SHIFT            6
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_REQUEST_KSVS_DEFAULT          0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_REQUEST_KEYS_MASK             0x00000020
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_REQUEST_KEYS_SHIFT            5
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_REQUEST_KEYS_DEFAULT          0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AKSV_UPDATE_MASK              0x00000010
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AKSV_UPDATE_SHIFT             4
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AKSV_UPDATE_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_HDMI_TO_DVI_MASK              0x00000008
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_HDMI_TO_DVI_SHIFT             3
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_HDMI_TO_DVI_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_DVI_TO_HDMI_MASK              0x00000004
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_DVI_TO_HDMI_SHIFT             2
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_DVI_TO_HDMI_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AV_MUTE_UPDATE_MASK           0x00000002
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AV_MUTE_UPDATE_SHIFT          1
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_AV_MUTE_UPDATE_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: PCI_SET :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_SET_AV_MUTE_MASK              0x00000001
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_SET_AV_MUTE_SHIFT             0
#define BCHP_HDMI_RX_INTR2_0_PCI_SET_SET_AV_MUTE_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_ERROR_INTERRUPT_MASK        0x80000000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_ERROR_INTERRUPT_SHIFT       31
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_ERROR_INTERRUPT_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_VERTICAL_BLANK_END_MASK     0x10000000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_VERTICAL_BLANK_END_SHIFT    28
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_VERTICAL_BLANK_END_DEFAULT  0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_VSYNC_LEAD_EDGE_MASK        0x08000000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_VSYNC_LEAD_EDGE_SHIFT       27
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_VSYNC_LEAD_EDGE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_DFE_LOCK_UPDATE_MASK        0x04000000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_DFE_LOCK_UPDATE_SHIFT       26
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_DFE_LOCK_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_DFE_ALIGN_LOSS_MASK         0x02000000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_DFE_ALIGN_LOSS_SHIFT        25
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_DFE_ALIGN_LOSS_DEFAULT      0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_reserved0_MASK              0x01c00000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_reserved0_SHIFT             22

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_FIFO_OVER_FLOW_MASK   0x00200000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_FIFO_OVER_FLOW_SHIFT  21
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_FIFO_UNDER_FLOW_MASK  0x00100000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_reserved1_MASK              0x00080000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_reserved1_SHIFT             19

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_RGB_UNDER_RANGE_MASK        0x00040000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_RGB_UNDER_RANGE_SHIFT       18
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_RGB_UNDER_RANGE_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_TYPE_CHANGE_MASK      0x00020000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_TYPE_CHANGE_SHIFT     17
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_TYPE_CHANGE_DEFAULT   0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_LAYOUT_UPDATE_MASK          0x00010000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_LAYOUT_UPDATE_SHIFT         16
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_LAYOUT_UPDATE_DEFAULT       0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_PACKET_SYNC_ERROR_MASK      0x00008000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_PACKET_SYNC_ERROR_SHIFT     15
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_PACKET_SYNC_ERROR_DEFAULT   0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_RAM_PACKET_STOP_MASK        0x00004000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_RAM_PACKET_STOP_SHIFT       14
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_RAM_PACKET_STOP_DEFAULT     0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_RAM_PACKET_UPDATE_MASK      0x00002000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_RAM_PACKET_UPDATE_SHIFT     13
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_RAM_PACKET_UPDATE_DEFAULT   0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_CHANNEL_STATUS_UPDATE_MASK  0x00000800
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_SYMBOL_LOSS_MASK            0x00000200
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_SYMBOL_LOSS_SHIFT           9
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_SYMBOL_LOSS_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_PJ_UPDATE_MASK              0x00000100
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_PJ_UPDATE_SHIFT             8
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_PJ_UPDATE_DEFAULT           0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_REQUEST_KSVS_MASK           0x00000040
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_REQUEST_KSVS_SHIFT          6
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_REQUEST_KSVS_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_REQUEST_KEYS_MASK           0x00000020
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_REQUEST_KEYS_SHIFT          5
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_REQUEST_KEYS_DEFAULT        0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AKSV_UPDATE_MASK            0x00000010
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AKSV_UPDATE_SHIFT           4
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AKSV_UPDATE_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_HDMI_TO_DVI_MASK            0x00000008
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_HDMI_TO_DVI_SHIFT           3
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_HDMI_TO_DVI_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_DVI_TO_HDMI_MASK            0x00000004
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_DVI_TO_HDMI_SHIFT           2
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_DVI_TO_HDMI_DEFAULT         0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AV_MUTE_UPDATE_MASK         0x00000002
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AV_MUTE_UPDATE_SHIFT        1
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_AV_MUTE_UPDATE_DEFAULT      0x00000000

/* HDMI_RX_INTR2_0 :: PCI_CLEAR :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_SET_AV_MUTE_MASK            0x00000001
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_SET_AV_MUTE_SHIFT           0
#define BCHP_HDMI_RX_INTR2_0_PCI_CLEAR_SET_AV_MUTE_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_ERROR_INTERRUPT_MASK  0x80000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_ERROR_INTERRUPT_SHIFT 31
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_ERROR_INTERRUPT_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_VERTICAL_BLANK_END_MASK 0x10000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_VERTICAL_BLANK_END_SHIFT 28
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_VERTICAL_BLANK_END_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_VSYNC_LEAD_EDGE_MASK  0x08000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_VSYNC_LEAD_EDGE_SHIFT 27
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_VSYNC_LEAD_EDGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_DFE_LOCK_UPDATE_MASK  0x04000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_DFE_LOCK_UPDATE_SHIFT 26
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_DFE_LOCK_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_DFE_ALIGN_LOSS_MASK   0x02000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_DFE_ALIGN_LOSS_SHIFT  25
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_DFE_ALIGN_LOSS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_reserved0_MASK        0x01c00000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT       22

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_FIFO_OVER_FLOW_MASK 0x00200000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_FIFO_OVER_FLOW_SHIFT 21
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_FIFO_UNDER_FLOW_MASK 0x00100000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_reserved1_MASK        0x00080000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_reserved1_SHIFT       19

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_RGB_UNDER_RANGE_MASK  0x00040000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_RGB_UNDER_RANGE_SHIFT 18
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_RGB_UNDER_RANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_TYPE_CHANGE_MASK 0x00020000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_TYPE_CHANGE_SHIFT 17
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_TYPE_CHANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_LAYOUT_UPDATE_MASK    0x00010000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_LAYOUT_UPDATE_SHIFT   16
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_LAYOUT_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_PACKET_SYNC_ERROR_MASK 0x00008000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_PACKET_SYNC_ERROR_SHIFT 15
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_PACKET_SYNC_ERROR_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_RAM_PACKET_STOP_MASK  0x00004000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_RAM_PACKET_STOP_SHIFT 14
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_RAM_PACKET_STOP_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_RAM_PACKET_UPDATE_MASK 0x00002000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_RAM_PACKET_UPDATE_SHIFT 13
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_RAM_PACKET_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_CHANNEL_STATUS_UPDATE_MASK 0x00000800
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_SYMBOL_LOSS_MASK      0x00000200
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_SYMBOL_LOSS_SHIFT     9
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_SYMBOL_LOSS_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_PJ_UPDATE_MASK        0x00000100
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_PJ_UPDATE_SHIFT       8
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_PJ_UPDATE_DEFAULT     0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_REQUEST_KSVS_MASK     0x00000040
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_REQUEST_KSVS_SHIFT    6
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_REQUEST_KSVS_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_REQUEST_KEYS_MASK     0x00000020
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_REQUEST_KEYS_SHIFT    5
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_REQUEST_KEYS_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AKSV_UPDATE_MASK      0x00000010
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AKSV_UPDATE_SHIFT     4
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AKSV_UPDATE_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_HDMI_TO_DVI_MASK      0x00000008
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_HDMI_TO_DVI_SHIFT     3
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_HDMI_TO_DVI_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_DVI_TO_HDMI_MASK      0x00000004
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_DVI_TO_HDMI_SHIFT     2
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_DVI_TO_HDMI_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AV_MUTE_UPDATE_MASK   0x00000002
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AV_MUTE_UPDATE_SHIFT  1
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_AV_MUTE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_STATUS :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_SET_AV_MUTE_MASK      0x00000001
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_SET_AV_MUTE_SHIFT     0
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS_SET_AV_MUTE_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_ERROR_INTERRUPT_MASK     0x80000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_ERROR_INTERRUPT_SHIFT    31
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_ERROR_INTERRUPT_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_VERTICAL_BLANK_END_MASK  0x10000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_VERTICAL_BLANK_END_SHIFT 28
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_VERTICAL_BLANK_END_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_VSYNC_LEAD_EDGE_MASK     0x08000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_VSYNC_LEAD_EDGE_SHIFT    27
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_VSYNC_LEAD_EDGE_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_DFE_LOCK_UPDATE_MASK     0x04000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_DFE_LOCK_UPDATE_SHIFT    26
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_DFE_LOCK_UPDATE_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_DFE_ALIGN_LOSS_MASK      0x02000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_DFE_ALIGN_LOSS_SHIFT     25
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_DFE_ALIGN_LOSS_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_reserved0_MASK           0x01c00000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_reserved0_SHIFT          22

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_FIFO_OVER_FLOW_MASK 0x00200000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_FIFO_OVER_FLOW_SHIFT 21
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_FIFO_UNDER_FLOW_MASK 0x00100000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_reserved1_MASK           0x00080000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_reserved1_SHIFT          19

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_RGB_UNDER_RANGE_MASK     0x00040000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_RGB_UNDER_RANGE_SHIFT    18
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_RGB_UNDER_RANGE_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_TYPE_CHANGE_MASK   0x00020000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_TYPE_CHANGE_SHIFT  17
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_TYPE_CHANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_LAYOUT_UPDATE_MASK       0x00010000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_LAYOUT_UPDATE_SHIFT      16
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_LAYOUT_UPDATE_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_PACKET_SYNC_ERROR_MASK   0x00008000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_PACKET_SYNC_ERROR_SHIFT  15
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_PACKET_SYNC_ERROR_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_RAM_PACKET_STOP_MASK     0x00004000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_RAM_PACKET_STOP_SHIFT    14
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_RAM_PACKET_STOP_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_RAM_PACKET_UPDATE_MASK   0x00002000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_RAM_PACKET_UPDATE_SHIFT  13
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_RAM_PACKET_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_CHANNEL_STATUS_UPDATE_MASK 0x00000800
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_SYMBOL_LOSS_MASK         0x00000200
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_SYMBOL_LOSS_SHIFT        9
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_SYMBOL_LOSS_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_PJ_UPDATE_MASK           0x00000100
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_PJ_UPDATE_SHIFT          8
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_PJ_UPDATE_DEFAULT        0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_REQUEST_KSVS_MASK        0x00000040
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_REQUEST_KSVS_SHIFT       6
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_REQUEST_KSVS_DEFAULT     0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_REQUEST_KEYS_MASK        0x00000020
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_REQUEST_KEYS_SHIFT       5
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_REQUEST_KEYS_DEFAULT     0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AKSV_UPDATE_MASK         0x00000010
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AKSV_UPDATE_SHIFT        4
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AKSV_UPDATE_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_HDMI_TO_DVI_MASK         0x00000008
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_HDMI_TO_DVI_SHIFT        3
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_HDMI_TO_DVI_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_DVI_TO_HDMI_MASK         0x00000004
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_DVI_TO_HDMI_SHIFT        2
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_DVI_TO_HDMI_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AV_MUTE_UPDATE_MASK      0x00000002
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AV_MUTE_UPDATE_SHIFT     1
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_AV_MUTE_UPDATE_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_SET :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_SET_AV_MUTE_MASK         0x00000001
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_SET_AV_MUTE_SHIFT        0
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_SET_SET_AV_MUTE_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: ERROR_INTERRUPT [31:31] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_ERROR_INTERRUPT_MASK   0x80000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_ERROR_INTERRUPT_SHIFT  31
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_ERROR_INTERRUPT_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: FORMAT_DETECT_COUNT_SATURATED [30:30] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_FORMAT_DETECT_COUNT_SATURATED_MASK 0x40000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_FORMAT_DETECT_COUNT_SATURATED_SHIFT 30
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_FORMAT_DETECT_COUNT_SATURATED_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: EXCESSIVE_PACKET_ERRORS [29:29] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_EXCESSIVE_PACKET_ERRORS_MASK 0x20000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_EXCESSIVE_PACKET_ERRORS_SHIFT 29
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: VERTICAL_BLANK_END [28:28] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_VERTICAL_BLANK_END_MASK 0x10000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_VERTICAL_BLANK_END_SHIFT 28
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_VERTICAL_BLANK_END_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: VSYNC_LEAD_EDGE [27:27] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_VSYNC_LEAD_EDGE_MASK   0x08000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_VSYNC_LEAD_EDGE_SHIFT  27
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_VSYNC_LEAD_EDGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: DFE_LOCK_UPDATE [26:26] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_DFE_LOCK_UPDATE_MASK   0x04000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_DFE_LOCK_UPDATE_SHIFT  26
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_DFE_LOCK_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: DFE_ALIGN_LOSS [25:25] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_DFE_ALIGN_LOSS_MASK    0x02000000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_DFE_ALIGN_LOSS_SHIFT   25
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_DFE_ALIGN_LOSS_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [24:22] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK         0x01c00000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT        22

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: AUDIO_FIFO_OVER_FLOW [21:21] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_FIFO_OVER_FLOW_MASK 0x00200000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_FIFO_OVER_FLOW_SHIFT 21
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_FIFO_OVER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: AUDIO_FIFO_UNDER_FLOW [20:20] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_FIFO_UNDER_FLOW_MASK 0x00100000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_FIFO_UNDER_FLOW_SHIFT 20
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_FIFO_UNDER_FLOW_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: reserved1 [19:19] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_reserved1_MASK         0x00080000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_reserved1_SHIFT        19

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: RGB_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_RGB_UNDER_RANGE_MASK   0x00040000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_RGB_UNDER_RANGE_SHIFT  18
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_RGB_UNDER_RANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: AUDIO_TYPE_CHANGE [17:17] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_TYPE_CHANGE_MASK 0x00020000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_TYPE_CHANGE_SHIFT 17
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_TYPE_CHANGE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: LAYOUT_UPDATE [16:16] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_LAYOUT_UPDATE_MASK     0x00010000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_LAYOUT_UPDATE_SHIFT    16
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_LAYOUT_UPDATE_DEFAULT  0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: PACKET_SYNC_ERROR [15:15] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_PACKET_SYNC_ERROR_MASK 0x00008000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_PACKET_SYNC_ERROR_SHIFT 15
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_PACKET_SYNC_ERROR_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: RAM_PACKET_STOP [14:14] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_RAM_PACKET_STOP_MASK   0x00004000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_RAM_PACKET_STOP_SHIFT  14
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_RAM_PACKET_STOP_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: RAM_PACKET_UPDATE [13:13] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_RAM_PACKET_UPDATE_MASK 0x00002000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_RAM_PACKET_UPDATE_SHIFT 13
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_RAM_PACKET_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: AUDIO_VALIDITY_BIT_UPDATE [12:12] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_MASK 0x00001000
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_SHIFT 12
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AUDIO_VALIDITY_BIT_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: CHANNEL_STATUS_UPDATE [11:11] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_CHANNEL_STATUS_UPDATE_MASK 0x00000800
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_CHANNEL_STATUS_UPDATE_SHIFT 11
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_CHANNEL_STATUS_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: INVALID_DATA_ISLAND_LENGTH [10:10] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_INVALID_DATA_ISLAND_LENGTH_MASK 0x00000400
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_INVALID_DATA_ISLAND_LENGTH_SHIFT 10
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_INVALID_DATA_ISLAND_LENGTH_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: SYMBOL_LOSS [09:09] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_SYMBOL_LOSS_MASK       0x00000200
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_SYMBOL_LOSS_SHIFT      9
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_SYMBOL_LOSS_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: PJ_UPDATE [08:08] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_PJ_UPDATE_MASK         0x00000100
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_PJ_UPDATE_SHIFT        8
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_PJ_UPDATE_DEFAULT      0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: I2C_TRANSACTION_COMPLETE [07:07] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_I2C_TRANSACTION_COMPLETE_MASK 0x00000080
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_I2C_TRANSACTION_COMPLETE_SHIFT 7
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_I2C_TRANSACTION_COMPLETE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: REQUEST_KSVS [06:06] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_REQUEST_KSVS_MASK      0x00000040
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_REQUEST_KSVS_SHIFT     6
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_REQUEST_KSVS_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: REQUEST_KEYS [05:05] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_REQUEST_KEYS_MASK      0x00000020
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_REQUEST_KEYS_SHIFT     5
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_REQUEST_KEYS_DEFAULT   0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: AKSV_UPDATE [04:04] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AKSV_UPDATE_MASK       0x00000010
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AKSV_UPDATE_SHIFT      4
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AKSV_UPDATE_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: HDMI_TO_DVI [03:03] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_HDMI_TO_DVI_MASK       0x00000008
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_HDMI_TO_DVI_SHIFT      3
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_HDMI_TO_DVI_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: DVI_TO_HDMI [02:02] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_DVI_TO_HDMI_MASK       0x00000004
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_DVI_TO_HDMI_SHIFT      2
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_DVI_TO_HDMI_DEFAULT    0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: AV_MUTE_UPDATE [01:01] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AV_MUTE_UPDATE_MASK    0x00000002
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AV_MUTE_UPDATE_SHIFT   1
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_AV_MUTE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_INTR2_0 :: PCI_MASK_CLEAR :: SET_AV_MUTE [00:00] */
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_SET_AV_MUTE_MASK       0x00000001
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_SET_AV_MUTE_SHIFT      0
#define BCHP_HDMI_RX_INTR2_0_PCI_MASK_CLEAR_SET_AV_MUTE_DEFAULT    0x00000001

#endif /* #ifndef BCHP_HDMI_RX_INTR2_0_H__ */

/* End of File */
