# -----------------------------
# High-level aggregates (Bundle, Array, FixedPoint, ...)
# -----------------------------

from abc import ABC, abstractmethod
from typing import List, Type, TypeVar, Union

from sprouthdl.sprouthdl import Concat, Expr, ExprLike, Signal, as_expr, fit_width


T_Agg = TypeVar("T_Agg", bound="HDLAggregate")
SelfAgg = TypeVar("SelfAgg", bound="HDLAggregate")


class HDLAggregate(ABC):
    """
    Base class for structured HDL values (Bundle, Array, FixedPoint, ...).

    Requirements for subclasses:
      - to_list(self) -> List[Expr]
          Flatten the structure into an ordered list of Expr leaves.
      - wire_like(cls, *shape_args, **shape_kwargs) -> instance
          Create a 'wire-filled' instance of this structure (all leaves are wires).
    """

    @abstractmethod
    def to_list(self) -> List[Expr]:
        """Return the ordered list of Expr leaves (Signals, Consts, etc.)."""
        ...

    @classmethod
    @abstractmethod
    def wire_like(
        cls: Type[T_Agg],
        *args,
        **kwargs,
    ) -> T_Agg:
        """
        Create a 'wire-filled' instance of this aggregate type.
        The arguments should match your constructor need.
        """
        ...

    # -------- Convenience API shared by all aggregates --------

    @property
    def width(self) -> int:
        """Total bit-width of this aggregate."""
        return self.to_bits().typ.width

    def to_bits(self) -> Expr:
        """
        Flatten this aggregate into a single Expr bitvector using the leaf list.
        """
        parts = self.to_list()
        if not parts:
            raise ValueError(f"{self.__class__.__name__}.to_list() returned no leaves")
        if len(parts) == 1:
            return parts[0]
        return Concat(parts)

    def _assign_from_bits(self, bits: Expr) -> None:
        """
        Default packed assignment: slice the incoming bits across Signal leaves.
        """
        leaves = self.to_list()
        bit_pos = 0
        for leaf in leaves:
            width = leaf.typ.width
            slice_bits = bits[bit_pos : bit_pos + width]
            bit_pos += width

            if not isinstance(leaf, Signal):
                raise TypeError(
                    f"Aggregate assignment expects Signal leaves, got {type(leaf)} in {self.__class__.__name__}"
                )
            leaf <<= slice_bits

        if bit_pos != bits.typ.width:
            raise ValueError(
                f"Bit-slice consumption mismatch in {self.__class__.__name__}: "
                f"used {bit_pos} of {bits.typ.width} bits"
            )

    def _coerce_rhs_to_bits(self, rhs: Union["HDLAggregate", ExprLike]) -> Expr:
        """
        Convert rhs into a bitvector Expr with the same width as self.
        - HDLAggregate → rhs.to_bits()
        - Expr/int/bool → as_expr + fit_width(...)
        """
        lhs_bits = self.to_bits()
        t = lhs_bits.typ

        if isinstance(rhs, HDLAggregate):
            rhs_bits = rhs.to_bits()
        else:
            rhs_bits = fit_width(as_expr(rhs), t)

        if rhs_bits.typ.width != t.width:
            raise ValueError(f"Width mismatch in aggregate assignment: " f"lhs width={t.width}, rhs width={rhs_bits.typ.width}")
        return rhs_bits

    def assign(self, rhs: Union["HDLAggregate", ExprLike]) -> None:
        """
        Structural assignment: drive this aggregate from rhs.

        Example:
            my_bundle.assign(other_bundle)
            my_array.assign(0)
        """
        bits = self._coerce_rhs_to_bits(rhs)
        self._assign_from_bits(bits)

    def __imatmul__(self: SelfAgg, rhs: "HDLAggregate") -> SelfAgg:
        """
        Element-wise assignment across Signal leaves:
          lhs @= rhs
        """
        if not isinstance(rhs, HDLAggregate):
            raise TypeError(f"{self.__class__.__name__} @= expects an HDLAggregate, got {type(rhs)}")

        lhs_leaves = self.to_list()
        rhs_leaves = rhs.to_list()
        if len(lhs_leaves) != len(rhs_leaves):
            raise ValueError(
                f"{self.__class__.__name__} @= leaf count mismatch: "
                f"{len(lhs_leaves)} vs {len(rhs_leaves)}"
            )

        for lhs_leaf, rhs_leaf in zip(lhs_leaves, rhs_leaves):
            if not isinstance(lhs_leaf, Signal):
                raise TypeError(
                    f"Aggregate element-wise assignment expects Signal leaves, got {type(lhs_leaf)} "
                    f"in {self.__class__.__name__}"
                )
            lhs_leaf <<= rhs_leaf

        return self

    def __ilshift__(self: SelfAgg, rhs: Union["HDLAggregate", ExprLike]) -> SelfAgg:
        """
        Sugar:  agg <<= rhs

        Mirrors Magma/Spinal semantics:
            my_bundle <<= other
        """
        self.assign(rhs)
        return self

    def __repr__(self) -> str:
        return f"{self.__class__.__name__}(width={self.width})"
