INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bin2Hex
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Counter_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Counter_Wrapper_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Wrapper_SIM
ERROR: [VRFC 10-1412] syntax error near => [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Counter_Wrapper_SIM.vhd:54]
ERROR: [VRFC 10-1471] type error near ns ; current type time; expected type  void [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Counter_Wrapper_SIM.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Counter_Wrapper_SIM.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Counter_Wrapper_SIM.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bin2Hex
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Counter_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Counter_Wrapper_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Wrapper_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bin2Hex
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Counter_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Counter_Wrapper_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Wrapper_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Bin2Hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bin2Hex
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Counter_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Counter_Wrapper_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Wrapper_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
