// Seed: 591447237
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_7;
  localparam id_11 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd76
) (
    input  tri   id_0 [1 : id_8],
    input  uwire id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output tri   id_5,
    input  tri0  id_6,
    output logic id_7,
    input  tri   _id_8
);
  always id_7 <= 1'b0 == -1 ? id_3 : -1;
  localparam id_10 = 1;
  xor primCall (id_5, id_6, id_4, id_1, id_2);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
