mer 12:28: PROGRESS: MaxCompiler version: 2013.1
mer 12:28: PROGRESS: Build "CpuMain" start time: Wed Jun 12 12:28:28 CEST 2013
mer 12:28: PROGRESS: Main build process running as user emanuele.delsozzo on host maxeler
mer 12:28: INFO    : Loading build properties from bundled MaxCompiler_build.conf...
mer 12:28: INFO    : Loading default build properties from /opt/maxeler/MaxCompiler_build.conf
mer 12:28: INFO    : User build properties not found in file: /home/emanuele.delsozzo/.MaxCompiler_build_user.conf
mer 12:28: INFO    : No user-specified external build property file has been specified.
mer 12:28: INFO    : (Set environment variable MAXCOMPILER_BUILD_CONF_FILE to assign one)
mer 12:28: PROGRESS: Build location: /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM
mer 12:28: PROGRESS: Detailed build log available in "_build.log"
mer 12:28: INFO    : Created build manager CpuMain (CpuMain_VECTIS_DFE_SIM Wed Jun 12 12:28:28 CEST 2013). (12:28:28 12/06/13)
mer 12:28: INFO    : Working in dir: /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM
mer 12:28: INFO    : Java class path (2 paths):
mer 12:28: INFO    : 	/home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/EngineCode/bin
mer 12:28: INFO    : 	/opt/maxeler/maxcompiler/lib/MaxCompiler.jar
mer 12:28: INFO    : Java process started by 'main' method in class 'cpuMain.CpuMainManager'.
mer 12:28: INFO    : build.arbitrated_core_cache parameter is blank, not using core-cache
mer 12:28: INFO    : Checking license files in directory: /opt/maxeler/maxcompiler/licenses
mer 12:28: INFO    : All license signatures valid.
mer 12:28: INFO    : Backing-up source-files (old source files in build directory will be removed first)...
mer 12:28: INFO    : Source directories: /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/EngineCode/src:
mer 12:28: INFO    : Deleting directory: src
mer 12:28: PROGRESS: Instantiating manager
mer 12:28: INFO    : Deleting /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM/scratch/linearKernel.graphs
mer 12:28: PROGRESS: Instantiating kernel "linearKernel"
mer 12:28: PROGRESS: Compiling manager (Configurable)
mer 12:28: INFO    : Manager Configuration:
mer 12:28: INFO    : 	ManagerConfiguration.allowNonMultipleTransitions = false                                                         [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.board = MAX3424A                                                                            [Init: null, init: MAX3424A]
mer 12:28: INFO    : 	ManagerConfiguration.build.buildEffort = MEDIUM                                                                  [Init: MEDIUM]
mer 12:28: INFO    : 	ManagerConfiguration.build.enableChipScopeInserter = false                                                       [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.build.enableTimingAnalysis = true                                                           [Init: true]
mer 12:28: INFO    : 	ManagerConfiguration.build.level = FULL_BUILD                                                                    [Init: FULL_BUILD]
mer 12:28: INFO    : 	ManagerConfiguration.build.mpprContinueAfterMeetingTiming = false                                                [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.build.mpprCtMax = 1                                                                         [Init: 1]
mer 12:28: INFO    : 	ManagerConfiguration.build.mpprCtMin = 1                                                                         [Init: 1]
mer 12:28: INFO    : 	ManagerConfiguration.build.mpprParallelism = 1                                                                   [Init: 1]
mer 12:28: INFO    : 	ManagerConfiguration.build.mpprRetryMissesThrshld = 0                                                            [Init: 0]
mer 12:28: INFO    : 	ManagerConfiguration.build.optGoal = AREA                                                                        [Init: AREA]
mer 12:28: INFO    : 	ManagerConfiguration.build.physSynthAsyncPipelining = AUTO                                                       [Init: AUTO]
mer 12:28: INFO    : 	ManagerConfiguration.build.physSynthCombLogic = AUTO                                                             [Init: AUTO]
mer 12:28: INFO    : 	ManagerConfiguration.build.physSynthCombLogicForArea = AUTO                                                      [Init: AUTO]
mer 12:28: INFO    : 	ManagerConfiguration.build.physSynthEffort = AUTO                                                                [Init: AUTO]
mer 12:28: INFO    : 	ManagerConfiguration.build.physSynthRegDuplication = AUTO                                                        [Init: AUTO]
mer 12:28: INFO    : 	ManagerConfiguration.build.physSynthRetiming = AUTO                                                              [Init: AUTO]
mer 12:28: INFO    : 	ManagerConfiguration.build.physicalSynthesis = false                                                             [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.buildTarget = DFE_SIM                                                                       [Init: null, init: DFE_SIM]
mer 12:28: INFO    : 	ManagerConfiguration.debug.chipscopeCaptureDepth = 4096                                                          [Init: 4096]
mer 12:28: INFO    : 	ManagerConfiguration.debug.fifoUnderOverFlowRegs = false                                                         [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.debug.memCtlDebugRegs = true                                                                [Init: true]
mer 12:28: INFO    : 	ManagerConfiguration.debug.memCtlExtraDebugRegs = false                                                          [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.debug.memMarginingSupport = false                                                           [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.debug.memPhyDebugRegister = NONE                                                            [Init: NONE]
mer 12:28: INFO    : 	ManagerConfiguration.debug.memPllLockDebugRegs = true                                                            [Init: true]
mer 12:28: INFO    : 	ManagerConfiguration.debug.streamStatus = false                                                                  [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.debug.streamStatusChecksums = false                                                         [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.addressGeneratorsInSlowClock = false                                                   [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.arbitrationMode = ROUND_ROBIN                                                          [Init: ROUND_ROBIN]
mer 12:28: INFO    : 	ManagerConfiguration.dram.burstSize = 8                                                                          [Init: 8]
mer 12:28: INFO    : 	ManagerConfiguration.dram.cmdFifoInReg = false                                                                   [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.cmdFifoLutRam = false                                                                  [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.cmdFifoRegInRam = true                                                                 [Init: true]
mer 12:28: INFO    : 	ManagerConfiguration.dram.cmdFifoSize = 31                                                                       [Init: 31]
mer 12:28: INFO    : 	ManagerConfiguration.dram.dataFifoDepth = 512                                                                    [Init: 512]
mer 12:28: INFO    : 	ManagerConfiguration.dram.dataFifoLutRam = false                                                                 [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.dataFifoWidth = 792                                                                    [Init: 792]
mer 12:28: INFO    : 	ManagerConfiguration.dram.eccMode = false                                                                        [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.fabricDataFifoReg = true                                                               [Init: true]
mer 12:28: INFO    : 	ManagerConfiguration.dram.fabricRdDataFifoReg = false                                                            [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.flagSupport = false                                                                    [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.highPrioStream = false                                                                 [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.max2CompatMode = false                                                                 [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.max4m_MAIA_MCP_UseRefClk = false                                                       [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.max4qrateMode = false                                                                  [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.memCmdIncSize = 8                                                                      [Init: 8]
mer 12:28: INFO    : 	ManagerConfiguration.dram.memCmdStartAddrSize = 32                                                               [Init: 32]
mer 12:28: INFO    : 	ManagerConfiguration.dram.onCardMemFreq = 303.0                                                                  [Init: 0.0, change: 303.0]
mer 12:28: INFO    : 	ManagerConfiguration.dram.parEccDebugStream = false                                                              [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.parityEccWidth = 0                                                                     [Init: 0]
mer 12:28: INFO    : 	ManagerConfiguration.dram.parityMode = false                                                                     [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.perdqsPhaseDetect = false                                                              [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.dram.performanceMode = true                                                                 [Init: true]
mer 12:28: INFO    : 	ManagerConfiguration.enableMPCX = false                                                                          [Init: false, init: false]
mer 12:28: INFO    : 	ManagerConfiguration.maxring.maxringConnections = []                                                             [Init: []]
mer 12:28: INFO    : 	ManagerConfiguration.maxring.maxringNumLanes = {MAXRING_A=2, MAXRING_B=2, MAXRING_LITE_B=1, MAXRING_LITE_A=1}    [Init: {}]
mer 12:28: INFO    : 	ManagerConfiguration.multiCycleMappedMemoryBus = false                                                           [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.pcie.numPCIeLanes = 0                                                                       [Init: 0]
mer 12:28: INFO    : 	ManagerConfiguration.pcie.pcieFastClock = false                                                                  [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.pcie.streamFromHostMaxNum = 8                                                               [Init: 0, change: 8]
mer 12:28: INFO    : 	ManagerConfiguration.pcie.streamToHostMaxNum = 8                                                                 [Init: 0, change: 8]
mer 12:28: INFO    : 	ManagerConfiguration.persona.boardModel = MAX3424A                                                               [Init: null, change: MAX3424A]
mer 12:28: INFO    : 	ManagerConfiguration.persona.ddr3Frq = 303.0                                                                     [Init: 400.0, change: 303.0]
mer 12:28: INFO    : 	ManagerConfiguration.persona.ddr3Qmode = false                                                                   [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.persona.disableMultiplePersona = false                                                      [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.persona.dynamic_scaling = false                                                             [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.persona.fastBuild = false                                                                   [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.persona.maxRingLocal = false                                                                [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.persona.maxRingOptical = false                                                              [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.persona.mode = Off                                                                          [Init: Off]
mer 12:28: INFO    : 	ManagerConfiguration.persona.panMaxRingA = false                                                                 [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.persona.panMaxRingB = false                                                                 [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.persona.personaInterfaceVersion = 1                                                         [Init: 1]
mer 12:28: INFO    : 	ManagerConfiguration.persona.streamClks = 1                                                                      [Init: 1]
mer 12:28: INFO    : 	ManagerConfiguration.persona.streamFrq = [100.0]                                                                 [Init: [150.0], change: [100.0]]
mer 12:28: INFO    : 	ManagerConfiguration.persona.streamPs = [0]                                                                      [Init: [0]]
mer 12:28: INFO    : 	ManagerConfiguration.persona.usePCIeGen1 = true                                                                  [Init: true]
mer 12:28: INFO    : 	ManagerConfiguration.simulation.nativeFloatingPoint = false                                                      [Init: false]
mer 12:28: INFO    : 	ManagerConfiguration.streamClockFrq = 100                                                                        [Init: 100]
mer 12:28: INFO    : 
mer 12:28: INFO    :  -- 
mer 12:28: PROGRESS: 
mer 12:28: PROGRESS: Compiling kernel "linearKernel"
mer 12:28: INFO    : Configuration:
mer 12:28: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
mer 12:28: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
mer 12:28: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
mer 12:28: INFO    : 	KernelConfiguration.buildTarget = MAXCOMPILERSIM_HOST_DRIVEN                                [Init: NONE, change: MAXCOMPILERSIM_HOST_DRIVEN]
mer 12:28: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
mer 12:28: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
mer 12:28: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
mer 12:28: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
mer 12:28: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
mer 12:28: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
mer 12:28: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
mer 12:28: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
mer 12:28: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
mer 12:28: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
mer 12:28: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
mer 12:28: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
mer 12:28: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = true                              [Init: true]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.dspAddChain =                                             [Init: null]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
mer 12:28: INFO    : 	KernelConfiguration.optimizations.triAdd = true                                             [Init: true]
mer 12:28: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
mer 12:28: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
mer 12:28: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
mer 12:28: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
mer 12:28: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
mer 12:28: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
mer 12:28: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
mer 12:28: INFO    : 
mer 12:28: INFO    :  -- 
mer 12:28: INFO    : Writing current graph to: linearKernel_original.pxg
mer 12:28: INFO    : Running kernel graph-pass 'GeneratePXG'.
mer 12:28: INFO    : Graph-pass 'GeneratePXG' took 264.213 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'MarkConstantPass'.
mer 12:28: INFO    : Graph-pass 'MarkConstantPass' took 1.62200 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'ReachabilityPass'.
mer 12:28: INFO    : Graph-pass 'ReachabilityPass' took 5.89600 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
mer 12:28: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 112.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
mer 12:28: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 258.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
mer 12:28: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 786.000 µs (1 iterations)
mer 12:28: INFO    : Deleting directory: neighbours
mer 12:28: INFO    : Running Photon pre-schedule graph optimisations
mer 12:28: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
mer 12:28: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 244.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
mer 12:28: INFO    : Graph-pass 'FoldConstantsPass' took 1.25900 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
mer 12:28: INFO    : Graph-pass 'OptimiseNodesPass' took 651.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
mer 12:28: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex6 mode).
mer 12:28: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 29.6490 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'TriAddExtractionPass'.
mer 12:28: INFO    : Graph-pass 'TriAddExtractionPass' took 1.36700 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'ConditionalAddExtractionPass'.
mer 12:28: INFO    : Optimized 0 sub-graphs into conditional adds/subs/triadds.
mer 12:28: INFO    : Graph-pass 'ConditionalAddExtractionPass' took 513.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
mer 12:28: INFO    : Graph-pass 'PO2FPMultOptimiser' took 12.8360 ms (2 iterations)
mer 12:28: INFO    : Running Photon simulation preparation
mer 12:28: INFO    : Running kernel graph-pass 'PrepareSimulationPass'.
mer 12:28: INFO    : Graph-pass 'PrepareSimulationPass' took 304.000 µs (1 iterations)
mer 12:28: INFO    : Logging Photon stats to: linearKernel_photon_stats.csv
mer 12:28: INFO    : Deleting /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM/scratch/linearKernel_photon_stats.csv
mer 12:28: INFO    : Running kernel graph-pass 'StatsPass'.
mer 12:28: INFO    : Graph-pass 'StatsPass' took 2.29400 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
mer 12:28: INFO    : Graph-pass 'CollectNumericExceptions' took 224.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
mer 12:28: INFO    : Graph-pass 'StreamOffsetDivExpand' took 187.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
mer 12:28: INFO    : Graph-pass 'FindIllegalLoops' took 1.41300 ms (1 iterations)
mer 12:28: INFO    : Scheduling Photon graph (pass 1)
mer 12:28: INFO    : Running kernel graph-pass 'MarkConstantPass'.
mer 12:28: INFO    : Graph-pass 'MarkConstantPass' took 475.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'MIPScheduler'.
mer 12:28: INFO    : Running command: "/opt/maxeler/maxcompiler/bin/glpsol" --intopt  --model "scheduler.mod" --data "linearKernel_scheduler_1_C.dat" --display "linearKernel_scheduler_1_C.out" --log "linearKernel_scheduler_1_C.log"
mer 12:28: INFO    : Checking for file hash changes...
mer 12:28: INFO    : No changes.
mer 12:28: INFO    : Deleting /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM/scratch/linearKernel_schedule_report.csv
mer 12:28: INFO    : Graph-pass 'MIPScheduler' took 45.7910 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
mer 12:28: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 113.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'ScheduleApplier'.
mer 12:28: INFO    : Graph-pass 'ScheduleApplier' took 6.05900 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'StatsPass'.
mer 12:28: INFO    : Graph-pass 'StatsPass' took 1.22400 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'ReachabilityPass'.
mer 12:28: INFO    : Graph-pass 'ReachabilityPass' took 4.38000 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
mer 12:28: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 173.000 µs (1 iterations)
mer 12:28: INFO    : Running Photon post-schedule graph optimisations (pass 1)
mer 12:28: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
mer 12:28: INFO    : Graph-pass 'TapFIFOsPass' took 1.28200 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
mer 12:28: INFO    : Graph-pass 'FoldFIFOsPass' took 600.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
mer 12:28: INFO    : Graph-pass 'ValidateFIFOs' took 176.000 µs (1 iterations)
mer 12:28: INFO    : Scheduling Photon graph (pass 2)
mer 12:28: INFO    : Running kernel graph-pass 'MarkConstantPass'.
mer 12:28: INFO    : Graph-pass 'MarkConstantPass' took 310.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'MIPScheduler'.
mer 12:28: INFO    : Running command: "/opt/maxeler/maxcompiler/bin/glpsol" --intopt  --model "scheduler.mod" --data "linearKernel_scheduler_2_C.dat" --display "linearKernel_scheduler_2_C.out" --log "linearKernel_scheduler_2_C.log"
mer 12:28: INFO    : Checking for file hash changes...
mer 12:28: INFO    : No changes.
mer 12:28: INFO    : Deleting /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM/scratch/linearKernel_schedule_report.csv
mer 12:28: INFO    : Graph-pass 'MIPScheduler' took 41.9230 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
mer 12:28: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 16.0000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
mer 12:28: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 67.0000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'ScheduleApplier'.
mer 12:28: INFO    : Graph-pass 'ScheduleApplier' took 27.2550 ms (1 iterations)
mer 12:28: INFO    : Maximum stream latency for kernel 'linearKernel': 247
mer 12:28: INFO    : Using user logic for flush.
mer 12:28: INFO    : Running kernel graph-pass 'StatsPass'.
mer 12:28: INFO    : Graph-pass 'StatsPass' took 2.44900 ms (1 iterations)
mer 12:28: INFO    : Running Photon post-schedule graph optimisations (pass 2)
mer 12:28: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
mer 12:28: INFO    : Graph-pass 'TapFIFOsPass' took 18.3400 ms (2 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
mer 12:28: INFO    : Graph-pass 'FoldFIFOsPass' took 1.02300 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'MarkConstantPass'.
mer 12:28: INFO    : Graph-pass 'MarkConstantPass' took 428.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
mer 12:28: INFO    : Graph-pass 'ScheduleAsserter' took 1.57800 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
mer 12:28: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 232.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'FIFOReport'.
mer 12:28: INFO    : Graph-pass 'FIFOReport' took 3.05000 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'StatsPass'.
mer 12:28: INFO    : Graph-pass 'StatsPass' took 2.50800 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
mer 12:28: INFO    : Graph-pass 'RemoveUntypedConstants' took 7.01000 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
mer 12:28: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 244.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'MarkConstantPass'.
mer 12:28: INFO    : Graph-pass 'MarkConstantPass' took 431.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
mer 12:28: INFO    : Graph-pass 'MakeMaxFileNodeData' took 6.34200 ms (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
mer 12:28: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 233.000 µs (1 iterations)
mer 12:28: INFO    : Optimization report for Kernel 'linearKernel'.
mer 12:28: INFO    : Enabled optimizations:
mer 12:28: INFO    : 	DSP-Multiplication
mer 12:28: INFO    : 	Tri-Adder
mer 12:28: INFO    : 	Conditional (Tri)Adds/Subs/AddSubs
mer 12:28: INFO    : 	Power-of-2 Floating Point
mer 12:28: INFO    : Creating a preliminary MaxCompilerDesignData.dat. (@ CoreCompile linearKernel)
mer 12:28: INFO    : Deleting /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM/scratch/MaxCompilerDesignData.dat
mer 12:28: INFO    : Running kernel graph-pass 'MarkConstantPass'.
mer 12:28: INFO    : Graph-pass 'MarkConstantPass' took 443.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
mer 12:28: INFO    : Graph-pass 'MaxConstantLatency' took 767.000 µs (1 iterations)
mer 12:28: INFO    : Running kernel graph-pass 'SimCodeGraphPass'.
mer 12:28: INFO    : Graph-pass 'SimCodeGraphPass' took 15.4760 ms (1 iterations)
mer 12:28: INFO    : Writing current graph to: linearKernel_final-simulation.pxg
mer 12:28: INFO    : Running kernel graph-pass 'GeneratePXG'.
mer 12:28: INFO    : Graph-pass 'GeneratePXG' took 199.832 ms (1 iterations)
mer 12:28: INFO    : Deleting /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM/scratch/Manager_CpuMain.graphs
mer 12:28: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
mer 12:28: INFO    : Running manager compiler graph-pass: CalculateBandwidthForward
mer 12:28: INFO    : Running manager compiler graph-pass: CalculateBandwidthBackward
mer 12:28: INFO    : Running manager compiler graph-pass: ScheduleStallLatency
mer 12:28: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
mer 12:28: INFO    : Running manager compiler graph-pass: InsertDualAspectLogic
mer 12:28: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
mer 12:28: INFO    : Running manager compiler graph-pass: InsertPullPushAdapter
mer 12:28: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
mer 12:28: INFO    : Running manager compiler graph-pass: InsertStreamFifos
mer 12:28: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
mer 12:28: INFO    : Running manager compiler graph-pass: InsertStreamStatus
mer 12:28: INFO    : Running manager compiler graph-pass: InsertChipscope
mer 12:28: INFO    : Inserted 0 chipscope manager nodes.
mer 12:28: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
mer 12:28: INFO    : Running manager compiler graph-pass: BuildSoftwareSim
mer 12:28: INFO    : Mapped register report:
mer 12:28: INFO    : 	0	_Addr_En	1bytes
mer 12:28: INFO    : 	1	_CmdSize	1bytes
mer 12:28: INFO    : 	2	_BlockSize_X	5bytes
mer 12:28: INFO    : 	7	_Wrap_X	4bytes
mer 12:28: INFO    : 	b	_Start_X_Addr	4bytes
mer 12:28: INFO    : 	f	_Offset_0	4bytes
mer 12:28: INFO    : 	13	_Addr_En	1bytes
mer 12:28: INFO    : 	14	_CmdSize	1bytes
mer 12:28: INFO    : 	15	_BlockSize_X	5bytes
mer 12:28: INFO    : 	1a	_Wrap_X	4bytes
mer 12:28: INFO    : 	1e	_Start_X_Addr	4bytes
mer 12:28: INFO    : 	22	_Offset_0	4bytes
mer 12:28: INFO    : 	26	_Addr_En	1bytes
mer 12:28: INFO    : 	27	_CmdSize	1bytes
mer 12:28: INFO    : 	28	_BlockSize_X	5bytes
mer 12:28: INFO    : 	2d	_Wrap_X	4bytes
mer 12:28: INFO    : 	31	_Start_X_Addr	4bytes
mer 12:28: INFO    : 	35	_Offset_0	4bytes
mer 12:28: INFO    : 	39	_Addr_En	1bytes
mer 12:28: INFO    : 	3a	_CmdSize	1bytes
mer 12:28: INFO    : 	3b	_BlockSize_X	5bytes
mer 12:28: INFO    : 	40	_Wrap_X	4bytes
mer 12:28: INFO    : 	44	_Start_X_Addr	4bytes
mer 12:28: INFO    : 	48	_Offset_0	4bytes
mer 12:28: INFO    : 	4c	_Addr_En	1bytes
mer 12:28: INFO    : 	4d	_CmdSize	1bytes
mer 12:28: INFO    : 	4e	_BlockSize_X	5bytes
mer 12:28: INFO    : 	53	_Wrap_X	4bytes
mer 12:28: INFO    : 	57	_Start_X_Addr	4bytes
mer 12:28: INFO    : 	5b	_Offset_0	4bytes
mer 12:28: INFO    : 	5f	_Addr_En	1bytes
mer 12:28: INFO    : 	60	_CmdSize	1bytes
mer 12:28: INFO    : 	61	_BlockSize_X	5bytes
mer 12:28: INFO    : 	66	_Wrap_X	4bytes
mer 12:28: INFO    : 	6a	_Start_X_Addr	4bytes
mer 12:28: INFO    : 	6e	_Offset_0	4bytes
mer 12:28: INFO    : 	72	_Addr_En	1bytes
mer 12:28: INFO    : 	73	_CmdSize	1bytes
mer 12:28: INFO    : 	74	_BlockSize_X	5bytes
mer 12:28: INFO    : 	79	_Wrap_X	4bytes
mer 12:28: INFO    : 	7d	_Start_X_Addr	4bytes
mer 12:28: INFO    : 	81	_Offset_0	4bytes
mer 12:28: INFO    : 	85	_Addr_En	1bytes
mer 12:28: INFO    : 	86	_CmdSize	1bytes
mer 12:28: INFO    : 	87	_BlockSize_X	5bytes
mer 12:28: INFO    : 	8c	_Wrap_X	4bytes
mer 12:28: INFO    : 	90	_Start_X_Addr	4bytes
mer 12:28: INFO    : 	94	_Offset_0	4bytes
mer 12:28: INFO    : 	98	io_controller_force_disabled	1bytes
mer 12:28: INFO    : 	99	io_p_force_disabled	1bytes
mer 12:28: INFO    : 	9a	io_pp_force_disabled	1bytes
mer 12:28: INFO    : 	9b	io_dvv_force_disabled	1bytes
mer 12:28: INFO    : 	9c	io_source_container_force_disabled	1bytes
mer 12:28: INFO    : 	9d	io_px_force_disabled	1bytes
mer 12:28: INFO    : 	9e	io_py_force_disabled	1bytes
mer 12:28: INFO    : 	9f	c_0	4bytes
mer 12:28: INFO    : 	a3	c_1_0	4bytes
mer 12:28: INFO    : 	a7	c_1_1	4bytes
mer 12:28: INFO    : 	ab	c_1_2	4bytes
mer 12:28: INFO    : 	af	c_1_3	4bytes
mer 12:28: INFO    : 	b3	c_1_4	4bytes
mer 12:28: INFO    : 	b7	c_2_0	4bytes
mer 12:28: INFO    : 	bb	c_2_1	4bytes
mer 12:28: INFO    : 	bf	c_2_2	4bytes
mer 12:28: INFO    : 	c3	c_2_3	4bytes
mer 12:28: INFO    : 	c7	c_2_4	4bytes
mer 12:28: INFO    : 	cb	c_3_0	4bytes
mer 12:28: INFO    : 	cf	c_3_1	4bytes
mer 12:28: INFO    : 	d3	c_3_2	4bytes
mer 12:28: INFO    : 	d7	c_3_3	4bytes
mer 12:28: INFO    : 	db	c_3_4	4bytes
mer 12:28: INFO    : 	df	io_ppresult_force_disabled	1bytes
mer 12:28: INFO    : 	e0	run_cycle_count	6bytes
mer 12:28: INFO    : 	e6	current_run_cycle_count	6bytes
mer 12:28: INFO    : 	ec	dbg_ctld_almost_empty	1bytes
mer 12:28: INFO    : 	ed	dbg_ctld_done	1bytes
mer 12:28: INFO    : 	ee	dbg_ctld_empty	1bytes
mer 12:28: INFO    : 	ef	dbg_ctld_read	1bytes
mer 12:28: INFO    : 	f0	dbg_ctld_read_pipe_dbg	3bytes
mer 12:28: INFO    : 	f3	dbg_ctld_request	1bytes
mer 12:28: INFO    : 	f4	dbg_done_out	1bytes
mer 12:28: INFO    : 	f5	dbg_fill_level	1bytes
mer 12:28: INFO    : 	f6	dbg_flush_level	1bytes
mer 12:28: INFO    : 	f7	dbg_flush_start	1bytes
mer 12:28: INFO    : 	f8	dbg_flush_start_level	1bytes
mer 12:28: INFO    : 	f9	dbg_flushing	1bytes
mer 12:28: INFO    : 	fa	dbg_full_level	1bytes
mer 12:28: INFO    : 	fb	dbg_out_stall	1bytes
mer 12:28: INFO    : 	fc	dbg_out_valid	1bytes
mer 12:28: INFO    : 	fd	dbg_stall_vector	1bytes
mer 12:28: INFO    : 	fe	MemoryControllerPro_Int_Enable_AND	1bytes
mer 12:28: INFO    : 	ff	MemoryControllerPro_Int_Disable_OR	1bytes
mer 12:28: INFO    : 	100	MemoryControllerPro_phy_init_done	1bytes
mer 12:28: INFO    : 	101	MemoryControllerPro_Arb_Control	1bytes
mer 12:28: INFO    : 	102	ifpga_ctrl	1bytes
mer 12:28: INFO    : 	103	SFA_FORWARD_EN	4bytes
mer 12:28: INFO    : Mapped register chain length = 263
mer 12:28: INFO    : Mapped memory report:
mer 12:28: INFO    : 	No mapped memories in this design.
mer 12:28: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
mer 12:28: INFO    : Running manager compiler graph-pass: GenerateSlicHostCode
mer 12:28: INFO    : Generating SLIC interface information
mer 12:28: INFO    : Generating SLIC code for interface 'writeLMem'
mer 12:28: INFO    : Creating CModeDramLinear instance for "write_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "read_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "dvv".
mer 12:28: INFO    : Creating CModeDramLinear instance for "p".
mer 12:28: INFO    : Creating CModeDramLinear instance for "pp".
mer 12:28: INFO    : Creating CModeDramLinear instance for "px".
mer 12:28: INFO    : Creating CModeDramLinear instance for "py".
mer 12:28: INFO    : Creating CModeDramLinear instance for "source_container".
mer 12:28: INFO    : Skipping blacklisted scalar parameter 'linearKernel.current_run_cycle_count'
mer 12:28: INFO    : Interface 'writeLMem' depends on parameter 'address'
mer 12:28: INFO    : Interface 'writeLMem' depends on parameter 'nbytes'
mer 12:28: INFO    : Generating SLIC code for interface 'readLMem'
mer 12:28: INFO    : Creating CModeDramLinear instance for "write_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "read_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "dvv".
mer 12:28: INFO    : Creating CModeDramLinear instance for "p".
mer 12:28: INFO    : Creating CModeDramLinear instance for "pp".
mer 12:28: INFO    : Creating CModeDramLinear instance for "px".
mer 12:28: INFO    : Creating CModeDramLinear instance for "py".
mer 12:28: INFO    : Creating CModeDramLinear instance for "source_container".
mer 12:28: INFO    : Skipping blacklisted scalar parameter 'linearKernel.current_run_cycle_count'
mer 12:28: INFO    : Interface 'readLMem' depends on parameter 'address'
mer 12:28: INFO    : Interface 'readLMem' depends on parameter 'nbytes'
mer 12:28: INFO    : Generating SLIC code for interface 'default'
mer 12:28: INFO    : Creating CModeDramLinear instance for "write_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "read_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "dvv".
mer 12:28: INFO    : Creating CModeDramLinear instance for "p".
mer 12:28: INFO    : Creating CModeDramLinear instance for "pp".
mer 12:28: INFO    : Creating CModeDramLinear instance for "px".
mer 12:28: INFO    : Creating CModeDramLinear instance for "py".
mer 12:28: INFO    : Creating CModeDramLinear instance for "source_container".
mer 12:28: INFO    : Skipping blacklisted scalar parameter 'linearKernel.current_run_cycle_count'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_0'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_0'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_1'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_2'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_3'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_4'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_0'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_1'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_2'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_3'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_4'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_0'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_1'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_2'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_3'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_4'
mer 12:28: INFO    : Interface 'default' depends on parameter 'size'
mer 12:28: INFO    : Interface 'default' depends on parameter 'stencilSize'
mer 12:28: INFO    : Generating XML description for Maxfile
mer 12:28: INFO    : Generating XML description for mode 'writeLMem'
mer 12:28: INFO    : Creating CModeDramLinear instance for "write_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "read_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "dvv".
mer 12:28: INFO    : Creating CModeDramLinear instance for "p".
mer 12:28: INFO    : Creating CModeDramLinear instance for "pp".
mer 12:28: INFO    : Creating CModeDramLinear instance for "px".
mer 12:28: INFO    : Creating CModeDramLinear instance for "py".
mer 12:28: INFO    : Creating CModeDramLinear instance for "source_container".
mer 12:28: INFO    : Skipping blacklisted scalar parameter 'linearKernel.current_run_cycle_count'
mer 12:28: INFO    : Interface 'writeLMem' depends on parameter 'address'
mer 12:28: INFO    : Interface 'writeLMem' depends on parameter 'nbytes'
mer 12:28: INFO    : Generating XML description for mode 'readLMem'
mer 12:28: INFO    : Creating CModeDramLinear instance for "write_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "read_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "dvv".
mer 12:28: INFO    : Creating CModeDramLinear instance for "p".
mer 12:28: INFO    : Creating CModeDramLinear instance for "pp".
mer 12:28: INFO    : Creating CModeDramLinear instance for "px".
mer 12:28: INFO    : Creating CModeDramLinear instance for "py".
mer 12:28: INFO    : Creating CModeDramLinear instance for "source_container".
mer 12:28: INFO    : Skipping blacklisted scalar parameter 'linearKernel.current_run_cycle_count'
mer 12:28: INFO    : Interface 'readLMem' depends on parameter 'address'
mer 12:28: INFO    : Interface 'readLMem' depends on parameter 'nbytes'
mer 12:28: INFO    : Generating XML description for mode 'default'
mer 12:28: INFO    : Creating CModeDramLinear instance for "write_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "read_lmem".
mer 12:28: INFO    : Creating CModeDramLinear instance for "dvv".
mer 12:28: INFO    : Creating CModeDramLinear instance for "p".
mer 12:28: INFO    : Creating CModeDramLinear instance for "pp".
mer 12:28: INFO    : Creating CModeDramLinear instance for "px".
mer 12:28: INFO    : Creating CModeDramLinear instance for "py".
mer 12:28: INFO    : Creating CModeDramLinear instance for "source_container".
mer 12:28: INFO    : Skipping blacklisted scalar parameter 'linearKernel.current_run_cycle_count'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_0'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_0'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_1'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_2'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_3'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_1_4'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_0'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_1'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_2'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_3'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_2_4'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_0'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_1'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_2'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_3'
mer 12:28: INFO    : Interface 'default' depends on parameter 'c_3_4'
mer 12:28: INFO    : Interface 'default' depends on parameter 'size'
mer 12:28: INFO    : Interface 'default' depends on parameter 'stencilSize'
mer 12:28: INFO    : Adding SLIC sections to the maxfile
mer 12:28: INFO    : Generating SLIC include file
mer 12:28: INFO    : Done generating SLIC interface information
mer 12:28: PROGRESS: Running back-end simulation build (3 phases)
mer 12:28: PROGRESS: (1/3) - Prepare MaxFile Data (GenerateMaxFileDataFile)
mer 12:28: INFO    : Build pass 'GenerateMaxFileDataFile' took 22.5710 ms.
mer 12:28: PROGRESS: (2/3) - Compile Simulation Modules (SimCompilePass)
mer 12:28: INFO    : Running command: make -j2
mer 12:28: INFO    : Checking for file hash changes...
mer 12:28: INFO    : Hash changed for file: '../../MaxCompilerDesignData.dat'
mer 12:28: INFO    : /opt/maxeler/maxcompiler/lib/gcc/bin/g++ -c -I/usr/include/x86_64-linux-gnu -fPIC -D__USE_XOPEN2K8 -O3  -I. -I/opt/maxeler/maxcompiler/lib/boost/include -I/opt/maxeler/maxcompiler/lib/maxeleros-sim/include -I/opt/maxeler/maxcompiler/lib/lwip_sim -I/opt/maxeler/maxcompiler/lib/lwip_sim/include -I/opt/maxeler/maxcompiler/lib/lwip_sim/include/arch -I/opt/maxeler/maxcompiler/lib/lwip_sim/include/ipv4  -DHAVE_KERNELS -DMAXFILE_INC="../../MaxCompilerDesignData.dat" -g0  -DSLIC_NO_DECLARATIONS   -O0 -DOPTIMIZATION_LEVEL=0 -x c++-header \
mer 12:28: INFO    : 		-o stdsimheader.h.gch/O0_stdsimheader.h.gch stdsimheader.h
mer 12:28: INFO    : /opt/maxeler/maxcompiler/lib/gcc/bin/g++ -c -I/usr/include/x86_64-linux-gnu -fPIC -D__USE_XOPEN2K8 -O3  -I. -I/opt/maxeler/maxcompiler/lib/boost/include -I/opt/maxeler/maxcompiler/lib/maxeleros-sim/include -I/opt/maxeler/maxcompiler/lib/lwip_sim -I/opt/maxeler/maxcompiler/lib/lwip_sim/include -I/opt/maxeler/maxcompiler/lib/lwip_sim/include/arch -I/opt/maxeler/maxcompiler/lib/lwip_sim/include/ipv4  -DHAVE_KERNELS -DMAXFILE_INC="../../MaxCompilerDesignData.dat" -g0  -DSLIC_NO_DECLARATIONS   -fno-implicit-templates -O2 -DOPTIMIZATION_LEVEL=2 -x c++-header \
mer 12:28: INFO    : 		-o stdsimheader.h.gch/NoTplInst_O2_stdsimheader.h.gch stdsimheader.h
mer 12:28: INFO    : make CpuMain.so
mer 12:28: INFO    : make[1]: Entering directory `/home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM/scratch/software-sim/build'
mer 12:28: INFO    : /opt/maxeler/maxcompiler/lib/gcc/bin/g++ -c -I/usr/include/x86_64-linux-gnu -fPIC -D__USE_XOPEN2K8 -O3  -I. -I/opt/maxeler/maxcompiler/lib/boost/include -I/opt/maxeler/maxcompiler/lib/maxeleros-sim/include -I/opt/maxeler/maxcompiler/lib/lwip_sim -I/opt/maxeler/maxcompiler/lib/lwip_sim/include -I/opt/maxeler/maxcompiler/lib/lwip_sim/include/arch -I/opt/maxeler/maxcompiler/lib/lwip_sim/include/ipv4  -DHAVE_KERNELS -DMAXFILE_INC="../../MaxCompilerDesignData.dat" -g0  -DSLIC_NO_DECLARATIONS   -O0 -DOPTIMIZATION_LEVEL=0 -o objdir/max_msi.O0.o max_msi.cpp
mer 12:28: INFO    : /opt/maxeler/maxcompiler/lib/gcc/bin/g++ -I/usr/include/x86_64-linux-gnu -fPIC -D__USE_XOPEN2K8 -O3  -I. -I/opt/maxeler/maxcompiler/lib/boost/include -I/opt/maxeler/maxcompiler/lib/maxeleros-sim/include -I/opt/maxeler/maxcompiler/lib/lwip_sim -I/opt/maxeler/maxcompiler/lib/lwip_sim/include -I/opt/maxeler/maxcompiler/lib/lwip_sim/include/arch -I/opt/maxeler/maxcompiler/lib/lwip_sim/include/ipv4  -DHAVE_KERNELS -DMAXFILE_INC="../../MaxCompilerDesignData.dat" -g0  -DSLIC_NO_DECLARATIONS   -MM -MP -MT objdir/max_msi.O0.o \
mer 12:28: INFO    : 		max_msi.cpp > objdir/max_msi.O0.d
mer 12:28: INFO    : /opt/maxeler/maxcompiler/lib/gcc/bin/g++ -fPIC -shared -B/usr/lib/x86_64-linux-gnu -L/opt/maxeler/maxcompiler/lib/boost/lib -lboost_thread -lboost_system -lboost_filesystem -lrt -pthread -O2 -s  -o CpuMain.so objdir/linearKernel_exec0.NoTplInst.O2.o objdir/linearKernel.O0.o objdir/linearKernel_Templates.O2.o objdir/max_msi.O0.o StructToGroupDummy.o Mux.o DualAspectMux.o Demux.o Fanout.o CapRegs.o IFPGARegs.o ChecksumMem.o PCIe.o KernelManagerBlockSync.o DualAspectReg.o PullPushAdapter.o FilePullSource.o max_shared_fifo.o SharedFIFO.o Fifos.o FilePushSink.o SimTerminator.o Watch.o StreamStatus.o RunLengthExpander.o ManagerBlock.o MappedElements.o ManagerSync.o PullSync.o PushSync.o DynamicVarUInt.o SimException.o DebugStreams.o AddressGenerator.o MemoryControllerPro.o MemoryControllerRAM.o MemoryControllerCommand.o MemoryControllerStreams.o MemoryControllerConfig.o TCP.o Ethernet.o Timestamp.o /opt/maxeler/maxcompiler/lib/lwip_sim/lib/liblwip.a
mer 12:28: INFO    : make[1]: Leaving directory `/home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM/scratch/software-sim/build'
mer 12:28: INFO    : Build pass 'SimCompilePass' took 9.87562 s.
mer 12:28: PROGRESS: (3/3) - Generate MaxFile (AddSimObjectToMaxFilePass)
mer 12:28: INFO    : Build pass 'AddSimObjectToMaxFilePass' took 1.58306 s.
mer 12:28: INFO    : Final result files after build: 
mer 12:28: INFO    : Running command: ln -sf "../scratch/linearKernel_Configuration.txt"
mer 12:28: INFO    : linearKernel_Configuration.txt (BuildFile)
mer 12:28: INFO    : Running command: ln -sf "../scratch/linearKernel_NodeDiary.txt"
mer 12:28: INFO    : linearKernel_NodeDiary.txt (BuildFile)
mer 12:28: INFO    : Running command: ln -sf "../scratch/CpuMain.xml"
mer 12:28: INFO    : CpuMain.xml (BuildFile)
mer 12:28: INFO    : Running command: ln -sf "../scratch/CpuMain.h"
mer 12:28: INFO    : CpuMain.h (BuildFileSlicH)
mer 12:28: INFO    : Running command: ln -sf "../scratch/CpuMain.max"
mer 12:28: INFO    : CpuMain.max (BuildFileMaxFile)
mer 12:28: PROGRESS: MaxFile: /home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/Simulation/maxfiles/CpuMain_VECTIS_DFE_SIM/results/CpuMain.max (MD5Sum: dbdae27da2dce5ea5409332a96e9cd17)
mer 12:28: INFO    : Waiting for any outstanding jobs to finish... 
mer 12:28: PROGRESS: Build completed: Wed Jun 12 12:28:42 CEST 2013 (took 13 secs)
