; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@__cudart_i2opi_f = internal unnamed_addr addrspace(1) constant [6 x i32] [i32 1011060801, i32 -614296167, i32 -181084736, i32 -64530479, i32 1313084713, i32 -1560706194], align 4

define void @triton_poi_fused_mul_sin_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %result.i.i.i.i = alloca [7 x i32], align 4
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !10
  %5 = shl i32 %4, 7, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 127, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = icmp slt i32 %8, 256, !dbg !14
  %10 = sext i32 %8 to i64, !dbg !15
  %11 = getelementptr float, ptr addrspace(1) %0, i64 %10, !dbg !15
  %12 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %11, i1 %9) #4, !dbg !16
  %13 = bitcast i32 %12 to float, !dbg !16
  %14 = fmul float %13, 3.000000e+01, !dbg !17
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %result.i.i.i.i), !dbg !18
  %15 = fmul float %14, 0x3FE45F3060000000, !dbg !18
  %16 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not.i = icmp eq i32 %16, 0, !dbg !18
  %17 = tail call i32 @llvm.nvvm.f2i.rn.ftz(float %15) #4, !dbg !18
  %18 = tail call i32 @llvm.nvvm.f2i.rn(float %15) #4, !dbg !18
  %.01.i = select i1 %.not.i, i32 %18, i32 %17, !dbg !18
  %19 = sitofp i32 %.01.i to float, !dbg !18
  %20 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not15.i = icmp eq i32 %20, 0, !dbg !18
  %21 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %19, float 0xBFF921FB40000000, float %14) #4, !dbg !18
  %22 = tail call float @llvm.nvvm.fma.rn.f(float %19, float 0xBFF921FB40000000, float %14) #4, !dbg !18
  %.02.i = select i1 %.not15.i, float %22, float %21, !dbg !18
  %23 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not16.i = icmp eq i32 %23, 0, !dbg !18
  %24 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %19, float 0xBE74442D00000000, float %.02.i) #4, !dbg !18
  %25 = tail call float @llvm.nvvm.fma.rn.f(float %19, float 0xBE74442D00000000, float %.02.i) #4, !dbg !18
  %.03.i = select i1 %.not16.i, float %25, float %24, !dbg !18
  %26 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not17.i = icmp eq i32 %26, 0, !dbg !18
  %27 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %19, float 0xBCF84698A0000000, float %.03.i) #4, !dbg !18
  %28 = tail call float @llvm.nvvm.fma.rn.f(float %19, float 0xBCF84698A0000000, float %.03.i) #4, !dbg !18
  %.04.i = select i1 %.not17.i, float %28, float %27, !dbg !18
  %29 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not18.i = icmp eq i32 %29, 0, !dbg !18
  %30 = tail call float @llvm.nvvm.fabs.ftz.f(float %14) #4, !dbg !18
  %31 = tail call float @llvm.nvvm.fabs.f(float %14) #4, !dbg !18
  %.06.i = select i1 %.not18.i, float %31, float %30, !dbg !18
  %32 = fcmp ult float %.06.i, 1.056150e+05, !dbg !18
  br i1 %32, label %__internal_trig_reduction_kernel.exit.i.i, label %__nv_isinff.exit.i.i.i, !dbg !18

__nv_isinff.exit.i.i.i:                           ; preds = %3
  %33 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not19.i = icmp eq i32 %33, 0, !dbg !18
  %.07.i = select i1 %.not19.i, float %31, float %30, !dbg !18
  %34 = fcmp oeq float %.07.i, 0x7FF0000000000000, !dbg !18
  br i1 %34, label %__nv_fmul_rn.exit.i.i.i, label %38, !dbg !18

__nv_fmul_rn.exit.i.i.i:                          ; preds = %__nv_isinff.exit.i.i.i
  %35 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not27.i = icmp eq i32 %35, 0, !dbg !18
  %36 = tail call float @llvm.nvvm.mul.rn.ftz.f(float %14, float 0.000000e+00) #4, !dbg !18
  %37 = tail call float @llvm.nvvm.mul.rn.f(float %14, float 0.000000e+00) #4, !dbg !18
  %.08.i = select i1 %.not27.i, float %37, float %36, !dbg !18
  br label %__internal_trig_reduction_kernel.exit.i.i, !dbg !18

38:                                               ; preds = %__nv_isinff.exit.i.i.i
  %39 = bitcast float %14 to i32, !dbg !18
  %40 = lshr i32 %39, 23, !dbg !18
  %41 = and i32 %40, 224, !dbg !18
  %42 = add nsw i32 %41, -128, !dbg !18
  %43 = shl i32 %39, 8, !dbg !18
  %44 = or i32 %43, -2147483648, !dbg !18
  %45 = lshr exact i32 %42, 5, !dbg !18
  br label %46, !dbg !18

46:                                               ; preds = %38, %46
  %indvars.iv = phi i64 [ 0, %38 ], [ %indvars.iv.next, %46 ]
  %hi.i.i.i.0.i1 = phi i32 [ 0, %38 ], [ %51, %46 ]
  %47 = getelementptr inbounds [6 x i32], ptr addrspace(1) @__cudart_i2opi_f, i64 0, i64 %indvars.iv, !dbg !18
  %48 = load i32, ptr addrspace(1) %47, align 4, !dbg !18
  %49 = tail call { i32, i32 } asm "{\0A\09mad.lo.cc.u32   $0, $2, $3, $4;\0A\09madc.hi.u32     $1, $2, $3,  0;\0A\09}", "=r,=r,r,r,r"(i32 %48, i32 %44, i32 %hi.i.i.i.0.i1) #5, !dbg !18, !srcloc !19
  %50 = extractvalue { i32, i32 } %49, 0, !dbg !18
  %51 = extractvalue { i32, i32 } %49, 1, !dbg !18
  %52 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %indvars.iv, !dbg !18
  store i32 %50, ptr %52, align 4, !dbg !18
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !18
  %exitcond.not = icmp eq i64 %indvars.iv.next, 6, !dbg !18
  br i1 %exitcond.not, label %53, label %46, !dbg !18, !llvm.loop !20

53:                                               ; preds = %46
  %54 = getelementptr inbounds i8, ptr %result.i.i.i.i, i64 24, !dbg !18
  store i32 %51, ptr %54, align 4, !dbg !18
  %55 = and i32 %40, 31, !dbg !18
  %56 = sub nsw i32 6, %45, !dbg !18
  %57 = sext i32 %56 to i64, !dbg !18
  %58 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %57, !dbg !18
  %59 = load i32, ptr %58, align 4, !dbg !18
  %60 = sub nsw i32 5, %45, !dbg !18
  %61 = sext i32 %60 to i64, !dbg !18
  %62 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %61, !dbg !18
  %63 = load i32, ptr %62, align 4, !dbg !18
  %.not20.i = icmp eq i32 %55, 0, !dbg !18
  br i1 %.not20.i, label %__internal_trig_reduction_slowpath.exit.i.i.i, label %64, !dbg !18

64:                                               ; preds = %53
  %65 = sub nsw i32 4, %45, !dbg !18
  %66 = sub nuw nsw i32 32, %55, !dbg !18
  %67 = shl i32 %59, %55, !dbg !18
  %68 = lshr i32 %63, %66, !dbg !18
  %69 = add i32 %68, %67, !dbg !18
  %70 = shl i32 %63, %55, !dbg !18
  %71 = sext i32 %65 to i64, !dbg !18
  %72 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %71, !dbg !18
  %73 = load i32, ptr %72, align 4, !dbg !18
  %74 = lshr i32 %73, %66, !dbg !18
  %75 = add i32 %74, %70, !dbg !18
  br label %__internal_trig_reduction_slowpath.exit.i.i.i, !dbg !18

__internal_trig_reduction_slowpath.exit.i.i.i:    ; preds = %64, %53
  %hi.i.i.i.1.i = phi i32 [ %69, %64 ], [ %59, %53 ], !dbg !18
  %lo.i.i.i.0.i = phi i32 [ %75, %64 ], [ %63, %53 ], !dbg !18
  %76 = lshr i32 %hi.i.i.i.1.i, 30, !dbg !18
  %77 = tail call i32 @llvm.fshl.i32(i32 %hi.i.i.i.1.i, i32 %lo.i.i.i.0.i, i32 2), !dbg !18
  %78 = shl i32 %lo.i.i.i.0.i, 2, !dbg !18
  %79 = lshr i32 %77, 31, !dbg !18
  %80 = add nuw nsw i32 %79, %76, !dbg !18
  %81 = sub nsw i32 0, %80, !dbg !18
  %.not2123.i = icmp slt i32 %39, 0, !dbg !18
  %spec.select.i = select i1 %.not2123.i, i32 %81, i32 %80, !dbg !18
  %82 = xor i32 %77, %39, !dbg !18
  %.lobit.i = ashr i32 %77, 31, !dbg !18
  %hi.i.i.i.2.i = xor i32 %.lobit.i, %77, !dbg !18
  %lo.i.i.i.1.i = xor i32 %.lobit.i, %78, !dbg !18
  %83 = zext i32 %hi.i.i.i.2.i to i64, !dbg !18
  %84 = shl nuw i64 %83, 32, !dbg !18
  %85 = zext i32 %lo.i.i.i.1.i to i64, !dbg !18
  %86 = or disjoint i64 %84, %85, !dbg !18
  %87 = sitofp i64 %86 to double, !dbg !18
  %88 = fmul double %87, 0x3BF921FB54442D19, !dbg !18
  %89 = fptrunc double %88 to float, !dbg !18
  %90 = fneg float %89, !dbg !18
  %.not2526.i = icmp slt i32 %82, 0, !dbg !18
  %r.i.i.i.0.i = select i1 %.not2526.i, float %90, float %89, !dbg !18
  br label %__internal_trig_reduction_kernel.exit.i.i, !dbg !18

__internal_trig_reduction_kernel.exit.i.i:        ; preds = %__internal_trig_reduction_slowpath.exit.i.i.i, %__nv_fmul_rn.exit.i.i.i, %3
  %i.i.1.i = phi i32 [ %.01.i, %3 ], [ 0, %__nv_fmul_rn.exit.i.i.i ], [ %spec.select.i, %__internal_trig_reduction_slowpath.exit.i.i.i ], !dbg !18
  %t.i.i.1.i = phi float [ %.04.i, %3 ], [ %.08.i, %__nv_fmul_rn.exit.i.i.i ], [ %r.i.i.i.0.i, %__internal_trig_reduction_slowpath.exit.i.i.i ], !dbg !18
  %91 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not28.i = icmp eq i32 %91, 0, !dbg !18
  %92 = tail call float @llvm.nvvm.mul.rn.ftz.f(float %t.i.i.1.i, float %t.i.i.1.i) #4, !dbg !18
  %93 = tail call float @llvm.nvvm.mul.rn.f(float %t.i.i.1.i, float %t.i.i.1.i) #4, !dbg !18
  %.011.i = select i1 %.not28.i, float %93, float %92, !dbg !18
  %94 = and i32 %i.i.1.i, 1, !dbg !18
  %.not29.i = icmp eq i32 %94, 0, !dbg !18
  %95 = select i1 %.not29.i, float %t.i.i.1.i, float 1.000000e+00, !dbg !18
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not30.i = icmp eq i32 %96, 0, !dbg !18
  %97 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %95, float 0.000000e+00) #4, !dbg !18
  %98 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %95, float 0.000000e+00) #4, !dbg !18
  %.012.i = select i1 %.not30.i, float %98, float %97, !dbg !18
  br i1 %.not29.i, label %__internal_fmad.exit2.i.i.i, label %__internal_fmad.exit1.i.i.i, !dbg !18

__internal_fmad.exit1.i.i.i:                      ; preds = %__internal_trig_reduction_kernel.exit.i.i
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not31.i = icmp eq i32 %99, 0, !dbg !18
  %100 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3EF9758000000000, float %.011.i, float 0xBF56C0FDA0000000) #4, !dbg !18
  %101 = tail call float @llvm.nvvm.fma.rn.f(float 0x3EF9758000000000, float %.011.i, float 0xBF56C0FDA0000000) #4, !dbg !18
  %.013.i = select i1 %.not31.i, float %101, float %100, !dbg !18
  br label %__internal_fmad.exit2.i.i.i, !dbg !18

__internal_fmad.exit2.i.i.i:                      ; preds = %__internal_fmad.exit1.i.i.i, %__internal_trig_reduction_kernel.exit.i.i
  %102 = phi float [ 0xBFDFFFFFE0000000, %__internal_fmad.exit1.i.i.i ], [ 0xBFC5555500000000, %__internal_trig_reduction_kernel.exit.i.i ], !dbg !18
  %103 = phi float [ 0x3FA5555760000000, %__internal_fmad.exit1.i.i.i ], [ 0x3F8110BC80000000, %__internal_trig_reduction_kernel.exit.i.i ], !dbg !18
  %104 = phi float [ %.013.i, %__internal_fmad.exit1.i.i.i ], [ 0xBF29A82A60000000, %__internal_trig_reduction_kernel.exit.i.i ], !dbg !18
  %105 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not32.i = icmp eq i32 %105, 0, !dbg !18
  %106 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %104, float %.011.i, float %103) #4, !dbg !18
  %107 = tail call float @llvm.nvvm.fma.rn.f(float %104, float %.011.i, float %103) #4, !dbg !18
  %.010.i = select i1 %.not32.i, float %107, float %106, !dbg !18
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not33.i = icmp eq i32 %108, 0, !dbg !18
  %109 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %.011.i, float %102) #4, !dbg !18
  %110 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %.011.i, float %102) #4, !dbg !18
  %.09.i = select i1 %.not33.i, float %110, float %109, !dbg !18
  %111 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not34.i = icmp eq i32 %111, 0, !dbg !18
  %112 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.012.i, float %95) #4, !dbg !18
  %113 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.012.i, float %95) #4, !dbg !18
  %.05.i = select i1 %.not34.i, float %113, float %112, !dbg !18
  %114 = and i32 %i.i.1.i, 2, !dbg !18
  %.not35.i = icmp eq i32 %114, 0, !dbg !18
  br i1 %.not35.i, label %__nv_sinf.exit, label %__internal_fmad.exit5.i.i.i, !dbg !18

__internal_fmad.exit5.i.i.i:                      ; preds = %__internal_fmad.exit2.i.i.i
  %115 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !18
  %.not36.i = icmp eq i32 %115, 0, !dbg !18
  %116 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float -1.000000e+00, float 0.000000e+00) #4, !dbg !18
  %117 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float -1.000000e+00, float 0.000000e+00) #4, !dbg !18
  %.0.i = select i1 %.not36.i, float %117, float %116, !dbg !18
  br label %__nv_sinf.exit, !dbg !18

__nv_sinf.exit:                                   ; preds = %__internal_fmad.exit2.i.i.i, %__internal_fmad.exit5.i.i.i
  %z.i.i.0.i = phi float [ %.0.i, %__internal_fmad.exit5.i.i.i ], [ %.05.i, %__internal_fmad.exit2.i.i.i ], !dbg !18
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %result.i.i.i.i), !dbg !18
  %118 = getelementptr float, ptr addrspace(1) %1, i64 %10, !dbg !22
  %119 = bitcast float %z.i.i.0.i to i32, !dbg !23
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %119, ptr addrspace(1) %118, i1 %9) #4, !dbg !23
  ret void, !dbg !24
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.nvvm.f2i.rn.ftz(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.nvvm.f2i.rn(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.mul.rn.ftz.f(float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.mul.rn.f(float, float) #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.fshl.i32(i32, i32, i32) #2

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #4 = { nounwind }
attributes #5 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cslcd76vpj4lvvprnverto2mj5aki7k25xi3rccwyipv3ak6b7pc.py", directory: "inductor_cache/sl")
!4 = !{ptr @triton_poi_fused_mul_sin_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_mul_sin_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_mul_sin_0", linkageName: "triton_poi_fused_mul_sin_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 30, scope: !7)
!16 = !DILocation(line: 25, column: 35, scope: !7)
!17 = !DILocation(line: 27, column: 18, scope: !7)
!18 = !DILocation(line: 28, column: 23, scope: !7)
!19 = !{i32 30999, i32 31003, i32 31048, i32 31093}
!20 = distinct !{!20, !21}
!21 = !{!"llvm.loop.unroll.count", i32 1}
!22 = !DILocation(line: 29, column: 25, scope: !7)
!23 = !DILocation(line: 29, column: 36, scope: !7)
!24 = !DILocation(line: 29, column: 4, scope: !7)
