{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 02:52:21 2015 " "Info: Processing started: Wed Apr 08 02:52:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "REG8:\\mem:15:reg8Low\|Q\[0\] ADDR\[3\] CLK 6.819 ns register " "Info: tsu for register \"REG8:\\mem:15:reg8Low\|Q\[0\]\" (data pin = \"ADDR\[3\]\", clock pin = \"CLK\") is 6.819 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.525 ns + Longest pin register " "Info: + Longest pin to register delay is 9.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ADDR\[3\] 1 PIN PIN_D12 68 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D12; Fanout = 68; PIN Node = 'ADDR\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.776 ns) + CELL(0.438 ns) 7.054 ns writing\[7\]~0 2 COMB LCCOMB_X22_Y30_N24 4 " "Info: 2: + IC(5.776 ns) + CELL(0.438 ns) = 7.054 ns; Loc. = LCCOMB_X22_Y30_N24; Fanout = 4; COMB Node = 'writing\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { ADDR[3] writing[7]~0 } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 7.599 ns writing\[15\]~13 3 COMB LCCOMB_X22_Y30_N12 16 " "Info: 3: + IC(0.270 ns) + CELL(0.275 ns) = 7.599 ns; Loc. = LCCOMB_X22_Y30_N12; Fanout = 16; COMB Node = 'writing\[15\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { writing[7]~0 writing[15]~13 } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.660 ns) 9.525 ns REG8:\\mem:15:reg8Low\|Q\[0\] 4 REG LCFF_X25_Y29_N19 1 " "Info: 4: + IC(1.266 ns) + CELL(0.660 ns) = 9.525 ns; Loc. = LCFF_X25_Y29_N19; Fanout = 1; REG Node = 'REG8:\\mem:15:reg8Low\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { writing[15]~13 REG8:\mem:15:reg8Low|Q[0] } "NODE_NAME" } } { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 23.23 % ) " "Info: Total cell delay = 2.213 ns ( 23.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.312 ns ( 76.77 % ) " "Info: Total interconnect delay = 7.312 ns ( 76.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.525 ns" { ADDR[3] writing[7]~0 writing[15]~13 REG8:\mem:15:reg8Low|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.525 ns" { ADDR[3] {} ADDR[3]~combout {} writing[7]~0 {} writing[15]~13 {} REG8:\mem:15:reg8Low|Q[0] {} } { 0.000ns 0.000ns 5.776ns 0.270ns 1.266ns } { 0.000ns 0.840ns 0.438ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 256 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 256; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns REG8:\\mem:15:reg8Low\|Q\[0\] 3 REG LCFF_X25_Y29_N19 1 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X25_Y29_N19; Fanout = 1; REG Node = 'REG8:\\mem:15:reg8Low\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLK~clkctrl REG8:\mem:15:reg8Low|Q[0] } "NODE_NAME" } } { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK CLK~clkctrl REG8:\mem:15:reg8Low|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG8:\mem:15:reg8Low|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.525 ns" { ADDR[3] writing[7]~0 writing[15]~13 REG8:\mem:15:reg8Low|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.525 ns" { ADDR[3] {} ADDR[3]~combout {} writing[7]~0 {} writing[15]~13 {} REG8:\mem:15:reg8Low|Q[0] {} } { 0.000ns 0.000ns 5.776ns 0.270ns 1.266ns } { 0.000ns 0.840ns 0.438ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK CLK~clkctrl REG8:\mem:15:reg8Low|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG8:\mem:15:reg8Low|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DOUT\[0\] REG8:\\mem:0:reg8Low\|Q\[0\] 11.982 ns register " "Info: tco from clock \"CLK\" to destination pin \"DOUT\[0\]\" through register \"REG8:\\mem:0:reg8Low\|Q\[0\]\" is 11.982 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.660 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 256 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 256; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns REG8:\\mem:0:reg8Low\|Q\[0\] 3 REG LCFF_X23_Y28_N11 1 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X23_Y28_N11; Fanout = 1; REG Node = 'REG8:\\mem:0:reg8Low\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { CLK~clkctrl REG8:\mem:0:reg8Low|Q[0] } "NODE_NAME" } } { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLK CLK~clkctrl REG8:\mem:0:reg8Low|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG8:\mem:0:reg8Low|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.072 ns + Longest register pin " "Info: + Longest register to pin delay is 9.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG8:\\mem:0:reg8Low\|Q\[0\] 1 REG LCFF_X23_Y28_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y28_N11; Fanout = 1; REG Node = 'REG8:\\mem:0:reg8Low\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8:\mem:0:reg8Low|Q[0] } "NODE_NAME" } } { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.419 ns) 1.207 ns DOUT\[0\]~19 2 COMB LCCOMB_X23_Y29_N26 1 " "Info: 2: + IC(0.788 ns) + CELL(0.419 ns) = 1.207 ns; Loc. = LCCOMB_X23_Y29_N26; Fanout = 1; COMB Node = 'DOUT\[0\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { REG8:\mem:0:reg8Low|Q[0] DOUT[0]~19 } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.438 ns) 2.381 ns DOUT\[0\]~20 3 COMB LCCOMB_X23_Y28_N8 1 " "Info: 3: + IC(0.736 ns) + CELL(0.438 ns) = 2.381 ns; Loc. = LCCOMB_X23_Y28_N8; Fanout = 1; COMB Node = 'DOUT\[0\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { DOUT[0]~19 DOUT[0]~20 } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.438 ns) 3.742 ns DOUT\[0\]\$latch~7 4 COMB LCCOMB_X21_Y29_N26 1 " "Info: 4: + IC(0.923 ns) + CELL(0.438 ns) = 3.742 ns; Loc. = LCCOMB_X21_Y29_N26; Fanout = 1; COMB Node = 'DOUT\[0\]\$latch~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { DOUT[0]~20 DOUT[0]$latch~7 } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.437 ns) 4.865 ns DOUT\[0\]\$latch 5 COMB LCCOMB_X21_Y29_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.437 ns) = 4.865 ns; Loc. = LCCOMB_X21_Y29_N4; Fanout = 1; COMB Node = 'DOUT\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { DOUT[0]$latch~7 DOUT[0]$latch } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(2.798 ns) 9.072 ns DOUT\[0\] 6 PIN PIN_C8 0 " "Info: 6: + IC(1.409 ns) + CELL(2.798 ns) = 9.072 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'DOUT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { DOUT[0]$latch DOUT[0] } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.530 ns ( 49.93 % ) " "Info: Total cell delay = 4.530 ns ( 49.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.542 ns ( 50.07 % ) " "Info: Total interconnect delay = 4.542 ns ( 50.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.072 ns" { REG8:\mem:0:reg8Low|Q[0] DOUT[0]~19 DOUT[0]~20 DOUT[0]$latch~7 DOUT[0]$latch DOUT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.072 ns" { REG8:\mem:0:reg8Low|Q[0] {} DOUT[0]~19 {} DOUT[0]~20 {} DOUT[0]$latch~7 {} DOUT[0]$latch {} DOUT[0] {} } { 0.000ns 0.788ns 0.736ns 0.923ns 0.686ns 1.409ns } { 0.000ns 0.419ns 0.438ns 0.438ns 0.437ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLK CLK~clkctrl REG8:\mem:0:reg8Low|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG8:\mem:0:reg8Low|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.072 ns" { REG8:\mem:0:reg8Low|Q[0] DOUT[0]~19 DOUT[0]~20 DOUT[0]$latch~7 DOUT[0]$latch DOUT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.072 ns" { REG8:\mem:0:reg8Low|Q[0] {} DOUT[0]~19 {} DOUT[0]~20 {} DOUT[0]$latch~7 {} DOUT[0]$latch {} DOUT[0] {} } { 0.000ns 0.788ns 0.736ns 0.923ns 0.686ns 1.409ns } { 0.000ns 0.419ns 0.438ns 0.438ns 0.437ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ADDR\[1\] DOUT\[0\] 15.228 ns Longest " "Info: Longest tpd from source pin \"ADDR\[1\]\" to destination pin \"DOUT\[0\]\" is 15.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ADDR\[1\] 1 PIN PIN_B9 82 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B9; Fanout = 82; PIN Node = 'ADDR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.075 ns) + CELL(0.438 ns) 7.363 ns DOUT\[0\]~19 2 COMB LCCOMB_X23_Y29_N26 1 " "Info: 2: + IC(6.075 ns) + CELL(0.438 ns) = 7.363 ns; Loc. = LCCOMB_X23_Y29_N26; Fanout = 1; COMB Node = 'DOUT\[0\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.513 ns" { ADDR[1] DOUT[0]~19 } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.438 ns) 8.537 ns DOUT\[0\]~20 3 COMB LCCOMB_X23_Y28_N8 1 " "Info: 3: + IC(0.736 ns) + CELL(0.438 ns) = 8.537 ns; Loc. = LCCOMB_X23_Y28_N8; Fanout = 1; COMB Node = 'DOUT\[0\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { DOUT[0]~19 DOUT[0]~20 } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.438 ns) 9.898 ns DOUT\[0\]\$latch~7 4 COMB LCCOMB_X21_Y29_N26 1 " "Info: 4: + IC(0.923 ns) + CELL(0.438 ns) = 9.898 ns; Loc. = LCCOMB_X21_Y29_N26; Fanout = 1; COMB Node = 'DOUT\[0\]\$latch~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { DOUT[0]~20 DOUT[0]$latch~7 } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.437 ns) 11.021 ns DOUT\[0\]\$latch 5 COMB LCCOMB_X21_Y29_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.437 ns) = 11.021 ns; Loc. = LCCOMB_X21_Y29_N4; Fanout = 1; COMB Node = 'DOUT\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { DOUT[0]$latch~7 DOUT[0]$latch } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(2.798 ns) 15.228 ns DOUT\[0\] 6 PIN PIN_C8 0 " "Info: 6: + IC(1.409 ns) + CELL(2.798 ns) = 15.228 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'DOUT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { DOUT[0]$latch DOUT[0] } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.399 ns ( 35.45 % ) " "Info: Total cell delay = 5.399 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.829 ns ( 64.55 % ) " "Info: Total interconnect delay = 9.829 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.228 ns" { ADDR[1] DOUT[0]~19 DOUT[0]~20 DOUT[0]$latch~7 DOUT[0]$latch DOUT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.228 ns" { ADDR[1] {} ADDR[1]~combout {} DOUT[0]~19 {} DOUT[0]~20 {} DOUT[0]$latch~7 {} DOUT[0]$latch {} DOUT[0] {} } { 0.000ns 0.000ns 6.075ns 0.736ns 0.923ns 0.686ns 1.409ns } { 0.000ns 0.850ns 0.438ns 0.438ns 0.438ns 0.437ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG8:\\mem:0:reg8High\|Q\[6\] DIN\[14\] CLK -3.032 ns register " "Info: th for register \"REG8:\\mem:0:reg8High\|Q\[6\]\" (data pin = \"DIN\[14\]\", clock pin = \"CLK\") is -3.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.690 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 256 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 256; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns REG8:\\mem:0:reg8High\|Q\[6\] 3 REG LCFF_X27_Y32_N9 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X27_Y32_N9; Fanout = 1; REG Node = 'REG8:\\mem:0:reg8High\|Q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { CLK~clkctrl REG8:\mem:0:reg8High|Q[6] } "NODE_NAME" } } { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLK CLK~clkctrl REG8:\mem:0:reg8High|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG8:\mem:0:reg8High|Q[6] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.988 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns DIN\[14\] 1 PIN PIN_J10 16 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 16; PIN Node = 'DIN\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[14] } "NODE_NAME" } } { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.875 ns) + CELL(0.149 ns) 5.904 ns REG8:\\mem:0:reg8High\|Q\[6\]~feeder 2 COMB LCCOMB_X27_Y32_N8 1 " "Info: 2: + IC(4.875 ns) + CELL(0.149 ns) = 5.904 ns; Loc. = LCCOMB_X27_Y32_N8; Fanout = 1; COMB Node = 'REG8:\\mem:0:reg8High\|Q\[6\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.024 ns" { DIN[14] REG8:\mem:0:reg8High|Q[6]~feeder } "NODE_NAME" } } { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.988 ns REG8:\\mem:0:reg8High\|Q\[6\] 3 REG LCFF_X27_Y32_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.988 ns; Loc. = LCFF_X27_Y32_N9; Fanout = 1; REG Node = 'REG8:\\mem:0:reg8High\|Q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { REG8:\mem:0:reg8High|Q[6]~feeder REG8:\mem:0:reg8High|Q[6] } "NODE_NAME" } } { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.113 ns ( 18.59 % ) " "Info: Total cell delay = 1.113 ns ( 18.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.875 ns ( 81.41 % ) " "Info: Total interconnect delay = 4.875 ns ( 81.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { DIN[14] REG8:\mem:0:reg8High|Q[6]~feeder REG8:\mem:0:reg8High|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.988 ns" { DIN[14] {} DIN[14]~combout {} REG8:\mem:0:reg8High|Q[6]~feeder {} REG8:\mem:0:reg8High|Q[6] {} } { 0.000ns 0.000ns 4.875ns 0.000ns } { 0.000ns 0.880ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLK CLK~clkctrl REG8:\mem:0:reg8High|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG8:\mem:0:reg8High|Q[6] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { DIN[14] REG8:\mem:0:reg8High|Q[6]~feeder REG8:\mem:0:reg8High|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.988 ns" { DIN[14] {} DIN[14]~combout {} REG8:\mem:0:reg8High|Q[6]~feeder {} REG8:\mem:0:reg8High|Q[6] {} } { 0.000ns 0.000ns 4.875ns 0.000ns } { 0.000ns 0.880ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 02:52:25 2015 " "Info: Processing ended: Wed Apr 08 02:52:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
