```verilog
module edge_detect (
    input wire clk,
    input wire rst_n, 
    input wire a,
    output reg rise,
    output reg down
);

reg prev_a;

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        rise <= 0;
        down <= 0;
        prev_a <= 0;
    end else begin
        if (a && !prev_a)
            rise <= 1;
        else
            rise <= 0;
        
        if (!a && prev_a)
            down <= 1;
        else
            down <= 0;
        
        prev_a <= a;
    end
end

endmodule
```