###############################################################
#  Generated by:      Cadence Tempus 21.17-s077_1
#  OS:                Linux x86_64(Host ID c2s)
#  Generated on:      Fri Jul 12 16:15:13 2024
#  Design:            single_port_ram
#  Command:           report_timing -late   -max_paths 50 -nworst 1 -path_group clk  > ${reportDir}/sck_setup.rpt
###############################################################
Path 1: MET Setup Check with Pin ram_1/dataOut_reg[4]/CP 
Endpoint:   ram_1/dataOut_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.977
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.535  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.344  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   10.968  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.186  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266  10.668   11.452  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.204  10.872   11.656  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.678  11.549   12.334  
      ram_1/g3688__6131     A2 ^ -> ZN v    aoi22d1   0.161  11.710   12.495  
      ram_1/g3486__1617     A4 v -> ZN ^    nd04d1    0.411  12.121   12.905  
      ram_1/g3413__3680     B ^ -> Z ^      aor211d1  0.215  12.336   13.121  
      ram_1/FE_PHC17_n_276  I ^ -> Z ^      dl03d1    2.641  14.977   15.761  
      ram_1/dataOut_reg[4]  D ^             dfnrq1    0.000  14.977   15.762  
      ------------------------------------------------------------------------
Path 2: MET Setup Check with Pin ram_1/dataOut_reg[0]/CP 
Endpoint:   ram_1/dataOut_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.947
= Slack Time                    0.814
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.564  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.373  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   10.997  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.215  
      ram_1/g3800__1617     A1 v -> ZN ^    nr02d1    0.246  10.648   11.462  
      ram_1/g3795           I ^ -> ZN v     inv0d0    0.212  10.860   11.674  
      ram_1/g3777__7482     A1 v -> ZN ^    nr02d1    0.716  11.576   12.390  
      ram_1/g3699__7410     A2 ^ -> ZN v    aoi22d1   0.237  11.813   12.626  
      ram_1/g3500__2883     A4 v -> ZN ^    nd04d1    0.267  12.080   12.893  
      ram_1/g3409__4319     A ^ -> Z ^      aor211d1  0.212  12.292   13.105  
      ram_1/FE_PHC19_n_280  I ^ -> Z ^      dl03d1    2.656  14.947   15.761  
      ram_1/dataOut_reg[0]  D ^             dfnrq1    0.000  14.947   15.761  
      ------------------------------------------------------------------------
Path 3: MET Setup Check with Pin ram_1/dataOut_reg[7]/CP 
Endpoint:   ram_1/dataOut_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.903
= Slack Time                    0.859
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.609  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.419  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   11.043  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.261  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266  10.668   11.527  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.204  10.872   11.731  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.678  11.549   12.409  
      ram_1/g3718__5115     A2 ^ -> ZN v    aoi22d1   0.165  11.715   12.574  
      ram_1/g3492__6131     A4 v -> ZN ^    nd04d1    0.357  12.072   12.931  
      ram_1/g3410__8428     B ^ -> Z ^      aor211d1  0.209  12.280   13.140  
      ram_1/FE_PHC18_n_279  I ^ -> Z ^      dl03d1    2.623  14.903   15.763  
      ram_1/dataOut_reg[7]  D ^             dfnrq1    0.000  14.903   15.763  
      ------------------------------------------------------------------------
Path 4: MET Setup Check with Pin ram_1/dataOut_reg[3]/CP 
Endpoint:   ram_1/dataOut_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.882
= Slack Time                    0.881
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.631  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.440  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   11.064  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.283  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266  10.668   11.549  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.204  10.872   11.753  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.678  11.549   12.430  
      ram_1/g3737__3680     A2 ^ -> ZN v    aoi22d1   0.147  11.696   12.577  
      ram_1/g3491__7098     A4 v -> ZN ^    nd04d1    0.350  12.046   12.927  
      ram_1/g3411__5526     B ^ -> Z ^      aor211d1  0.211  12.257   13.138  
      ram_1/FE_PHC13_n_278  I ^ -> Z ^      dl03d1    2.625  14.882   15.763  
      ram_1/dataOut_reg[3]  D ^             dfnrq1    0.000  14.882   15.763  
      ------------------------------------------------------------------------
Path 5: MET Setup Check with Pin ram_1/dataOut_reg[5]/CP 
Endpoint:   ram_1/dataOut_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.879
= Slack Time                    0.884
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.634  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.443  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   11.067  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.285  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266  10.668   11.551  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.204  10.872   11.755  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.678  11.549   12.433  
      ram_1/g3706__8428     A2 ^ -> ZN v    aoi22d1   0.163  11.712   12.596  
      ram_1/g3497__6161     A4 v -> ZN ^    nd04d1    0.330  12.043   12.926  
      ram_1/g3407__5107     B ^ -> Z ^      aor211d1  0.212  12.254   13.138  
      ram_1/FE_PHC12_n_282  I ^ -> Z ^      dl03d1    2.625  14.879   15.763  
      ram_1/dataOut_reg[5]  D ^             dfnrq1    0.000  14.879   15.763  
      ------------------------------------------------------------------------
Path 6: MET Setup Check with Pin ram_1/dataOut_reg[1]/CP 
Endpoint:   ram_1/dataOut_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.872
= Slack Time                    0.889
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.639  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.448  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   11.072  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.290  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266  10.668   11.556  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.204  10.872   11.760  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.678  11.549   12.438  
      ram_1/g3690__5115     A2 ^ -> ZN v    aoi22d1   0.148  11.697   12.586  
      ram_1/g3489__5122     A4 v -> ZN ^    nd04d1    0.308  12.005   12.894  
      ram_1/g3412__6783     B ^ -> Z ^      aor211d1  0.208  12.214   13.102  
      ram_1/FE_PHC14_n_277  I ^ -> Z ^      dl03d1    2.658  14.872   15.761  
      ram_1/dataOut_reg[1]  D ^             dfnrq1    0.000  14.872   15.761  
      ------------------------------------------------------------------------
Path 7: MET Setup Check with Pin ram_1/dataOut_reg[6]/CP 
Endpoint:   ram_1/dataOut_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.863
= Slack Time                    0.900
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.650  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.459  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   11.083  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.302  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266  10.668   11.568  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.204  10.872   11.772  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.678  11.549   12.449  
      ram_1/g3719__7482     A2 ^ -> ZN v    aoi22d1   0.161  11.711   12.611  
      ram_1/g3495__7482     A4 v -> ZN ^    nd04d1    0.315  12.026   12.926  
      ram_1/g3406__2398     B ^ -> Z ^      aor211d1  0.210  12.236   13.136  
      ram_1/FE_PHC15_n_283  I ^ -> Z ^      dl03d1    2.627  14.863   15.763  
      ram_1/dataOut_reg[6]  D ^             dfnrq1    0.000  14.863   15.763  
      ------------------------------------------------------------------------
Path 8: MET Setup Check with Pin ram_1/dataOut_reg[2]/CP 
Endpoint:   ram_1/dataOut_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.847
= Slack Time                    0.915
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.665  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.474  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   11.098  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.317  
      ram_1/g3800__1617     A1 v -> ZN ^    nr02d1    0.246  10.648   11.563  
      ram_1/g3795           I ^ -> ZN v     inv0d0    0.212  10.860   11.775  
      ram_1/g3777__7482     A1 v -> ZN ^    nr02d1    0.716  11.576   12.491  
      ram_1/g3746__5115     A2 ^ -> ZN v    aoi22d1   0.179  11.755   12.670  
      ram_1/g3494__5115     A4 v -> ZN ^    nd04d1    0.272  12.028   12.942  
      ram_1/g3408__6260     A ^ -> Z ^      aor211d1  0.184  12.211   13.126  
      ram_1/FE_PHC16_n_281  I ^ -> Z ^      dl03d1    2.636  14.847   15.762  
      ram_1/dataOut_reg[2]  D ^             dfnrq1    0.000  14.847   15.762  
      ------------------------------------------------------------------------
Path 9: MET Setup Check with Pin ram_1/mem_reg[15][1]/CP 
Endpoint:   ram_1/mem_reg[15][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.117
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.758
- Arrival Time                 14.627
= Slack Time                    1.131
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -----------------------------------------------------------------------
      Instance               Arc             Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      -                      addr_pad[3] v   -       -      7.750    8.881  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842  9.592    10.723  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.657  10.249   11.380  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146  10.395   11.527  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.543  10.939   12.070  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.448  11.386   12.518  
      ram_1/g3614__1666      S v -> Z ^      mx02d1  0.536  11.922   13.053  
      ram_1/FE_PHC140_n_203  I ^ -> Z ^      dl03d1  2.704  14.626   15.758  
      ram_1/mem_reg[15][1]   D ^             dfnrq1  0.000  14.627   15.758  
      -----------------------------------------------------------------------
Path 10: MET Setup Check with Pin ram_1/mem_reg[15][0]/CP 
Endpoint:   ram_1/mem_reg[15][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.116
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.759
- Arrival Time                 14.567
= Slack Time                    1.193
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -----------------------------------------------------------------------
      Instance               Arc             Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      -                      addr_pad[3] v   -       -      7.750    8.943  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842  9.592    10.785  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.657  10.249   11.442  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146  10.395   11.588  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.543  10.939   12.131  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.448  11.386   12.579  
      ram_1/g3613__2346      S v -> Z ^      mx02d1  0.495  11.882   13.075  
      ram_1/FE_PHC146_n_204  I ^ -> Z ^      dl03d1  2.684  14.566   15.759  
      ram_1/mem_reg[15][0]   D ^             dfnrq1  0.000  14.567   15.759  
      -----------------------------------------------------------------------
Path 11: MET Setup Check with Pin ram_1/mem_reg[15][2]/CP 
Endpoint:   ram_1/mem_reg[15][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.533
= Slack Time                    1.228
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -----------------------------------------------------------------------
      Instance               Arc             Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      -                      addr_pad[3] v   -       -      7.750    8.978  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842  9.592    10.820  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.657  10.249   11.477  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146  10.395   11.623  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.543  10.939   12.167  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.448  11.386   12.615  
      ram_1/g3616__6417      S v -> Z ^      mx02d1  0.492  11.878   13.106  
      ram_1/FE_PHC142_n_201  I ^ -> Z ^      dl03d1  2.654  14.532   15.761  
      ram_1/mem_reg[15][2]   D ^             dfnrq1  0.000  14.533   15.761  
      -----------------------------------------------------------------------
Path 12: MET Setup Check with Pin ram_1/mem_reg[9][3]/CP 
Endpoint:   ram_1/mem_reg[9][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.529
= Slack Time                    1.233
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    8.983  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.779  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.423  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.662  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   11.999  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.553  11.318   12.552  
      ram_1/g3660__6131     S v -> Z ^      mx02d1  0.576  11.894   13.127  
      ram_1/FE_PHC39_n_157  I ^ -> Z ^      dl03d1  2.635  14.529   15.762  
      ram_1/mem_reg[9][3]   D ^             dfnrq1  0.000  14.529   15.762  
      ----------------------------------------------------------------------
Path 13: MET Setup Check with Pin ram_1/mem_reg[9][2]/CP 
Endpoint:   ram_1/mem_reg[9][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.522
= Slack Time                    1.240
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    8.990  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.786  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.429  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.669  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.005  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.553  11.318   12.558  
      ram_1/g3659__7098     S v -> Z ^      mx02d1  0.564  11.883   13.123  
      ram_1/FE_PHC40_n_158  I ^ -> Z ^      dl03d1  2.639  14.522   15.762  
      ram_1/mem_reg[9][2]   D ^             dfnrq1  0.000  14.522   15.762  
      ----------------------------------------------------------------------
Path 14: MET Setup Check with Pin ram_1/mem_reg[1][1]/CP 
Endpoint:   ram_1/mem_reg[1][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.511
= Slack Time                    1.251
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.001  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.797  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.440  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.680  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.016  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.550  11.315   12.566  
      ram_1/g3682__1617     S v -> Z ^      mx02d1  0.554  11.869   13.120  
      ram_1/FE_PHC24_n_135  I ^ -> Z ^      dl03d1  2.642  14.511   15.761  
      ram_1/mem_reg[1][1]   D ^             dfnrq1  0.000  14.511   15.762  
      ----------------------------------------------------------------------
Path 15: MET Setup Check with Pin ram_1/mem_reg[9][7]/CP 
Endpoint:   ram_1/mem_reg[9][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.510
= Slack Time                    1.253
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.003  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.799  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.442  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.682  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.018  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.553  11.318   12.571  
      ram_1/g3664__4733     S v -> Z ^      mx02d1  0.566  11.884   13.137  
      ram_1/FE_PHC38_n_153  I ^ -> Z ^      dl03d1  2.626  14.510   15.763  
      ram_1/mem_reg[9][7]   D ^             dfnrq1  0.000  14.510   15.763  
      ----------------------------------------------------------------------
Path 16: MET Setup Check with Pin ram_1/mem_reg[9][6]/CP 
Endpoint:   ram_1/mem_reg[9][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.507
= Slack Time                    1.256
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.006  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.802  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.446  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.685  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.021  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.553  11.318   12.574  
      ram_1/g3663__7482     S v -> Z ^      mx02d1  0.563  11.881   13.137  
      ram_1/FE_PHC29_n_154  I ^ -> Z ^      dl03d1  2.626  14.507   15.763  
      ram_1/mem_reg[9][6]   D ^             dfnrq1  0.000  14.507   15.763  
      ----------------------------------------------------------------------
Path 17: MET Setup Check with Pin ram_1/mem_reg[1][0]/CP 
Endpoint:   ram_1/mem_reg[1][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.505
= Slack Time                    1.257
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.007  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.803  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.446  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.686  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.022  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.550  11.315   12.571  
      ram_1/g3681__3680     S v -> Z ^      mx02d1  0.549  11.864   13.121  
      ram_1/FE_PHC26_n_136  I ^ -> Z ^      dl03d1  2.641  14.505   15.761  
      ram_1/mem_reg[1][0]   D ^             dfnrq1  0.000  14.505   15.762  
      ----------------------------------------------------------------------
Path 18: MET Setup Check with Pin ram_1/mem_reg[9][0]/CP 
Endpoint:   ram_1/mem_reg[9][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.506
= Slack Time                    1.257
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.007  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.803  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.446  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.686  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.022  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.553  11.318   12.575  
      ram_1/g3657__5122     S v -> Z ^      mx02d1  0.563  11.881   13.138  
      ram_1/FE_PHC43_n_160  I ^ -> Z ^      dl03d1  2.625  14.506   15.763  
      ram_1/mem_reg[9][0]   D ^             dfnrq1  0.000  14.506   15.763  
      ----------------------------------------------------------------------
Path 19: MET Setup Check with Pin ram_1/mem_reg[9][1]/CP 
Endpoint:   ram_1/mem_reg[9][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.503
= Slack Time                    1.260
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.010  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.806  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.449  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.689  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.025  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.553  11.318   12.578  
      ram_1/g3658__8246     S v -> Z ^      mx02d1  0.569  11.887   13.147  
      ram_1/FE_PHC41_n_159  I ^ -> Z ^      dl03d1  2.616  14.503   15.763  
      ram_1/mem_reg[9][1]   D ^             dfnrq1  0.000  14.503   15.763  
      ----------------------------------------------------------------------
Path 20: MET Setup Check with Pin ram_1/mem_reg[15][7]/CP 
Endpoint:   ram_1/mem_reg[15][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.498
= Slack Time                    1.263
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -----------------------------------------------------------------------
      Instance               Arc             Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      -                      addr_pad[3] v   -       -      7.750    9.013  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842  9.592    10.855  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.657  10.249   11.513  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146  10.395   11.659  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.543  10.939   12.202  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.448  11.386   12.650  
      ram_1/g3621__4319      S v -> Z ^      mx02d1  0.466  11.853   13.116  
      ram_1/FE_PHC143_n_196  I ^ -> Z ^      dl03d1  2.645  14.498   15.761  
      ram_1/mem_reg[15][7]   D ^             dfnrq1  0.000  14.498   15.761  
      -----------------------------------------------------------------------
Path 21: MET Setup Check with Pin ram_1/mem_reg[11][2]/CP 
Endpoint:   ram_1/mem_reg[11][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.496
= Slack Time                    1.265
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.015  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.857  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.514  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.660  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.204  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.649  11.588   12.853  
      ram_1/g3600__1705     S ^ -> Z ^      mx02d1  0.263  11.851   13.116  
      ram_1/FE_PHC81_n_217  I ^ -> Z ^      dl03d1  2.645  14.496   15.761  
      ram_1/mem_reg[11][2]  D ^             dfnrq1  0.000  14.496   15.761  
      ----------------------------------------------------------------------
Path 22: MET Setup Check with Pin ram_1/mem_reg[9][5]/CP 
Endpoint:   ram_1/mem_reg[9][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.497
= Slack Time                    1.265
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.015  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.811  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.455  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.694  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.031  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.553  11.318   12.584  
      ram_1/g3662__5115     S v -> Z ^      mx02d1  0.556  11.874   13.139  
      ram_1/FE_PHC31_n_155  I ^ -> Z ^      dl03d1  2.623  14.497   15.763  
      ram_1/mem_reg[9][5]   D ^             dfnrq1  0.000  14.497   15.763  
      ----------------------------------------------------------------------
Path 23: MET Setup Check with Pin ram_1/mem_reg[1][4]/CP 
Endpoint:   ram_1/mem_reg[1][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.495
= Slack Time                    1.267
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.017  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.813  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.457  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.696  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.032  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.550  11.315   12.582  
      ram_1/g3685__5122     S v -> Z ^      mx02d1  0.551  11.866   13.133  
      ram_1/FE_PHC20_n_132  I ^ -> Z ^      dl03d1  2.629  14.495   15.762  
      ram_1/mem_reg[1][4]   D ^             dfnrq1  0.000  14.495   15.762  
      ----------------------------------------------------------------------
Path 24: MET Setup Check with Pin ram_1/mem_reg[1][2]/CP 
Endpoint:   ram_1/mem_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.494
= Slack Time                    1.267
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.017  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.813  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.457  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.697  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.033  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.550  11.315   12.582  
      ram_1/g3683__2802     S v -> Z ^      mx02d1  0.540  11.855   13.122  
      ram_1/FE_PHC27_n_134  I ^ -> Z ^      dl03d1  2.639  14.494   15.761  
      ram_1/mem_reg[1][2]   D ^             dfnrq1  0.000  14.494   15.762  
      ----------------------------------------------------------------------
Path 25: MET Setup Check with Pin ram_1/mem_reg[9][4]/CP 
Endpoint:   ram_1/mem_reg[9][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.495
= Slack Time                    1.268
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.018  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.814  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.457  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.697  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.033  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.553  11.318   12.586  
      ram_1/g3661__1881     S v -> Z ^      mx02d1  0.554  11.872   13.140  
      ram_1/FE_PHC33_n_156  I ^ -> Z ^      dl03d1  2.622  14.495   15.763  
      ram_1/mem_reg[9][4]   D ^             dfnrq1  0.000  14.495   15.763  
      ----------------------------------------------------------------------
Path 26: MET Setup Check with Pin ram_1/mem_reg[15][3]/CP 
Endpoint:   ram_1/mem_reg[15][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.488
= Slack Time                    1.273
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -----------------------------------------------------------------------
      Instance               Arc             Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      -                      addr_pad[3] v   -       -      7.750    9.023  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842  9.592    10.865  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.657  10.249   11.522  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146  10.395   11.668  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.543  10.939   12.212  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.448  11.386   12.660  
      ram_1/g3606__5115      S v -> Z ^      mx02d1  0.461  11.848   13.121  
      ram_1/FE_PHC144_n_211  I ^ -> Z ^      dl03d1  2.640  14.488   15.761  
      ram_1/mem_reg[15][3]   D ^             dfnrq1  0.000  14.488   15.762  
      -----------------------------------------------------------------------
Path 27: MET Setup Check with Pin ram_1/mem_reg[1][5]/CP 
Endpoint:   ram_1/mem_reg[1][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.487
= Slack Time                    1.276
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.026  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.822  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.465  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.705  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.041  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.550  11.315   12.591  
      ram_1/g3638__9315     S v -> Z ^      mx02d1  0.550  11.865   13.140  
      ram_1/FE_PHC25_n_179  I ^ -> Z ^      dl03d1  2.622  14.487   15.763  
      ram_1/mem_reg[1][5]   D ^             dfnrq1  0.000  14.487   15.763  
      ----------------------------------------------------------------------
Path 28: MET Setup Check with Pin ram_1/mem_reg[15][4]/CP 
Endpoint:   ram_1/mem_reg[15][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.486
= Slack Time                    1.276
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -----------------------------------------------------------------------
      Instance               Arc             Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      -                      addr_pad[3] v   -       -      7.750    9.026  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842  9.592    10.868  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.657  10.249   11.525  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146  10.395   11.671  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.543  10.939   12.215  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.448  11.386   12.663  
      ram_1/g3618__2398      S v -> Z ^      mx02d1  0.469  11.856   13.132  
      ram_1/FE_PHC141_n_199  I ^ -> Z ^      dl03d1  2.631  14.486   15.762  
      ram_1/mem_reg[15][4]   D ^             dfnrq1  0.000  14.486   15.762  
      -----------------------------------------------------------------------
Path 29: MET Setup Check with Pin ram_1/mem_reg[1][6]/CP 
Endpoint:   ram_1/mem_reg[1][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.485
= Slack Time                    1.279
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.029  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.825  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.468  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.708  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.044  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.550  11.315   12.594  
      ram_1/g3639__9945     S v -> Z ^      mx02d1  0.555  11.870   13.148  
      ram_1/FE_PHC21_n_178  I ^ -> Z ^      dl03d1  2.615  14.485   15.763  
      ram_1/mem_reg[1][6]   D ^             dfnrq1  0.000  14.485   15.763  
      ----------------------------------------------------------------------
Path 30: MET Setup Check with Pin ram_1/mem_reg[1][3]/CP 
Endpoint:   ram_1/mem_reg[1][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.482
= Slack Time                    1.281
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.031  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.827  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.470  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.710  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.046  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.550  11.315   12.596  
      ram_1/g3684__1705     S v -> Z ^      mx02d1  0.540  11.855   13.136  
      ram_1/FE_PHC23_n_133  I ^ -> Z ^      dl03d1  2.627  14.482   15.762  
      ram_1/mem_reg[1][3]   D ^             dfnrq1  0.000  14.482   15.762  
      ----------------------------------------------------------------------
Path 31: MET Setup Check with Pin ram_1/mem_reg[15][5]/CP 
Endpoint:   ram_1/mem_reg[15][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.482
= Slack Time                    1.281
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -----------------------------------------------------------------------
      Instance               Arc             Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      -                      addr_pad[3] v   -       -      7.750    9.031  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842  9.592    10.873  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.657  10.249   11.530  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146  10.395   11.676  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.543  10.939   12.219  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.448  11.386   12.667  
      ram_1/g3619__5107      S v -> Z ^      mx02d1  0.469  11.855   13.136  
      ram_1/FE_PHC147_n_198  I ^ -> Z ^      dl03d1  2.627  14.482   15.763  
      ram_1/mem_reg[15][5]   D ^             dfnrq1  0.000  14.482   15.763  
      -----------------------------------------------------------------------
Path 32: MET Setup Check with Pin ram_1/mem_reg[1][7]/CP 
Endpoint:   ram_1/mem_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.478
= Slack Time                    1.285
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -      7.750    9.035  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796  9.546    10.831  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.644  10.190   11.474  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.240  10.429   11.714  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336  10.765   12.050  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.550  11.315   12.600  
      ram_1/g3640__2883     S v -> Z ^      mx02d1  0.540  11.855   13.139  
      ram_1/FE_PHC22_n_177  I ^ -> Z ^      dl03d1  2.623  14.478   15.762  
      ram_1/mem_reg[1][7]   D ^             dfnrq1  0.000  14.478   15.763  
      ----------------------------------------------------------------------
Path 33: MET Setup Check with Pin ram_1/mem_reg[11][6]/CP 
Endpoint:   ram_1/mem_reg[11][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.475
= Slack Time                    1.287
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.037  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.879  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.536  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.682  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.226  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.649  11.588   12.875  
      ram_1/g3604__6131     S ^ -> Z ^      mx02d1  0.259  11.847   13.135  
      ram_1/FE_PHC77_n_213  I ^ -> Z ^      dl03d1  2.628  14.475   15.762  
      ram_1/mem_reg[11][6]  D ^             dfnrq1  0.000  14.475   15.762  
      ----------------------------------------------------------------------
Path 34: MET Setup Check with Pin ram_1/mem_reg[11][0]/CP 
Endpoint:   ram_1/mem_reg[11][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.468
= Slack Time                    1.296
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.046  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.888  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.545  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.691  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.234  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.649  11.588   12.884  
      ram_1/g3598__1617     S ^ -> Z ^      mx02d1  0.262  11.851   13.146  
      ram_1/FE_PHC82_n_219  I ^ -> Z ^      dl03d1  2.617  14.468   15.763  
      ram_1/mem_reg[11][0]  D ^             dfnrq1  0.000  14.468   15.763  
      ----------------------------------------------------------------------
Path 35: MET Setup Check with Pin ram_1/mem_reg[15][6]/CP 
Endpoint:   ram_1/mem_reg[15][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.465
= Slack Time                    1.297
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -----------------------------------------------------------------------
      Instance               Arc             Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      -                      addr_pad[3] v   -       -      7.750    9.047  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842  9.592    10.889  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.657  10.249   11.547  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146  10.395   11.693  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.543  10.939   12.236  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.448  11.386   12.684  
      ram_1/g3620__6260      S v -> Z ^      mx02d1  0.455  11.842   13.139  
      ram_1/FE_PHC145_n_197  I ^ -> Z ^      dl03d1  2.623  14.465   15.763  
      ram_1/mem_reg[15][6]   D ^             dfnrq1  0.000  14.465   15.763  
      -----------------------------------------------------------------------
Path 36: MET Setup Check with Pin ram_1/mem_reg[11][1]/CP 
Endpoint:   ram_1/mem_reg[11][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.462
= Slack Time                    1.301
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.051  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.893  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.550  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.696  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.239  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.649  11.588   12.889  
      ram_1/g3599__2802     S ^ -> Z ^      mx02d1  0.250  11.838   13.139  
      ram_1/FE_PHC83_n_218  I ^ -> Z ^      dl03d1  2.624  14.462   15.763  
      ram_1/mem_reg[11][1]  D ^             dfnrq1  0.000  14.462   15.763  
      ----------------------------------------------------------------------
Path 37: MET Setup Check with Pin ram_1/mem_reg[13][2]/CP 
Endpoint:   ram_1/mem_reg[13][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.461
= Slack Time                    1.301
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.051  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.893  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.550  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.696  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.240  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.623  11.562   12.863  
      ram_1/g3584__2883     S ^ -> Z ^      mx02d1  0.260  11.822   13.124  
      ram_1/FE_PHC76_n_233  I ^ -> Z ^      dl03d1  2.638  14.460   15.762  
      ram_1/mem_reg[13][2]  D ^             dfnrq1  0.000  14.461   15.762  
      ----------------------------------------------------------------------
Path 38: MET Setup Check with Pin ram_1/mem_reg[11][4]/CP 
Endpoint:   ram_1/mem_reg[11][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.459
= Slack Time                    1.303
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.053  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.895  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.553  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.699  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.242  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.649  11.588   12.891  
      ram_1/g3602__8246     S ^ -> Z ^      mx02d1  0.248  11.836   13.139  
      ram_1/FE_PHC78_n_215  I ^ -> Z ^      dl03d1  2.623  14.459   15.763  
      ram_1/mem_reg[11][4]  D ^             dfnrq1  0.000  14.459   15.763  
      ----------------------------------------------------------------------
Path 39: MET Setup Check with Pin ram_1/mem_reg[11][5]/CP 
Endpoint:   ram_1/mem_reg[11][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.458
= Slack Time                    1.305
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.055  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.897  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.554  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.700  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.244  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.649  11.588   12.893  
      ram_1/g3603__7098     S ^ -> Z ^      mx02d1  0.252  11.840   13.145  
      ram_1/FE_PHC75_n_214  I ^ -> Z ^      dl03d1  2.618  14.458   15.763  
      ram_1/mem_reg[11][5]  D ^             dfnrq1  0.000  14.458   15.763  
      ----------------------------------------------------------------------
Path 40: MET Setup Check with Pin ram_1/mem_reg[11][3]/CP 
Endpoint:   ram_1/mem_reg[11][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.457
= Slack Time                    1.306
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.056  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.898  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.555  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.701  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.244  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.649  11.588   12.894  
      ram_1/g3601__5122     S ^ -> Z ^      mx02d1  0.245  11.833   13.139  
      ram_1/FE_PHC80_n_216  I ^ -> Z ^      dl03d1  2.624  14.457   15.763  
      ram_1/mem_reg[11][3]  D ^             dfnrq1  0.000  14.457   15.763  
      ----------------------------------------------------------------------
Path 41: MET Setup Check with Pin ram_1/mem_reg[11][7]/CP 
Endpoint:   ram_1/mem_reg[11][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.457
= Slack Time                    1.306
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.056  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.898  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.555  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.701  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.245  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.649  11.588   12.894  
      ram_1/g3605__1881     S ^ -> Z ^      mx02d1  0.251  11.839   13.145  
      ram_1/FE_PHC79_n_212  I ^ -> Z ^      dl03d1  2.618  14.457   15.763  
      ram_1/mem_reg[11][7]  D ^             dfnrq1  0.000  14.457   15.763  
      ----------------------------------------------------------------------
Path 42: MET Setup Check with Pin ram_1/mem_reg[13][4]/CP 
Endpoint:   ram_1/mem_reg[13][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.442
= Slack Time                    1.321
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.071  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.913  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.570  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.716  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.259  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.623  11.562   12.883  
      ram_1/g3586__1666     S ^ -> Z ^      mx02d1  0.252  11.814   13.134  
      ram_1/FE_PHC70_n_231  I ^ -> Z ^      dl03d1  2.628  14.442   15.762  
      ram_1/mem_reg[13][4]  D ^             dfnrq1  0.000  14.442   15.762  
      ----------------------------------------------------------------------
Path 43: MET Setup Check with Pin ram_1/mem_reg[13][6]/CP 
Endpoint:   ram_1/mem_reg[13][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.441
= Slack Time                    1.321
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.071  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.913  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.570  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.716  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.260  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.623  11.562   12.883  
      ram_1/g3588__6417     S ^ -> Z ^      mx02d1  0.241  11.803   13.124  
      ram_1/FE_PHC68_n_229  I ^ -> Z ^      dl03d1  2.637  14.440   15.762  
      ram_1/mem_reg[13][6]  D ^             dfnrq1  0.000  14.441   15.762  
      ----------------------------------------------------------------------
Path 44: MET Setup Check with Pin ram_1/mem_reg[13][1]/CP 
Endpoint:   ram_1/mem_reg[13][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.441
= Slack Time                    1.322
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.072  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.914  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.571  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.717  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.260  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.623  11.562   12.884  
      ram_1/g3583__9945     S ^ -> Z ^      mx02d1  0.253  11.816   13.137  
      ram_1/FE_PHC74_n_234  I ^ -> Z ^      dl03d1  2.626  14.441   15.763  
      ram_1/mem_reg[13][1]  D ^             dfnrq1  0.000  14.441   15.763  
      ----------------------------------------------------------------------
Path 45: MET Setup Check with Pin ram_1/mem_reg[13][0]/CP 
Endpoint:   ram_1/mem_reg[13][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.431
= Slack Time                    1.332
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.082  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.924  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.581  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.727  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.270  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.623  11.562   12.894  
      ram_1/g3582__9315     S ^ -> Z ^      mx02d1  0.247  11.809   13.141  
      ram_1/FE_PHC69_n_235  I ^ -> Z ^      dl03d1  2.622  14.431   15.763  
      ram_1/mem_reg[13][0]  D ^             dfnrq1  0.000  14.431   15.763  
      ----------------------------------------------------------------------
Path 46: MET Setup Check with Pin ram_1/mem_reg[13][5]/CP 
Endpoint:   ram_1/mem_reg[13][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.426
= Slack Time                    1.337
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.087  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.929  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.586  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.732  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.275  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.623  11.562   12.899  
      ram_1/g3587__7410     S ^ -> Z ^      mx02d1  0.240  11.802   13.139  
      ram_1/FE_PHC73_n_230  I ^ -> Z ^      dl03d1  2.624  14.426   15.763  
      ram_1/mem_reg[13][5]  D ^             dfnrq1  0.000  14.426   15.763  
      ----------------------------------------------------------------------
Path 47: MET Setup Check with Pin ram_1/mem_reg[13][7]/CP 
Endpoint:   ram_1/mem_reg[13][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.426
= Slack Time                    1.337
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.087  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.929  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.586  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.732  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.276  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.623  11.562   12.899  
      ram_1/g3589__5477     S ^ -> Z ^      mx02d1  0.244  11.806   13.143  
      ram_1/FE_PHC72_n_228  I ^ -> Z ^      dl03d1  2.620  14.426   15.763  
      ram_1/mem_reg[13][7]  D ^             dfnrq1  0.000  14.426   15.763  
      ----------------------------------------------------------------------
Path 48: MET Setup Check with Pin ram_1/mem_reg[13][3]/CP 
Endpoint:   ram_1/mem_reg[13][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.412
= Slack Time                    1.351
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.101  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.943  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.600  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146  10.395   11.746  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.543  10.939   12.289  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.623  11.562   12.913  
      ram_1/g3585__2346     S ^ -> Z ^      mx02d1  0.235  11.797   13.148  
      ram_1/FE_PHC71_n_232  I ^ -> Z ^      dl03d1  2.615  14.412   15.763  
      ram_1/mem_reg[13][3]  D ^             dfnrq1  0.000  14.412   15.763  
      ----------------------------------------------------------------------
Path 49: MET Setup Check with Pin ram_1/mem_reg[4][4]/CP 
Endpoint:   ram_1/mem_reg[4][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.116
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.759
- Arrival Time                 14.360
= Slack Time                    1.399
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -----------------------------------------------------------------------
      Instance               Arc             Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      -                      addr_pad[3] v   -       -      7.750    9.149  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842  9.592    10.991  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.657  10.249   11.648  
      ram_1/g3778__4733      A1 ^ -> ZN v    nd02d1  0.294  10.543   11.942  
      ram_1/g3758__2398      A1 v -> ZN ^    nr02d1  0.815  11.357   12.756  
      ram_1/g3594__8428      S ^ -> Z ^      mx02d1  0.313  11.670   13.069  
      ram_1/FE_PHC100_n_223  I ^ -> Z ^      dl03d1  2.689  14.359   15.758  
      ram_1/mem_reg[4][4]    D ^             dfnrq1  0.000  14.360   15.759  
      -----------------------------------------------------------------------
Path 50: MET Setup Check with Pin ram_1/mem_reg[2][0]/CP 
Endpoint:   ram_1/mem_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.117
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.758
- Arrival Time                 14.356
= Slack Time                    1.402
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ----------------------------------------------------------------------
      Instance              Arc             Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -      7.750    9.152  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842  9.592    10.994  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.657  10.249   11.651  
      ram_1/g3778__4733     A1 ^ -> ZN v    nd02d1  0.294  10.543   11.944  
      ram_1/g3765__3680     A1 v -> ZN ^    nr02d1  0.747  11.289   12.691  
      ram_1/g3574__8246     S ^ -> Z ^      mx02d1  0.364  11.654   13.055  
      ram_1/FE_PHC96_n_243  I ^ -> Z ^      dl03d1  2.703  14.356   15.758  
      ram_1/mem_reg[2][0]   D ^             dfnrq1  0.000  14.356   15.758  
      ----------------------------------------------------------------------

