<?xml version="1.0"?>
<cdfg>
	<name>pre_sched</name>
	<thread>din_gen_do_reg_vld</thread>
	<control_flow>
		<state_count>9</state_count>
		<bb>
			<id>0</id>
			<loop>1</loop>
			<loop_header/>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>1</succ>
		</bb>
		<bb>
			<id>1</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>2</succ>
		</bb>
		<bb>
			<id>2</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>3</succ>
		</bb>
		<bb>
			<id>3</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>4</succ>
		</bb>
		<bb>
			<id>4</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>5</succ>
		</bb>
		<bb>
			<id>5</id>
			<loop>1</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>6</succ>
		</bb>
		<bb>
			<id>6</id>
			<loop>41</loop>
			<loop_header/>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>7</succ>
		</bb>
		<bb>
			<id>7</id>
			<loop>41</loop>
			<protocol_clk_edges>1</protocol_clk_edges>
			<source_loc>17697</source_loc>
			<succ>8</succ>
		</bb>
		<bb>
			<id>8</id>
			<loop>41</loop>
			<protocol_clk_edges>0</protocol_clk_edges>
			<succ>6</succ>
		</bb>
	</control_flow>
	<dataflow>
		<df_arc>
			<const_ref>0</const_ref>
			<sink>27107,0,4,0,1</sink>
		</df_arc>
		<df_arc>
			<src>27107,0,4,0,1</src>
			<sink>27934,0,6,0,1</sink>
			<label>din_m_vld_reg</label>
		</df_arc>
		<df_arc>
			<src>17314,0,8,0,1</src>
			<sink>27934,0,6,1,1</sink>
			<lcd>41</lcd>
			<label>din_m_vld_reg</label>
		</df_arc>
		<df_arc>
			<src>17315,0,6,0,1</src>
			<sink>27934,0,6,2,1</sink>
		</df_arc>
		<df_arc>
			<src>17316,0,6,0,1</src>
			<sink>27934,0,6,3,1</sink>
		</df_arc>
		<df_arc>
			<src>27934,0,6,0,1</src>
			<sink>17318,0,7,0,1</sink>
			<label>din_m_vld_reg</label>
		</df_arc>
		<df_arc>
			<src>27111,0,8,0,1</src>
			<sink>17172,0,8,0,1</sink>
			<label>ioread011</label>
		</df_arc>
		<df_arc>
			<src>17318,0,7,0,1</src>
			<sink>17172,0,8,1,1</sink>
			<label>din_gen_do_reg_vld_din_m_vld_reg_next</label>
		</df_arc>
		<df_arc>
			<src>27109,0,8,0,1</src>
			<sink>17172,0,8,2,1</sink>
			<label>amtmp351001</label>
		</df_arc>
		<df_arc>
			<src>17172,0,8,0,1</src>
			<sink>17314,0,8,0,1</sink>
			<label>din_m_vld_reg_1</label>
		</df_arc>
	</dataflow>
</cdfg>
