Command: vcs -R -full64 +v2k -sverilog -debug_acc+all -fsdb +notimingcheck +nospecify \
+define+FSDB -timescale=1ns/100ps -f filelist.f -o sim -l sim.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP1_Full64 -- Wed Nov 15 16:52:24 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/GTP_APM_E2.v'
Parsing design file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/tb_GTP_APM_E2.v'
Top Level Modules:
       tb_GTP_APM_E2
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/tb_GTP_APM_E2.v, 67
"GTP_APM_E2 #("TRUE", 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, , 0, 0, 0, 0, 48'b0, 48'b0, 0, 0, 0, 0) u0_GTP_APM_E2( .P (P),  .X (X),  .Y (Y),  .XB (XB),  .MODEIN (5'b01110),  .MODEY (3'b0),  .MODEZ (4'b0),  .CLK (clk),  .RSTX (Rst),  .RSTXB (Rst),  .RSTY (Rst),  .RSTZ (Rst),  .RSTM (Rst),  .RSTP (Rst),  .RSTPRE (Rst),  .RSTMODEIN (Rst),  .RSTMODEY (Rst),  .RSTMODEZ (Rst),  .CEX1 (1'b0),  .CEX2 (1'b0),  .CEX3 (1'b0),  .CEXB (1'b0),  .CEY1 (1'b0),  .CEY2 (1'b0),  .CEZ (1'b0),  .CEM (1'b1),  .CEP (1'b0),  .CEPRE (1'b0),  .CEMODEIN (1'b0),  .CEMODEY (1'b0),  .CEMODEZ (1'b0));"
  The following 25-bit expression is connected to 30-bit port "X" of module 
  "GTP_APM_E2", instance "u0_GTP_APM_E2".
  Expression: X
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/tb_GTP_APM_E2.v, 67
"GTP_APM_E2 #("TRUE", 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, , 0, 0, 0, 0, 48'b0, 48'b0, 0, 0, 0, 0) u0_GTP_APM_E2( .P (P),  .X (X),  .Y (Y),  .XB (XB),  .MODEIN (5'b01110),  .MODEY (3'b0),  .MODEZ (4'b0),  .CLK (clk),  .RSTX (Rst),  .RSTXB (Rst),  .RSTY (Rst),  .RSTZ (Rst),  .RSTM (Rst),  .RSTP (Rst),  .RSTPRE (Rst),  .RSTMODEIN (Rst),  .RSTMODEY (Rst),  .RSTMODEZ (Rst),  .CEX1 (1'b0),  .CEX2 (1'b0),  .CEX3 (1'b0),  .CEXB (1'b0),  .CEY1 (1'b0),  .CEY2 (1'b0),  .CEZ (1'b0),  .CEM (1'b1),  .CEP (1'b0),  .CEPRE (1'b0),  .CEMODEIN (1'b0),  .CEMODEY (1'b0),  .CEMODEZ (1'b0));"
  The following 17-bit expression is connected to 18-bit port "Y" of module 
  "GTP_APM_E2", instance "u0_GTP_APM_E2".
  Expression: Y
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/tb_GTP_APM_E2.v, 67
"GTP_APM_E2 #("TRUE", 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, , 0, 0, 0, 0, 48'b0, 48'b0, 0, 0, 0, 0) u0_GTP_APM_E2( .P (P),  .X (X),  .Y (Y),  .XB (XB),  .MODEIN (5'b01110),  .MODEY (3'b0),  .MODEZ (4'b0),  .CLK (clk),  .RSTX (Rst),  .RSTXB (Rst),  .RSTY (Rst),  .RSTZ (Rst),  .RSTM (Rst),  .RSTP (Rst),  .RSTPRE (Rst),  .RSTMODEIN (Rst),  .RSTMODEY (Rst),  .RSTMODEZ (Rst),  .CEX1 (1'b0),  .CEX2 (1'b0),  .CEX3 (1'b0),  .CEXB (1'b0),  .CEY1 (1'b0),  .CEY2 (1'b0),  .CEZ (1'b0),  .CEM (1'b1),  .CEP (1'b0),  .CEPRE (1'b0),  .CEMODEIN (1'b0),  .CEMODEY (1'b0),  .CEMODEZ (1'b0));"
  The following 24-bit expression is connected to 25-bit port "XB" of module 
  "GTP_APM_E2", instance "u0_GTP_APM_E2".
  Expression: XB
  	use +lint=PCWM for more details

Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb_GTP_APM_E2
make[1]: Entering directory `/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../sim.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../sim ]; then chmod -x ../sim; fi
g++  -o ../sim    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/sim.daidir/ -Wl,-rpath=./sim.daidir/ \
-Wl,-rpath='$ORIGIN'/sim.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/anlabeda/Synopsysb/synopsys2018/vcs-mx/O-2018.09-SP1/linux64/lib \
-L/anlabeda/Synopsysb/synopsys2018/vcs-mx/O-2018.09-SP1/linux64/lib     _34631_archive_1.so \
_prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /anlabeda/Synopsysb/synopsys2018/vcs-mx/O-2018.09-SP1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /anlabeda/Synopsysb/synopsys2018/vcs-mx/O-2018.09-SP1/linux64/lib/vcs_save_restore_new.o \
/anlabeda/Synopsysb/synopsys2018/verdi/O-2018.09-SP1/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../sim up to date
make[1]: Leaving directory `/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/csrc' \

Command: /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/./sim +v2k +notimingcheck +nospecify +define+FSDB -a sim.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP1_Full64; Runtime version O-2018.09-SP1_Full64;  Nov 15 16:52 2023
*Verdi* WARNING: Use VERDI_HOME to replace NOVAS_HOME because NOVAS_HOME will not be supported in future releases.
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP1, Linux x86_64/64bit, 11/22/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'fma_64.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
$finish called from file "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/tb_GTP_APM_E2.v", line 118.
$finish at simulation time              1040000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1040000 ps
CPU Time:      0.350 seconds;       Data structure size:   0.0Mb
Wed Nov 15 16:52:36 2023
CPU time: .503 seconds to compile + .436 seconds to elab + 9.937 seconds to link + .393 seconds in simulation
