cd {/u/koushik/mipscomparch/MIPS-Lite-5-Stage-Pipeline-Simualtor/Forwarding Functional Simulator}
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.2_1 Compiler 2019.05 May 13 2019
# Start time: 15:36:58 on Jun 04,2024
# vlog -reportprogress 300 mipspkg.sv 
# -- Compiling package TYPES
# 
# Top level modules:
# 	--none--
# End time: 15:36:58 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.2_1 Compiler 2019.05 May 13 2019
# Start time: 15:36:58 on Jun 04,2024
# vlog -reportprogress 300 design.sv 
# -- Compiling package TYPES
# -- Compiling module InstrFetch
# -- Importing package TYPES
# -- Compiling module InstrDecode
# -- Compiling module Execute
# -- Compiling module MemAccess
# -- Compiling module WriteBack
# -- Compiling module MIPS_Processor
# 
# Top level modules:
# 	MIPS_Processor
# End time: 15:36:59 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.2_1 Compiler 2019.05 May 13 2019
# Start time: 15:36:59 on Jun 04,2024
# vlog -reportprogress 300 testbench.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:36:59 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 15:36:59 on Jun 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: executionStage.sv(84): (vopt-3838) Variable 'cntrl.jump' written by continuous and procedural assignments. 
# One of the assignments is implicit. See executionStage.sv(12). 
# ** Warning: executionStage.sv(56): (vopt-2182) 'cntrl[3]' might be read before written in always_comb or always @* block.
# Loading sv_std.std
# Loading work.TYPES(fast)
# Loading work.top(fast)
# ** Note: $finish    : writeBackStage.sv(17)
#    Time: 20805 ns  Iteration: 2  Instance: /top/DUT/WB
# 1
# Break at writeBackStage.sv line 17
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.2_1 Compiler 2019.05 May 13 2019
# Start time: 15:37:10 on Jun 04,2024
# vlog -reportprogress 300 mipspkg.sv 
# -- Compiling package TYPES
# 
# Top level modules:
# 	--none--
# End time: 15:37:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.2_1 Compiler 2019.05 May 13 2019
# Start time: 15:37:10 on Jun 04,2024
# vlog -reportprogress 300 design.sv 
# -- Compiling package TYPES
# -- Compiling module InstrFetch
# -- Importing package TYPES
# -- Compiling module InstrDecode
# -- Compiling module Execute
# -- Compiling module MemAccess
# -- Compiling module WriteBack
# -- Compiling module MIPS_Processor
# 
# Top level modules:
# 	MIPS_Processor
# End time: 15:37:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.2_1 Compiler 2019.05 May 13 2019
# Start time: 15:37:10 on Jun 04,2024
# vlog -reportprogress 300 testbench.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:37:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# -------------------------------------------------------
#                    Pipeline with Forwarding       
# -------------------------------------------------------
# 
# -------------------------------------------------------
# 
#                  Total Instruction Counts 
# -------------------------------------------------------
# Toatl Number of Instructions = 910
# Total Number of Arithmetic Instructions = 375
# Total Number of Logical Instructions = 61
# Total Number of Memory Access Instruction = 300
# Total Number of Control Transfer Instruction = 174
# 
# -------------------------------------------------------
# 
#                   Final Register Status 
# -------------------------------------------------------
# Program Counter = 112
# R0 = 0
# R1 = 0
# R2 = 0
# R3 = 0
# R4 = 0
# R5 = 0
# R6 = 0
# R7 = 0
# R8 = 0
# R9 = 0
# R10 = 0
# R11 = 1044
# R12 = 1836
# R13 = 2640
# R14 = 25
# R15 = -188
# R16 = 213
# R17 = 29
# R18 = 3440
# R19 = -1
# R20 = -2
# R21 = -1
# R22 = 76
# R23 = 3
# R24 = -1
# R25 = 3
# R26 = 0
# R27 = 0
# R28 = 0
# R29 = 0
# R30 = 0
# R31 = 0
# 
# -------------------------------------------------------
# 
#                    Final Memory State 
# -------------------------------------------------------
# Address = 2400 Contents =2
# Address = 2404 Contents =4
# Address = 2408 Contents =6
# Address = 2412 Contents =8
# Address = 2416 Contents =10
# Address = 2420 Contents =12
# Address = 2424 Contents =14
# Address = 2428 Contents =16
# Address = 2432 Contents =18
# Address = 2436 Contents =30
# Address = 2440 Contents =22
# Address = 2444 Contents =24
# Address = 2448 Contents =26
# Address = 2452 Contents =28
# Address = 2456 Contents =30
# Address = 2460 Contents =32
# Address = 2464 Contents =34
# Address = 2468 Contents =36
# Address = 2472 Contents =38
# Address = 2476 Contents =60
# Address = 2480 Contents =42
# Address = 2484 Contents =44
# Address = 2488 Contents =46
# Address = 2492 Contents =48
# Address = 2496 Contents =50
# Address = 2500 Contents =52
# Address = 2504 Contents =54
# Address = 2508 Contents =56
# Address = 2512 Contents =58
# Address = 2516 Contents =90
# Address = 2520 Contents =62
# Address = 2524 Contents =64
# Address = 2528 Contents =66
# Address = 2532 Contents =68
# Address = 2536 Contents =70
# Address = 2540 Contents =72
# Address = 2544 Contents =74
# Address = 2548 Contents =76
# Address = 2552 Contents =78
# Address = 2556 Contents =120
# Address = 2560 Contents =82
# Address = 2564 Contents =84
# Address = 2568 Contents =86
# Address = 2572 Contents =88
# Address = 2576 Contents =90
# Address = 2580 Contents =92
# Address = 2584 Contents =94
# Address = 2588 Contents =96
# Address = 2592 Contents =98
# Address = 2596 Contents =150
# Address = 2600 Contents =2
# Address = 2604 Contents =4
# Address = 2608 Contents =6
# Address = 2612 Contents =8
# Address = 2616 Contents =10
# Address = 2620 Contents =12
# Address = 2624 Contents =14
# Address = 2628 Contents =16
# Address = 2632 Contents =18
# Address = 2636 Contents =30
# -------------------------------------------------------
# 
#                    Timing Simulator 
# -------------------------------------------------------
# Total number of Clock Cycles = 1089
# STALLS=122
# Total Data hazard=174
# -------------------------------------------------------
# End time: 15:37:12 on Jun 04,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 2
# vsim work.top 
# Start time: 15:37:12 on Jun 04,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.TYPES(fast)
# Loading work.top(fast)
# ** Note: $finish    : writeBackStage.sv(17)
#    Time: 20805 ns  Iteration: 2  Instance: /top/DUT/WB
# 1
# Break at writeBackStage.sv line 17
