// Seed: 3789460765
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1'b0;
  reg id_17, id_18, id_19, id_20;
  always_latch begin
    id_18 <= 1;
    id_6 = 1'h0;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4,
    input wand id_5
    , id_18,
    input wire id_6,
    output logic id_7,
    output tri id_8,
    input supply0 id_9,
    input logic id_10,
    output wor id_11,
    input supply0 id_12,
    output uwire id_13,
    input tri1 id_14,
    output wire id_15,
    input supply0 id_16
);
  wand id_19;
  final id_7 <= 1;
  id_20(
      1, !1
  );
  assign id_7 = id_10;
  wire id_21, id_22, id_23;
  uwire id_24;
  wire  id_25;
  wire id_26, id_27;
  assign id_24 = 1'b0;
  id_28(
      1 == 1, ~1, 1
  );
  wire id_29;
  always $display(id_6);
  wand id_30 = 1;
  rtran #id_31 (id_12);
  wire id_32;
  assign id_19 = 1;
  module_0(
      id_23,
      id_24,
      id_29,
      id_27,
      id_32,
      id_30,
      id_21,
      id_25,
      id_23,
      id_30,
      id_26,
      id_26,
      id_26,
      id_19,
      id_25,
      id_21
  );
endmodule
