Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 18 13:01:14 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.024       -0.034                      2                 1169        0.101        0.000                      0                 1169        4.500        0.000                       0                   431  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.024       -0.034                      2                 1169        0.101        0.000                      0                 1169        4.500        0.000                       0                   431  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.024ns,  Total Violation       -0.034ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.765ns  (logic 1.758ns (18.003%)  route 8.007ns (81.997%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.777    13.058    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X57Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.182 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_4/O
                         net (fo=1, routed)           0.401    13.583    game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.707 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_2/O
                         net (fo=1, routed)           0.298    14.005    game_beta/game_controlunit/M_left_half_circle_q[9]_i_2_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.129 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1/O
                         net (fo=17, routed)          0.792    14.921    game_beta/game_controlunit/C[9]_alias
    SLICE_X55Y57         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.441    14.845    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X55Y57         FDRE (Setup_fdre_C_D)       -0.092    14.897    game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 1.758ns (17.938%)  route 8.042ns (82.062%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.777    13.058    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X57Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.182 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_4/O
                         net (fo=1, routed)           0.401    13.583    game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.707 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_2/O
                         net (fo=1, routed)           0.298    14.005    game_beta/game_controlunit/M_left_half_circle_q[9]_i_2_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.129 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1/O
                         net (fo=17, routed)          0.827    14.957    game_beta/game_controlunit/C[9]_alias
    SLICE_X56Y56         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.443    14.847    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_3/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)       -0.045    14.946    game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_3
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_score_decoder/M_seg_values1__0/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 1.882ns (19.427%)  route 7.805ns (80.573%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.610    12.891    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124    13.015 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_19/O
                         net (fo=1, routed)           0.407    13.422    game_beta/game_controlunit/M_left_half_circle_q[0]_i_19_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.546 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_11/O
                         net (fo=1, routed)           0.429    13.975    game_beta/game_controlunit/M_left_half_circle_q[0]_i_11_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.099 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_4/O
                         net (fo=1, routed)           0.154    14.254    game_beta/game_controlunit/M_left_half_circle_q[0]_i_4_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.378 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_1/O
                         net (fo=17, routed)          0.466    14.844    p1_score_decoder/C[0]
    DSP48_X1Y20          DSP48E1                                      r  p1_score_decoder/M_seg_values1__0/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.532    14.937    p1_score_decoder/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  p1_score_decoder/M_seg_values1__0/CLK
                         clock pessimism              0.179    15.116    
                         clock uncertainty           -0.035    15.081    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -0.233    14.848    p1_score_decoder/M_seg_values1__0
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_left_half_circle_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.796ns  (logic 1.882ns (19.212%)  route 7.914ns (80.788%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.610    12.891    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124    13.015 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_19/O
                         net (fo=1, routed)           0.407    13.422    game_beta/game_controlunit/M_left_half_circle_q[0]_i_19_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.546 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_11/O
                         net (fo=1, routed)           0.429    13.975    game_beta/game_controlunit/M_left_half_circle_q[0]_i_11_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.099 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_4/O
                         net (fo=1, routed)           0.154    14.254    game_beta/game_controlunit/M_left_half_circle_q[0]_i_4_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.378 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_1/O
                         net (fo=17, routed)          0.574    14.952    game_beta/game_regfiles/M_temp_var3_q_reg[15]_1[0]
    SLICE_X56Y52         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.444    14.848    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[0]_lopt_replica/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)       -0.036    14.956    game_beta/game_regfiles/M_left_half_circle_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 1.758ns (17.944%)  route 8.039ns (82.056%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.777    13.058    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X57Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.182 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_4/O
                         net (fo=1, routed)           0.401    13.583    game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.707 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_2/O
                         net (fo=1, routed)           0.298    14.005    game_beta/game_controlunit/M_left_half_circle_q[9]_i_2_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.129 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1/O
                         net (fo=17, routed)          0.824    14.954    game_beta/game_controlunit/C[9]_alias
    SLICE_X56Y55         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.443    14.847    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_2/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)       -0.028    14.963    game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 1.758ns (18.013%)  route 8.002ns (81.987%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.777    13.058    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X57Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.182 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_4/O
                         net (fo=1, routed)           0.401    13.583    game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.707 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_2/O
                         net (fo=1, routed)           0.298    14.005    game_beta/game_controlunit/M_left_half_circle_q[9]_i_2_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.129 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1/O
                         net (fo=17, routed)          0.787    14.916    game_beta/game_controlunit/C[9]_alias
    SLICE_X57Y55         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.443    14.847    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_4/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)       -0.058    14.933    game_beta/game_controlunit/M_left_half_circle_q[9]_i_1_psdsp_4
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_left_half_circle_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.796ns  (logic 1.882ns (19.212%)  route 7.914ns (80.788%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.610    12.891    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124    13.015 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_19/O
                         net (fo=1, routed)           0.407    13.422    game_beta/game_controlunit/M_left_half_circle_q[0]_i_19_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.546 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_11/O
                         net (fo=1, routed)           0.429    13.975    game_beta/game_controlunit/M_left_half_circle_q[0]_i_11_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.099 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_4/O
                         net (fo=1, routed)           0.154    14.254    game_beta/game_controlunit/M_left_half_circle_q[0]_i_4_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.378 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_1/O
                         net (fo=17, routed)          0.574    14.952    game_beta/game_regfiles/M_temp_var3_q_reg[15]_1[0]
    SLICE_X56Y52         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.444    14.848    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[0]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)       -0.013    14.979    game_beta/game_regfiles/M_left_half_circle_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_left_half_circle_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 1.758ns (18.008%)  route 8.004ns (81.991%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.777    13.058    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X57Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.182 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_4/O
                         net (fo=1, routed)           0.401    13.583    game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.707 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_2/O
                         net (fo=1, routed)           0.298    14.005    game_beta/game_controlunit/M_left_half_circle_q[9]_i_2_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.129 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1/O
                         net (fo=17, routed)          0.789    14.918    game_beta/game_regfiles/M_temp_var3_q_reg[15]_1[9]
    SLICE_X56Y58         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.442    14.846    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[9]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X56Y58         FDRE (Setup_fdre_C_D)       -0.028    14.962    game_beta/game_regfiles/M_left_half_circle_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_left_half_circle_q_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 1.758ns (18.008%)  route 8.004ns (81.991%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.777    13.058    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X57Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.182 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_4/O
                         net (fo=1, routed)           0.401    13.583    game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.707 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_2/O
                         net (fo=1, routed)           0.298    14.005    game_beta/game_controlunit/M_left_half_circle_q[9]_i_2_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.129 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1/O
                         net (fo=17, routed)          0.789    14.918    game_beta/game_regfiles/M_temp_var3_q_reg[15]_1[9]
    SLICE_X56Y58         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.442    14.846    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[9]_lopt_replica/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X56Y58         FDRE (Setup_fdre_C_D)       -0.028    14.962    game_beta/game_regfiles/M_left_half_circle_q_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_countdown_time_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 1.758ns (18.088%)  route 7.961ns (81.912%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.572     5.156    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.917     6.591    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.715 f  game_beta/game_controlunit/M_left_half_circle_q[15]_i_44/O
                         net (fo=34, routed)          0.892     7.607    game_beta/game_controlunit/M_stage_q_reg[3]_4
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.731 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_28/O
                         net (fo=20, routed)          0.787     8.518    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.124     8.642 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_7/O
                         net (fo=41, routed)          0.743     9.385    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_2
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.509 f  game_beta/game_controlunit/M_left_half_circle_q[5]_i_21/O
                         net (fo=4, routed)           0.898    10.407    game_beta/game_controlunit/M_left_half_circle_q[5]_i_21_n_0
    SLICE_X52Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.531 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_11/O
                         net (fo=4, routed)           0.823    11.354    game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.478 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_12/O
                         net (fo=3, routed)           0.679    12.157    game_beta/game_controlunit/M_left_half_circle_q[6]_i_12_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.281 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_9/O
                         net (fo=3, routed)           0.777    13.058    game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0
    SLICE_X57Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.182 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_4/O
                         net (fo=1, routed)           0.401    13.583    game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.707 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_2/O
                         net (fo=1, routed)           0.298    14.005    game_beta/game_controlunit/M_left_half_circle_q[9]_i_2_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.129 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_1/O
                         net (fo=17, routed)          0.747    14.876    game_beta/game_regfiles/M_temp_var3_q_reg[15]_1[9]
    SLICE_X56Y55         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         1.443    14.847    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[9]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)       -0.045    14.946    game_beta/game_regfiles/M_countdown_time_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var3_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.654%)  route 0.215ns (60.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]_replica_1/Q
                         net (fo=52, routed)          0.215     1.864    game_beta/game_regfiles/Q[0]_repN_1_alias
    SLICE_X51Y49         FDRE                                         r  game_beta/game_regfiles/M_temp_var3_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.838     2.028    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  game_beta/game_regfiles/M_temp_var3_q_reg[6]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X51Y49         FDRE (Hold_fdre_C_R)        -0.018     1.764    game_beta/game_regfiles/M_temp_var3_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.753%)  route 0.304ns (59.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.565     1.509    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=55, routed)          0.304     1.977    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[4]
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.022    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[0]_i_1_n_0
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.838     2.028    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.121     1.903    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_left_half_circle_q[11]_i_1_psdsp_3/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.223%)  route 0.283ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.567     1.511    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=61, routed)          0.283     1.935    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X48Y51         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[11]_i_1_psdsp_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.834     2.024    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  game_beta/game_controlunit/M_left_half_circle_q[11]_i_1_psdsp_3/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y51         FDRE (Hold_fdre_C_R)        -0.018     1.761    game_beta/game_controlunit/M_left_half_circle_q[11]_i_1_psdsp_3
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica_9/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var1_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.684%)  route 0.351ns (71.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.567     1.511    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]_replica_9/Q
                         net (fo=140, routed)         0.351     2.002    game_beta/game_regfiles/Q[0]_repN_9_alias
    SLICE_X56Y50         FDRE                                         r  game_beta/game_regfiles/M_temp_var1_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.835     2.025    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  game_beta/game_regfiles/M_temp_var1_q_reg[0]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    game_beta/game_regfiles/M_temp_var1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica_9/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var1_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.684%)  route 0.351ns (71.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.567     1.511    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]_replica_9/Q
                         net (fo=140, routed)         0.351     2.002    game_beta/game_regfiles/Q[0]_repN_9_alias
    SLICE_X56Y50         FDRE                                         r  game_beta/game_regfiles/M_temp_var1_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.835     2.025    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  game_beta/game_regfiles/M_temp_var1_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    game_beta/game_regfiles/M_temp_var1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 p2_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_score_decoder/seg/ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.886%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.588     1.532    p2_score_decoder/seg/ctr/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  p2_score_decoder/seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=13, routed)          0.135     1.808    p2_score_decoder/seg/ctr/M_ctr_q[6]
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  p2_score_decoder/seg/ctr/M_ctr_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    p2_score_decoder/seg/ctr/M_ctr_d[7]
    SLICE_X59Y85         FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.856     2.046    p2_score_decoder/seg/ctr/clk_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[7]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.092     1.639    p2_score_decoder/seg/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_score_decoder/seg/ctr/M_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.927%)  route 0.330ns (70.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.549     1.493    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y76         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDSE (Prop_fdse_C_Q)         0.141     1.634 r  reset_cond/M_stage_q_reg[3]_replica_3/Q
                         net (fo=12, routed)          0.330     1.964    p1_score_decoder/seg/ctr/Q[0]_repN_3_alias
    SLICE_X33Y78         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.817     2.007    p1_score_decoder/seg/ctr/clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X33Y78         FDRE (Hold_fdre_C_R)        -0.018     1.739    p1_score_decoder/seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica_3/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_score_decoder/seg/ctr/M_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.927%)  route 0.330ns (70.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.549     1.493    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y76         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDSE (Prop_fdse_C_Q)         0.141     1.634 r  reset_cond/M_stage_q_reg[3]_replica_3/Q
                         net (fo=12, routed)          0.330     1.964    p1_score_decoder/seg/ctr/Q[0]_repN_3_alias
    SLICE_X33Y78         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.817     2.007    p1_score_decoder/seg/ctr/clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[1]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X33Y78         FDRE (Hold_fdre_C_R)        -0.018     1.739    p1_score_decoder/seg/ctr/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_circle_clock/edge_rise/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.774%)  route 0.181ns (56.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.555     1.499    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/Q
                         net (fo=3, routed)           0.181     1.821    game_beta/game_circle_clock/edge_rise/S[0]
    SLICE_X50Y78         FDRE                                         r  game_beta/game_circle_clock/edge_rise/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.822     2.012    game_beta/game_circle_clock/edge_rise/clk_IBUF_BUFG
    SLICE_X50Y78         FDRE                                         r  game_beta/game_circle_clock/edge_rise/M_last_q_reg/C
                         clock pessimism             -0.480     1.533    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.059     1.592    game_beta/game_circle_clock/edge_rise/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_score_decoder/seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.944%)  route 0.153ns (45.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.552     1.496    p1_score_decoder/seg/ctr/clk_IBUF_BUFG
    SLICE_X32Y79         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=13, routed)          0.153     1.789    p1_score_decoder/seg/ctr/M_ctr_q[6]
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  p1_score_decoder/seg/ctr/M_ctr_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.834    p1_score_decoder/seg/ctr/M_ctr_d[0]
    SLICE_X33Y78         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=436, routed)         0.817     2.007    p1_score_decoder/seg/ctr/clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.092     1.601    p1_score_decoder/seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y55   timer_decoder/seg/ctr/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y57   timer_decoder/seg/ctr/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y57   timer_decoder/seg/ctr/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y55   timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y55   timer_decoder/seg/ctr/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y55   timer_decoder/seg/ctr/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   timer_decoder/seg/ctr/M_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   timer_decoder/seg/ctr/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y57   timer_decoder/seg/ctr/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y62   game_beta/countdown_timer/M_ctr_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y62   game_beta/countdown_timer/M_ctr_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y62   game_beta/countdown_timer/M_ctr_q_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y62   game_beta/countdown_timer/M_ctr_q_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y63   game_beta/countdown_timer/M_ctr_q_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y63   game_beta/countdown_timer/M_ctr_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y63   game_beta/countdown_timer/M_ctr_q_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y79   p1_score_decoder/seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y79   p1_score_decoder/seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y79   p1_score_decoder/seg/ctr/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y55   timer_decoder/seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   timer_decoder/seg/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   timer_decoder/seg/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y55   timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y55   timer_decoder/seg/ctr/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y55   timer_decoder/seg/ctr/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   timer_decoder/seg/ctr/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   timer_decoder/seg/ctr/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   timer_decoder/seg/ctr/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   timer_decoder/seg/ctr/M_ctr_q_reg[7]/C



