entity interfazExteriorInterior
port(
	port (
	d_in : in std_logic_vector (15 downto 0);
	dir : in std_logic_vector (15 downto 0);
	re : in std_logic ; -- Read enable
	we : in std_logic ; -- Write enable
	d_out : out std_logic_vector (15 downto 0);
	salidaPulsador: out std_logic
	);
	end interfazExteriorInterior;
	
architecture structural of interfazExteriorInterior
	component RAM 
	generic( palabras: integer:= 64);
	port (
		d_in : in std_logic_vector (15 downto 0);
		dir : in std_logic_vector (15 downto 0);
		re : in std_logic ; -- Read enable
		we : in std_logic ; -- Write enable
		d_out : out std_logic_vector (15 downto 0));
	end component;
	

begin
	iRAM:RAM
		generic map(palabras=>64)
		port map(
			d_in =>RegB,
			dir =>ALUOut,
			re=>rd_mem_d,
			we=>wr_mem_d,
			d_out=>Mdatos );
	
)