
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max -49.57

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max -0.15

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.15

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/CK (DFF_X1)
     1    1.17    0.01    0.08    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/Q (DFF_X1)
                                         intsink.SynchronizerShiftReg_w1_d3.sync_2 (net)
                  0.01    0.00    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_0_data[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
     3   12.56    0.02    0.09    0.09 v frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
                                         frontend/fq._T_1_0 (net)
                  0.02    0.00    0.09 v frontend/_5983_/S (MUX2_X2)
     2   11.26    0.02    0.07    0.17 ^ frontend/_5983_/Z (MUX2_X2)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.02    0.00    0.17 ^ core/_18838_/A (HA_X1)
     6   14.57    0.03    0.06    0.23 ^ core/_18838_/CO (HA_X1)
                                         core/_10037_[0] (net)
                  0.03    0.00    0.23 ^ place8532/A (BUF_X2)
     6   13.11    0.02    0.04    0.27 ^ place8532/Z (BUF_X2)
                                         net8532 (net)
                  0.02    0.00    0.27 ^ core/_10305_/S (MUX2_X1)
     2    2.78    0.01    0.06    0.34 v core/_10305_/Z (MUX2_X1)
                                         core/_04115_ (net)
                  0.01    0.00    0.34 v core/_10352_/B (MUX2_X2)
    11   28.03    0.02    0.08    0.42 v core/_10352_/Z (MUX2_X2)
                                         core/_04162_ (net)
                  0.02    0.00    0.42 v place8342/A (BUF_X4)
    10   23.46    0.01    0.04    0.45 v place8342/Z (BUF_X4)
                                         net8342 (net)
                  0.01    0.00    0.46 v core/_10354_/A3 (NAND3_X1)
     3    5.63    0.02    0.03    0.49 ^ core/_10354_/ZN (NAND3_X1)
                                         core/_04164_ (net)
                  0.02    0.00    0.49 ^ place8211/A (BUF_X2)
     7   16.27    0.02    0.04    0.53 ^ place8211/Z (BUF_X2)
                                         net8211 (net)
                  0.02    0.00    0.53 ^ core/_10657_/A2 (NOR3_X1)
     2    4.68    0.01    0.02    0.55 v core/_10657_/ZN (NOR3_X1)
                                         core/_04467_ (net)
                  0.01    0.00    0.55 v core/_10661_/B1 (AOI221_X2)
     3   11.59    0.07    0.10    0.65 ^ core/_10661_/ZN (AOI221_X2)
                                         core/_04471_ (net)
                  0.07    0.00    0.65 ^ place7962/A (BUF_X1)
     3    6.20    0.02    0.04    0.69 ^ place7962/Z (BUF_X1)
                                         net7962 (net)
                  0.02    0.00    0.69 ^ place7963/A (BUF_X1)
     3    6.85    0.02    0.04    0.73 ^ place7963/Z (BUF_X1)
                                         net7963 (net)
                  0.02    0.00    0.73 ^ core/_11133_/B (XOR2_X1)
     1    1.77    0.02    0.05    0.78 ^ core/_11133_/Z (XOR2_X1)
                                         core/_04936_ (net)
                  0.02    0.00    0.78 ^ core/_11134_/A2 (NOR2_X1)
     1    3.79    0.01    0.02    0.80 v core/_11134_/ZN (NOR2_X1)
                                         core/_04937_ (net)
                  0.01    0.00    0.80 v core/_11137_/A2 (NAND4_X1)
     2    2.88    0.02    0.02    0.82 ^ core/_11137_/ZN (NAND4_X1)
                                         core/_04940_ (net)
                  0.02    0.00    0.82 ^ core/_11145_/A2 (OAI22_X1)
     1    1.76    0.01    0.02    0.84 v core/_11145_/ZN (OAI22_X1)
                                         core/_04948_ (net)
                  0.01    0.00    0.84 v core/_11146_/A2 (AND2_X2)
     1    4.12    0.01    0.03    0.87 v core/_11146_/ZN (AND2_X2)
                                         core/_04949_ (net)
                  0.01    0.00    0.87 v core/_11303_/A2 (NOR3_X2)
     2    7.07    0.04    0.06    0.93 ^ core/_11303_/ZN (NOR3_X2)
                                         core/_05101_ (net)
                  0.04    0.00    0.93 ^ core/_18303_/A1 (NAND2_X1)
     2    5.87    0.02    0.03    0.96 v core/_18303_/ZN (NAND2_X1)
                                         core/_03684_ (net)
                  0.02    0.00    0.96 v core/_18740_/A (AOI221_X1)
     1    3.98    0.06    0.09    1.06 ^ core/_18740_/ZN (AOI221_X1)
                                         core_io_imem_resp_ready (net)
                  0.06    0.00    1.06 ^ place7264/A (BUF_X4)
     3   17.65    0.01    0.03    1.09 ^ place7264/Z (BUF_X4)
                                         net7264 (net)
                  0.01    0.00    1.09 ^ frontend/_3778_/A (INV_X4)
     4   13.46    0.01    0.01    1.11 v frontend/_3778_/ZN (INV_X4)
                                         frontend/_0602_ (net)
                  0.01    0.00    1.11 v place7261/A (BUF_X2)
     3   13.63    0.01    0.03    1.14 v place7261/Z (BUF_X2)
                                         net7261 (net)
                  0.01    0.00    1.14 v frontend/_3779_/B2 (OAI21_X4)
     4   32.53    0.05    0.06    1.20 ^ frontend/_3779_/ZN (OAI21_X4)
                                         frontend/_0603_ (net)
                  0.05    0.00    1.21 ^ place7254/A (BUF_X8)
    15   43.46    0.01    0.03    1.24 ^ place7254/Z (BUF_X8)
                                         net7254 (net)
                  0.02    0.01    1.25 ^ frontend/_3788_/S (MUX2_X1)
     1    1.44    0.01    0.06    1.31 v frontend/_3788_/Z (MUX2_X1)
                                         frontend/_0014_ (net)
                  0.01    0.00    1.31 v frontend/fq._T_2_0_data[11]$_DFFE_PP_/D (DFF_X1)
                                  1.31   data arrival time

                  0.00    1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ frontend/fq._T_2_0_data[11]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_0_data[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
     3   12.56    0.02    0.09    0.09 v frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
                                         frontend/fq._T_1_0 (net)
                  0.02    0.00    0.09 v frontend/_5983_/S (MUX2_X2)
     2   11.26    0.02    0.07    0.17 ^ frontend/_5983_/Z (MUX2_X2)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.02    0.00    0.17 ^ core/_18838_/A (HA_X1)
     6   14.57    0.03    0.06    0.23 ^ core/_18838_/CO (HA_X1)
                                         core/_10037_[0] (net)
                  0.03    0.00    0.23 ^ place8532/A (BUF_X2)
     6   13.11    0.02    0.04    0.27 ^ place8532/Z (BUF_X2)
                                         net8532 (net)
                  0.02    0.00    0.27 ^ core/_10305_/S (MUX2_X1)
     2    2.78    0.01    0.06    0.34 v core/_10305_/Z (MUX2_X1)
                                         core/_04115_ (net)
                  0.01    0.00    0.34 v core/_10352_/B (MUX2_X2)
    11   28.03    0.02    0.08    0.42 v core/_10352_/Z (MUX2_X2)
                                         core/_04162_ (net)
                  0.02    0.00    0.42 v place8342/A (BUF_X4)
    10   23.46    0.01    0.04    0.45 v place8342/Z (BUF_X4)
                                         net8342 (net)
                  0.01    0.00    0.46 v core/_10354_/A3 (NAND3_X1)
     3    5.63    0.02    0.03    0.49 ^ core/_10354_/ZN (NAND3_X1)
                                         core/_04164_ (net)
                  0.02    0.00    0.49 ^ place8211/A (BUF_X2)
     7   16.27    0.02    0.04    0.53 ^ place8211/Z (BUF_X2)
                                         net8211 (net)
                  0.02    0.00    0.53 ^ core/_10657_/A2 (NOR3_X1)
     2    4.68    0.01    0.02    0.55 v core/_10657_/ZN (NOR3_X1)
                                         core/_04467_ (net)
                  0.01    0.00    0.55 v core/_10661_/B1 (AOI221_X2)
     3   11.59    0.07    0.10    0.65 ^ core/_10661_/ZN (AOI221_X2)
                                         core/_04471_ (net)
                  0.07    0.00    0.65 ^ place7962/A (BUF_X1)
     3    6.20    0.02    0.04    0.69 ^ place7962/Z (BUF_X1)
                                         net7962 (net)
                  0.02    0.00    0.69 ^ place7963/A (BUF_X1)
     3    6.85    0.02    0.04    0.73 ^ place7963/Z (BUF_X1)
                                         net7963 (net)
                  0.02    0.00    0.73 ^ core/_11133_/B (XOR2_X1)
     1    1.77    0.02    0.05    0.78 ^ core/_11133_/Z (XOR2_X1)
                                         core/_04936_ (net)
                  0.02    0.00    0.78 ^ core/_11134_/A2 (NOR2_X1)
     1    3.79    0.01    0.02    0.80 v core/_11134_/ZN (NOR2_X1)
                                         core/_04937_ (net)
                  0.01    0.00    0.80 v core/_11137_/A2 (NAND4_X1)
     2    2.88    0.02    0.02    0.82 ^ core/_11137_/ZN (NAND4_X1)
                                         core/_04940_ (net)
                  0.02    0.00    0.82 ^ core/_11145_/A2 (OAI22_X1)
     1    1.76    0.01    0.02    0.84 v core/_11145_/ZN (OAI22_X1)
                                         core/_04948_ (net)
                  0.01    0.00    0.84 v core/_11146_/A2 (AND2_X2)
     1    4.12    0.01    0.03    0.87 v core/_11146_/ZN (AND2_X2)
                                         core/_04949_ (net)
                  0.01    0.00    0.87 v core/_11303_/A2 (NOR3_X2)
     2    7.07    0.04    0.06    0.93 ^ core/_11303_/ZN (NOR3_X2)
                                         core/_05101_ (net)
                  0.04    0.00    0.93 ^ core/_18303_/A1 (NAND2_X1)
     2    5.87    0.02    0.03    0.96 v core/_18303_/ZN (NAND2_X1)
                                         core/_03684_ (net)
                  0.02    0.00    0.96 v core/_18740_/A (AOI221_X1)
     1    3.98    0.06    0.09    1.06 ^ core/_18740_/ZN (AOI221_X1)
                                         core_io_imem_resp_ready (net)
                  0.06    0.00    1.06 ^ place7264/A (BUF_X4)
     3   17.65    0.01    0.03    1.09 ^ place7264/Z (BUF_X4)
                                         net7264 (net)
                  0.01    0.00    1.09 ^ frontend/_3778_/A (INV_X4)
     4   13.46    0.01    0.01    1.11 v frontend/_3778_/ZN (INV_X4)
                                         frontend/_0602_ (net)
                  0.01    0.00    1.11 v place7261/A (BUF_X2)
     3   13.63    0.01    0.03    1.14 v place7261/Z (BUF_X2)
                                         net7261 (net)
                  0.01    0.00    1.14 v frontend/_3779_/B2 (OAI21_X4)
     4   32.53    0.05    0.06    1.20 ^ frontend/_3779_/ZN (OAI21_X4)
                                         frontend/_0603_ (net)
                  0.05    0.00    1.21 ^ place7254/A (BUF_X8)
    15   43.46    0.01    0.03    1.24 ^ place7254/Z (BUF_X8)
                                         net7254 (net)
                  0.02    0.01    1.25 ^ frontend/_3788_/S (MUX2_X1)
     1    1.44    0.01    0.06    1.31 v frontend/_3788_/Z (MUX2_X1)
                                         frontend/_0014_ (net)
                  0.01    0.00    1.31 v frontend/fq._T_2_0_data[11]$_DFFE_PP_/D (DFF_X1)
                                  1.31   data arrival time

                  0.00    1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ frontend/fq._T_2_0_data[11]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.08293811231851578

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4178

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
2.115434169769287

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1842

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 458

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_0_data[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
   0.09    0.09 v frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
   0.07    0.17 ^ frontend/_5983_/Z (MUX2_X2)
   0.07    0.23 ^ core/_18838_/CO (HA_X1)
   0.04    0.27 ^ place8532/Z (BUF_X2)
   0.06    0.34 v core/_10305_/Z (MUX2_X1)
   0.08    0.42 v core/_10352_/Z (MUX2_X2)
   0.04    0.45 v place8342/Z (BUF_X4)
   0.03    0.49 ^ core/_10354_/ZN (NAND3_X1)
   0.04    0.53 ^ place8211/Z (BUF_X2)
   0.02    0.55 v core/_10657_/ZN (NOR3_X1)
   0.10    0.65 ^ core/_10661_/ZN (AOI221_X2)
   0.05    0.69 ^ place7962/Z (BUF_X1)
   0.04    0.73 ^ place7963/Z (BUF_X1)
   0.05    0.78 ^ core/_11133_/Z (XOR2_X1)
   0.02    0.80 v core/_11134_/ZN (NOR2_X1)
   0.02    0.82 ^ core/_11137_/ZN (NAND4_X1)
   0.02    0.84 v core/_11145_/ZN (OAI22_X1)
   0.03    0.87 v core/_11146_/ZN (AND2_X2)
   0.06    0.93 ^ core/_11303_/ZN (NOR3_X2)
   0.03    0.96 v core/_18303_/ZN (NAND2_X1)
   0.09    1.06 ^ core/_18740_/ZN (AOI221_X1)
   0.03    1.09 ^ place7264/Z (BUF_X4)
   0.01    1.11 v frontend/_3778_/ZN (INV_X4)
   0.03    1.14 v place7261/Z (BUF_X2)
   0.06    1.20 ^ frontend/_3779_/ZN (OAI21_X4)
   0.04    1.24 ^ place7254/Z (BUF_X8)
   0.07    1.31 v frontend/_3788_/Z (MUX2_X1)
   0.00    1.31 v frontend/fq._T_2_0_data[11]$_DFFE_PP_/D (DFF_X1)
           1.31   data arrival time

   1.20    1.20   clock core_clock (rise edge)
   0.00    1.20   clock network delay (ideal)
   0.00    1.20   clock reconvergence pessimism
           1.20 ^ frontend/fq._T_2_0_data[11]$_DFFE_PP_/CK (DFF_X1)
  -0.04    1.16   library setup time
           1.16   data required time
---------------------------------------------------------
           1.16   data required time
          -1.31   data arrival time
---------------------------------------------------------
          -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/CK (DFF_X1)
   0.08    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/Q (DFF_X1)
   0.00    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/D (DFF_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.3081

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1488

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-11.375277

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.09e-02   4.38e-03   3.10e-04   3.56e-02  36.5%
Combinational          2.71e-02   3.02e-02   8.16e-04   5.82e-02  59.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  3.69e-03   0.00e+00   1.63e-04   3.85e-03   3.9%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.18e-02   3.46e-02   1.29e-03   9.77e-02 100.0%
                          63.2%      35.4%       1.3%
