INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FinalYearProject/vivadoProjects/fifo_design/fifo_design.srcs/sources_1/new/fifo_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_design
