Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: SIMULACION_MEM_MODULOINOUT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SIMULACION_MEM_MODULOINOUT.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SIMULACION_MEM_MODULOINOUT"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : SIMULACION_MEM_MODULOINOUT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ModuloInOut.v" in library work
Compiling verilog file "MEMORIA.v" in library work
Module <ModuloInOut> compiled
Compiling verilog file "SIMULACION_MEM_MODULOINOUT.v" in library work
Module <MEMORIA> compiled
Module <SIMULACION_MEM_MODULOINOUT> compiled
No errors in compilation
Analysis of file <"SIMULACION_MEM_MODULOINOUT.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SIMULACION_MEM_MODULOINOUT> in library <work>.

Analyzing hierarchy for module <MEMORIA> in library <work>.

Analyzing hierarchy for module <ModuloInOut> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SIMULACION_MEM_MODULOINOUT>.
Module <SIMULACION_MEM_MODULOINOUT> is correct for synthesis.
 
Analyzing module <MEMORIA> in library <work>.
WARNING:Xst:916 - "MEMORIA.v" line 36: Delay is ignored for synthesis.
INFO:Xst:1433 - Contents of array <mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:916 - "MEMORIA.v" line 37: Delay is ignored for synthesis.
INFO:Xst:1433 - Contents of array <mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:905 - "MEMORIA.v" line 34: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem>
Module <MEMORIA> is correct for synthesis.
 
Analyzing module <ModuloInOut> in library <work>.
Module <ModuloInOut> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MEMORIA>.
    Related source file is "MEMORIA.v".
WARNING:Xst:647 - Input <ADDR<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <mem_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <mem_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <mem_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <mem_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 36.
    Found 4-bit tristate buffer for signal <b>.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <MEMORIA> synthesized.


Synthesizing Unit <ModuloInOut>.
    Related source file is "ModuloInOut.v".
    Found 4-bit tristate buffer for signal <InOut>.
    Summary:
	inferred   4 Tristate(s).
Unit <ModuloInOut> synthesized.


Synthesizing Unit <SIMULACION_MEM_MODULOINOUT>.
    Related source file is "SIMULACION_MEM_MODULOINOUT.v".
Unit <SIMULACION_MEM_MODULOINOUT> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 4
 4-bit latch                                           : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 2
 4-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 4
 4-bit latch                                           : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2040 - Unit SIMULACION_MEM_MODULOINOUT: 4 multi-source signals are replaced by logic (pull-up yes): Salida<0>, Salida<1>, Salida<2>, Salida<3>.

Optimizing unit <SIMULACION_MEM_MODULOINOUT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SIMULACION_MEM_MODULOINOUT, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SIMULACION_MEM_MODULOINOUT.ngr
Top Level Output File Name         : SIMULACION_MEM_MODULOINOUT
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 21
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 12
#      MUXF5                       : 4
# FlipFlops/Latches                : 16
#      LDE                         : 12
#      LDE_1                       : 4
# IO Buffers                       : 11
#      IBUF                        : 7
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       13  out of   1920     0%  
 Number of Slice Flip Flops:             16  out of   3840     0%  
 Number of 4 input LUTs:                 17  out of   3840     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  11  out of    173     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
men/mem_3_cmp_eq0000(men/mem_3_cmp_eq00001:O)| NONE(*)(men/mem_3_3)   | 4     |
men/mem_2_cmp_eq0000(men/mem_2_cmp_eq00001:O)| NONE(*)(men/mem_2_3)   | 4     |
men/mem_1_cmp_eq0000(men/mem_1_cmp_eq00001:O)| NONE(*)(men/mem_1_3)   | 4     |
men/mem_0_not0001(men/mem_0_not00011:O)      | NONE(*)(men/mem_0_3)   | 4     |
---------------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.163ns (Maximum Frequency: 240.211MHz)
   Minimum input arrival time before clock: 4.812ns
   Maximum output required time after clock: 10.525ns
   Maximum combinational path delay: 11.174ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'men/mem_3_cmp_eq0000'
  Clock period: 4.036ns (frequency: 247.770MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.036ns (Levels of Logic = 3)
  Source:            men/mem_3_3 (LATCH)
  Destination:       men/mem_3_3 (LATCH)
  Source Clock:      men/mem_3_cmp_eq0000 falling
  Destination Clock: men/mem_3_cmp_eq0000 falling

  Data Path: men/mem_3_3 to men/mem_3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   0.869  men/mem_3_3 (men/mem_3_3)
     LUT3:I2->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_2_G (N7)
     MUXF5:I1->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5_2 (men/_varindex0000<3>)
     LUT3:I2->O            5   0.551   0.000  Salida<3>_MLTSRCEDGELogicTrst1 (Salida_3_OBUF)
     LDE:D                     0.203          men/mem_3_3
    ----------------------------------------
    Total                      4.036ns (2.298ns logic, 1.738ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'men/mem_2_cmp_eq0000'
  Clock period: 4.163ns (frequency: 240.211MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.163ns (Levels of Logic = 3)
  Source:            men/mem_2_3 (LATCH)
  Destination:       men/mem_2_3 (LATCH)
  Source Clock:      men/mem_2_cmp_eq0000 falling
  Destination Clock: men/mem_2_cmp_eq0000 falling

  Data Path: men/mem_2_3 to men/mem_2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   0.996  men/mem_2_3 (men/mem_2_3)
     LUT3:I1->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_2_G (N7)
     MUXF5:I1->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5_2 (men/_varindex0000<3>)
     LUT3:I2->O            5   0.551   0.000  Salida<3>_MLTSRCEDGELogicTrst1 (Salida_3_OBUF)
     LDE:D                     0.203          men/mem_2_3
    ----------------------------------------
    Total                      4.163ns (2.298ns logic, 1.865ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'men/mem_1_cmp_eq0000'
  Clock period: 4.036ns (frequency: 247.770MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.036ns (Levels of Logic = 3)
  Source:            men/mem_1_3 (LATCH)
  Destination:       men/mem_1_3 (LATCH)
  Source Clock:      men/mem_1_cmp_eq0000 falling
  Destination Clock: men/mem_1_cmp_eq0000 falling

  Data Path: men/mem_1_3 to men/mem_1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   0.869  men/mem_1_3 (men/mem_1_3)
     LUT3:I2->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_2_F (N6)
     MUXF5:I0->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5_2 (men/_varindex0000<3>)
     LUT3:I2->O            5   0.551   0.000  Salida<3>_MLTSRCEDGELogicTrst1 (Salida_3_OBUF)
     LDE:D                     0.203          men/mem_1_3
    ----------------------------------------
    Total                      4.036ns (2.298ns logic, 1.738ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'men/mem_0_not0001'
  Clock period: 4.163ns (frequency: 240.211MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.163ns (Levels of Logic = 3)
  Source:            men/mem_0_3 (LATCH)
  Destination:       men/mem_0_3 (LATCH)
  Source Clock:      men/mem_0_not0001 rising
  Destination Clock: men/mem_0_not0001 rising

  Data Path: men/mem_0_3 to men/mem_0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.633   0.996  men/mem_0_3 (men/mem_0_3)
     LUT3:I1->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_2_F (N6)
     MUXF5:I0->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5_2 (men/_varindex0000<3>)
     LUT3:I2->O            5   0.551   0.000  Salida<3>_MLTSRCEDGELogicTrst1 (Salida_3_OBUF)
     LDE_1:D                   0.203          men/mem_0_3
    ----------------------------------------
    Total                      4.163ns (2.298ns logic, 1.865ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'men/mem_3_cmp_eq0000'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              4.812ns (Levels of Logic = 4)
  Source:            ADDR<0> (PAD)
  Destination:       men/mem_3_3 (LATCH)
  Destination Clock: men/mem_3_cmp_eq0000 falling

  Data Path: ADDR<0> to men/mem_3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.821   1.457  ADDR_0_IBUF (ADDR_0_IBUF)
     LUT3:I0->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_F (N01)
     MUXF5:I0->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5 (men/_varindex0000<0>)
     LUT3:I2->O            5   0.551   0.000  Salida<0>_MLTSRCEDGELogicTrst1 (Salida_0_OBUF)
     LDE:D                     0.203          men/mem_3_0
    ----------------------------------------
    Total                      4.812ns (2.486ns logic, 2.326ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'men/mem_2_cmp_eq0000'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              4.812ns (Levels of Logic = 4)
  Source:            ADDR<0> (PAD)
  Destination:       men/mem_2_3 (LATCH)
  Destination Clock: men/mem_2_cmp_eq0000 falling

  Data Path: ADDR<0> to men/mem_2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.821   1.457  ADDR_0_IBUF (ADDR_0_IBUF)
     LUT3:I0->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_F (N01)
     MUXF5:I0->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5 (men/_varindex0000<0>)
     LUT3:I2->O            5   0.551   0.000  Salida<0>_MLTSRCEDGELogicTrst1 (Salida_0_OBUF)
     LDE:D                     0.203          men/mem_2_0
    ----------------------------------------
    Total                      4.812ns (2.486ns logic, 2.326ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'men/mem_1_cmp_eq0000'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              4.812ns (Levels of Logic = 4)
  Source:            ADDR<0> (PAD)
  Destination:       men/mem_1_3 (LATCH)
  Destination Clock: men/mem_1_cmp_eq0000 falling

  Data Path: ADDR<0> to men/mem_1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.821   1.457  ADDR_0_IBUF (ADDR_0_IBUF)
     LUT3:I0->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_F (N01)
     MUXF5:I0->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5 (men/_varindex0000<0>)
     LUT3:I2->O            5   0.551   0.000  Salida<0>_MLTSRCEDGELogicTrst1 (Salida_0_OBUF)
     LDE:D                     0.203          men/mem_1_0
    ----------------------------------------
    Total                      4.812ns (2.486ns logic, 2.326ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'men/mem_0_not0001'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              4.812ns (Levels of Logic = 4)
  Source:            ADDR<0> (PAD)
  Destination:       men/mem_0_3 (LATCH)
  Destination Clock: men/mem_0_not0001 rising

  Data Path: ADDR<0> to men/mem_0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.821   1.457  ADDR_0_IBUF (ADDR_0_IBUF)
     LUT3:I0->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_F (N01)
     MUXF5:I0->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5 (men/_varindex0000<0>)
     LUT3:I2->O            5   0.551   0.000  Salida<0>_MLTSRCEDGELogicTrst1 (Salida_0_OBUF)
     LDE_1:D                   0.203          men/mem_0_0
    ----------------------------------------
    Total                      4.812ns (2.486ns logic, 2.326ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'men/mem_0_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              10.525ns (Levels of Logic = 4)
  Source:            men/mem_0_3 (LATCH)
  Destination:       Salida<3> (PAD)
  Source Clock:      men/mem_0_not0001 rising

  Data Path: men/mem_0_3 to Salida<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.633   0.996  men/mem_0_3 (men/mem_0_3)
     LUT3:I1->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_2_F (N6)
     MUXF5:I0->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5_2 (men/_varindex0000<3>)
     LUT3:I2->O            5   0.551   0.921  Salida<3>_MLTSRCEDGELogicTrst1 (Salida_3_OBUF)
     OBUF:I->O                 5.644          Salida_3_OBUF (Salida<3>)
    ----------------------------------------
    Total                     10.525ns (7.739ns logic, 2.786ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'men/mem_1_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              10.398ns (Levels of Logic = 4)
  Source:            men/mem_1_3 (LATCH)
  Destination:       Salida<3> (PAD)
  Source Clock:      men/mem_1_cmp_eq0000 falling

  Data Path: men/mem_1_3 to Salida<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   0.869  men/mem_1_3 (men/mem_1_3)
     LUT3:I2->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_2_F (N6)
     MUXF5:I0->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5_2 (men/_varindex0000<3>)
     LUT3:I2->O            5   0.551   0.921  Salida<3>_MLTSRCEDGELogicTrst1 (Salida_3_OBUF)
     OBUF:I->O                 5.644          Salida_3_OBUF (Salida<3>)
    ----------------------------------------
    Total                     10.398ns (7.739ns logic, 2.659ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'men/mem_2_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              10.525ns (Levels of Logic = 4)
  Source:            men/mem_2_3 (LATCH)
  Destination:       Salida<3> (PAD)
  Source Clock:      men/mem_2_cmp_eq0000 falling

  Data Path: men/mem_2_3 to Salida<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   0.996  men/mem_2_3 (men/mem_2_3)
     LUT3:I1->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_2_G (N7)
     MUXF5:I1->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5_2 (men/_varindex0000<3>)
     LUT3:I2->O            5   0.551   0.921  Salida<3>_MLTSRCEDGELogicTrst1 (Salida_3_OBUF)
     OBUF:I->O                 5.644          Salida_3_OBUF (Salida<3>)
    ----------------------------------------
    Total                     10.525ns (7.739ns logic, 2.786ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'men/mem_3_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              10.398ns (Levels of Logic = 4)
  Source:            men/mem_3_3 (LATCH)
  Destination:       Salida<3> (PAD)
  Source Clock:      men/mem_3_cmp_eq0000 falling

  Data Path: men/mem_3_3 to Salida<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   0.869  men/mem_3_3 (men/mem_3_3)
     LUT3:I2->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_2_G (N7)
     MUXF5:I1->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5_2 (men/_varindex0000<3>)
     LUT3:I2->O            5   0.551   0.921  Salida<3>_MLTSRCEDGELogicTrst1 (Salida_3_OBUF)
     OBUF:I->O                 5.644          Salida_3_OBUF (Salida<3>)
    ----------------------------------------
    Total                     10.398ns (7.739ns logic, 2.659ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Delay:               11.174ns (Levels of Logic = 5)
  Source:            ADDR<0> (PAD)
  Destination:       Salida<3> (PAD)

  Data Path: ADDR<0> to Salida<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.821   1.457  ADDR_0_IBUF (ADDR_0_IBUF)
     LUT3:I0->O            1   0.551   0.000  men/Mmux__varindex0000_2_f5_F (N01)
     MUXF5:I0->O           1   0.360   0.869  men/Mmux__varindex0000_2_f5 (men/_varindex0000<0>)
     LUT3:I2->O            5   0.551   0.921  Salida<0>_MLTSRCEDGELogicTrst1 (Salida_0_OBUF)
     OBUF:I->O                 5.644          Salida_0_OBUF (Salida<0>)
    ----------------------------------------
    Total                     11.174ns (7.927ns logic, 3.247ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.04 secs
 
--> 

Total memory usage is 202044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    3 (   0 filtered)

