INFO-FLOW: Workspace E:/journal/tohpp/kur/sqi_ap/solution_SQIs opened at Tue Mar 26 17:23:53 +0800 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Vivado2021.3/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado2021.3/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.928 sec.
Execute       source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.036 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.361 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.165 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.165 seconds; current allocated memory: 0.352 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] Analyzing design file 'feature.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling feature.c as C
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang feature.c -foptimization-record-file=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Vivado2021.3/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/autopilot -I E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c -hls-platform-db-name=E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.c.clang.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.c.clang.err.log 
Command         ap_eval done; 0.118 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top overlay_fea -name=overlay_fea 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c -hls-platform-db-name=E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/clang.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.107 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c std=gnu99 -target fpga  -directive=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/.systemc_flag -fix-errors E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c std=gnu99 -target fpga  -directive=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/all.directive.json -fix-errors E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c.clang-tidy.loop-label.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c.clang-tidy.loop-label.err.log 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c.xilinx-dataflow-lawyer.diag.yml E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c.xilinx-dataflow-lawyer.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/autopilot -I E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.bc -hls-platform-db-name=E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c.clang.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.pp.0.c.clang.err.log 
Command         ap_eval done; 0.114 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.221 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.0.bc -args  "E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.g.bc"  
Execute           ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.g.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.0.bc > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.1.lower.bc -args E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.1.lower.bc > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.2.m1.bc -args E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Vivado2021.3/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc E:/Vivado2021.3/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Vivado2021.3/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc E:/Vivado2021.3/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.2.m1.bc > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.714 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.716 sec.
Execute         run_link_or_opt -opt -out E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.3.fpc.bc -args E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=overlay_fea -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=overlay_fea -reflow-float-conversion -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.3.fpc.bc > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.66 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.662 sec.
Execute         run_link_or_opt -out E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.4.m2.bc -args E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Vivado2021.3/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Vivado2021.3/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.4.m2.bc > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.5.gdce.bc -args E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=overlay_fea 
Execute           ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=overlay_fea -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.5.gdce.bc > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=overlay_fea -mllvm -hls-db-dir -mllvm E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.5.gdce.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.137 sec.
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'mean_calc' into 'ksqi_calc' (feature.c:21:0)
INFO: [HLS 214-178] Inlining function 'ksqi_calc' into 'overlay_fea' (feature.c:39:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 2000 and bit width 32 in loop 'anonymous'(feature.c:43:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (feature.c:43:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.722 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.221 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top overlay_fea -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.0.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.1.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.2.prechk.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.221 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.g.1.bc to E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.o.1.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'overlay_fea' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop_mean' (feature.c:11) in function 'overlay_fea' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop_kur' (feature.c:22) in function 'overlay_fea' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.o.1.tmp.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.221 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.o.2.bc -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.221 GB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 3.493 sec.
Execute       ap_eval exec zip -j E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'overlay_fea' ...
Execute         ap_set_top_model overlay_fea 
Execute         get_model_list overlay_fea -filter all-wo-channel -topdown 
Execute         preproc_iomode -model overlay_fea 
Execute         preproc_iomode -model overlay_fea_Pipeline_Loop_kur 
Execute         preproc_iomode -model overlay_fea_Pipeline_Loop_mean 
Execute         preproc_iomode -model overlay_fea_Pipeline_1 
Execute         get_model_list overlay_fea -filter all-wo-channel 
INFO-FLOW: Model list for configure: overlay_fea_Pipeline_1 overlay_fea_Pipeline_Loop_mean overlay_fea_Pipeline_Loop_kur overlay_fea
INFO-FLOW: Configuring Module : overlay_fea_Pipeline_1 ...
Execute         set_default_model overlay_fea_Pipeline_1 
Execute         apply_spec_resource_limit overlay_fea_Pipeline_1 
INFO-FLOW: Configuring Module : overlay_fea_Pipeline_Loop_mean ...
Execute         set_default_model overlay_fea_Pipeline_Loop_mean 
Execute         apply_spec_resource_limit overlay_fea_Pipeline_Loop_mean 
INFO-FLOW: Configuring Module : overlay_fea_Pipeline_Loop_kur ...
Execute         set_default_model overlay_fea_Pipeline_Loop_kur 
Execute         apply_spec_resource_limit overlay_fea_Pipeline_Loop_kur 
INFO-FLOW: Configuring Module : overlay_fea ...
Execute         set_default_model overlay_fea 
Execute         apply_spec_resource_limit overlay_fea 
INFO-FLOW: Model list for preprocess: overlay_fea_Pipeline_1 overlay_fea_Pipeline_Loop_mean overlay_fea_Pipeline_Loop_kur overlay_fea
INFO-FLOW: Preprocessing Module: overlay_fea_Pipeline_1 ...
Execute         set_default_model overlay_fea_Pipeline_1 
Execute         cdfg_preprocess -model overlay_fea_Pipeline_1 
Execute         rtl_gen_preprocess overlay_fea_Pipeline_1 
INFO-FLOW: Preprocessing Module: overlay_fea_Pipeline_Loop_mean ...
Execute         set_default_model overlay_fea_Pipeline_Loop_mean 
Execute         cdfg_preprocess -model overlay_fea_Pipeline_Loop_mean 
Execute         rtl_gen_preprocess overlay_fea_Pipeline_Loop_mean 
INFO-FLOW: Preprocessing Module: overlay_fea_Pipeline_Loop_kur ...
Execute         set_default_model overlay_fea_Pipeline_Loop_kur 
Execute         cdfg_preprocess -model overlay_fea_Pipeline_Loop_kur 
Execute         rtl_gen_preprocess overlay_fea_Pipeline_Loop_kur 
INFO-FLOW: Preprocessing Module: overlay_fea ...
Execute         set_default_model overlay_fea 
Execute         cdfg_preprocess -model overlay_fea 
Execute         rtl_gen_preprocess overlay_fea 
INFO-FLOW: Model list for synthesis: overlay_fea_Pipeline_1 overlay_fea_Pipeline_Loop_mean overlay_fea_Pipeline_Loop_kur overlay_fea
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'overlay_fea_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model overlay_fea_Pipeline_1 
Execute         schedule -model overlay_fea_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.221 GB.
Execute         syn_report -verbosereport -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling overlay_fea_Pipeline_1.
Execute         set_default_model overlay_fea_Pipeline_1 
Execute         bind -model overlay_fea_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.221 GB.
Execute         syn_report -verbosereport -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding overlay_fea_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'overlay_fea_Pipeline_Loop_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model overlay_fea_Pipeline_Loop_mean 
Execute         schedule -model overlay_fea_Pipeline_Loop_mean 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_mean'.
WARNING: [HLS 200-880] The II Violation in module 'overlay_fea_Pipeline_Loop_mean' (loop 'Loop_mean'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln15', feature.c:15) of variable 'sum', feature.c:15 on local variable 'sum' and 'load' operation ('sum_load', feature.c:15) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'overlay_fea_Pipeline_Loop_mean' (loop 'Loop_mean'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln15', feature.c:15) of variable 'sum', feature.c:15 on local variable 'sum' and 'load' operation ('sum_load', feature.c:15) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'overlay_fea_Pipeline_Loop_mean' (loop 'Loop_mean'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln15', feature.c:15) of variable 'sum', feature.c:15 on local variable 'sum' and 'load' operation ('sum_load', feature.c:15) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'overlay_fea_Pipeline_Loop_mean' (loop 'Loop_mean'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln15', feature.c:15) of variable 'sum', feature.c:15 on local variable 'sum' and 'load' operation ('sum_load', feature.c:15) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'Loop_mean'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.221 GB.
Execute         syn_report -verbosereport -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.sched.adb -f 
INFO-FLOW: Finish scheduling overlay_fea_Pipeline_Loop_mean.
Execute         set_default_model overlay_fea_Pipeline_Loop_mean 
Execute         bind -model overlay_fea_Pipeline_Loop_mean 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.221 GB.
Execute         syn_report -verbosereport -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.bind.adb -f 
INFO-FLOW: Finish binding overlay_fea_Pipeline_Loop_mean.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'overlay_fea_Pipeline_Loop_kur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model overlay_fea_Pipeline_Loop_kur 
Execute         schedule -model overlay_fea_Pipeline_Loop_kur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_kur'.
WARNING: [HLS 200-880] The II Violation in module 'overlay_fea_Pipeline_Loop_kur' (loop 'Loop_kur'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('m2_write_ln31', feature.c:31) of variable 'm2', feature.c:31 on local variable 'm2' and 'load' operation ('m2_load', feature.c:31) on local variable 'm2'.
WARNING: [HLS 200-880] The II Violation in module 'overlay_fea_Pipeline_Loop_kur' (loop 'Loop_kur'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('m2_write_ln31', feature.c:31) of variable 'm2', feature.c:31 on local variable 'm2' and 'load' operation ('m2_load', feature.c:31) on local variable 'm2'.
WARNING: [HLS 200-880] The II Violation in module 'overlay_fea_Pipeline_Loop_kur' (loop 'Loop_kur'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('m2_write_ln31', feature.c:31) of variable 'm2', feature.c:31 on local variable 'm2' and 'load' operation ('m2_load', feature.c:31) on local variable 'm2'.
WARNING: [HLS 200-880] The II Violation in module 'overlay_fea_Pipeline_Loop_kur' (loop 'Loop_kur'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('m2_write_ln31', feature.c:31) of variable 'm2', feature.c:31 on local variable 'm2' and 'load' operation ('m2_load', feature.c:31) on local variable 'm2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 21, loop 'Loop_kur'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.221 GB.
Execute         syn_report -verbosereport -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.sched.adb -f 
INFO-FLOW: Finish scheduling overlay_fea_Pipeline_Loop_kur.
Execute         set_default_model overlay_fea_Pipeline_Loop_kur 
Execute         bind -model overlay_fea_Pipeline_Loop_kur 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.221 GB.
Execute         syn_report -verbosereport -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.bind.adb -f 
INFO-FLOW: Finish binding overlay_fea_Pipeline_Loop_kur.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'overlay_fea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model overlay_fea 
Execute         schedule -model overlay_fea 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.221 GB.
Execute         syn_report -verbosereport -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.121 sec.
Execute         db_write -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.sched.adb -f 
INFO-FLOW: Finish scheduling overlay_fea.
Execute         set_default_model overlay_fea 
Execute         bind -model overlay_fea 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.221 GB.
Execute         syn_report -verbosereport -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.bind.adb -f 
INFO-FLOW: Finish binding overlay_fea.
Execute         get_model_list overlay_fea -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess overlay_fea_Pipeline_1 
Execute         rtl_gen_preprocess overlay_fea_Pipeline_Loop_mean 
Execute         rtl_gen_preprocess overlay_fea_Pipeline_Loop_kur 
Execute         rtl_gen_preprocess overlay_fea 
INFO-FLOW: Model list for RTL generation: overlay_fea_Pipeline_1 overlay_fea_Pipeline_Loop_mean overlay_fea_Pipeline_Loop_kur overlay_fea
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'overlay_fea_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model overlay_fea_Pipeline_1 -top_prefix overlay_fea_ -sub_prefix overlay_fea_ -mg_file E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'overlay_fea_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'overlay_fea_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'overlay_fea_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.221 GB.
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute         gen_rtl overlay_fea_Pipeline_1 -style xilinx -f -lang vhdl -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/vhdl/overlay_fea_overlay_fea_Pipeline_1 
Execute         gen_rtl overlay_fea_Pipeline_1 -style xilinx -f -lang vlog -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/verilog/overlay_fea_overlay_fea_Pipeline_1 
Execute         syn_report -csynth -model overlay_fea_Pipeline_1 -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/overlay_fea_Pipeline_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model overlay_fea_Pipeline_1 -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/overlay_fea_Pipeline_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model overlay_fea_Pipeline_1 -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model overlay_fea_Pipeline_1 -f -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.adb 
Execute         db_write -model overlay_fea_Pipeline_1 -bindview -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info overlay_fea_Pipeline_1 -p E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'overlay_fea_Pipeline_Loop_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model overlay_fea_Pipeline_Loop_mean -top_prefix overlay_fea_ -sub_prefix overlay_fea_ -mg_file E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'overlay_fea_Pipeline_Loop_mean' pipeline 'Loop_mean' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'overlay_fea_Pipeline_Loop_mean'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.221 GB.
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute         gen_rtl overlay_fea_Pipeline_Loop_mean -style xilinx -f -lang vhdl -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/vhdl/overlay_fea_overlay_fea_Pipeline_Loop_mean 
Execute         gen_rtl overlay_fea_Pipeline_Loop_mean -style xilinx -f -lang vlog -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/verilog/overlay_fea_overlay_fea_Pipeline_Loop_mean 
Execute         syn_report -csynth -model overlay_fea_Pipeline_Loop_mean -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/overlay_fea_Pipeline_Loop_mean_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model overlay_fea_Pipeline_Loop_mean -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/overlay_fea_Pipeline_Loop_mean_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model overlay_fea_Pipeline_Loop_mean -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model overlay_fea_Pipeline_Loop_mean -f -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.adb 
Execute         db_write -model overlay_fea_Pipeline_Loop_mean -bindview -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info overlay_fea_Pipeline_Loop_mean -p E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'overlay_fea_Pipeline_Loop_kur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model overlay_fea_Pipeline_Loop_kur -top_prefix overlay_fea_ -sub_prefix overlay_fea_ -mg_file E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'overlay_fea_Pipeline_Loop_kur' pipeline 'Loop_kur' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'overlay_fea_Pipeline_Loop_kur'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.221 GB.
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute         gen_rtl overlay_fea_Pipeline_Loop_kur -style xilinx -f -lang vhdl -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/vhdl/overlay_fea_overlay_fea_Pipeline_Loop_kur 
Execute         gen_rtl overlay_fea_Pipeline_Loop_kur -style xilinx -f -lang vlog -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/verilog/overlay_fea_overlay_fea_Pipeline_Loop_kur 
Execute         syn_report -csynth -model overlay_fea_Pipeline_Loop_kur -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/overlay_fea_Pipeline_Loop_kur_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model overlay_fea_Pipeline_Loop_kur -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/overlay_fea_Pipeline_Loop_kur_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model overlay_fea_Pipeline_Loop_kur -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model overlay_fea_Pipeline_Loop_kur -f -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.adb 
Execute         db_write -model overlay_fea_Pipeline_Loop_kur -bindview -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info overlay_fea_Pipeline_Loop_kur -p E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'overlay_fea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model overlay_fea -top_prefix  -sub_prefix overlay_fea_ -mg_file E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'overlay_fea/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'overlay_fea/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'overlay_fea/length_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'overlay_fea/kSQI' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'overlay_fea' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'overlay_fea'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.221 GB.
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute         gen_rtl overlay_fea -istop -style xilinx -f -lang vhdl -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/vhdl/overlay_fea 
Execute         gen_rtl overlay_fea -istop -style xilinx -f -lang vlog -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/verilog/overlay_fea 
Execute         syn_report -csynth -model overlay_fea -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/overlay_fea_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model overlay_fea -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/overlay_fea_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model overlay_fea -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model overlay_fea -f -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.adb 
Execute         db_write -model overlay_fea -bindview -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info overlay_fea -p E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea 
Execute         export_constraint_db -f -tool general -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.constraint.tcl 
Execute         syn_report -designview -model overlay_fea -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.design.xml 
Execute         syn_report -csynthDesign -model overlay_fea -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model overlay_fea -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model overlay_fea -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks overlay_fea 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain overlay_fea 
INFO-FLOW: Model list for RTL component generation: overlay_fea_Pipeline_1 overlay_fea_Pipeline_Loop_mean overlay_fea_Pipeline_Loop_kur overlay_fea
INFO-FLOW: Handling components in module [overlay_fea_Pipeline_1] ... 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component overlay_fea_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model overlay_fea_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [overlay_fea_Pipeline_Loop_mean] ... 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.compgen.tcl 
INFO-FLOW: Found component overlay_fea_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model overlay_fea_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [overlay_fea_Pipeline_Loop_kur] ... 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.compgen.tcl 
INFO-FLOW: Found component overlay_fea_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model overlay_fea_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [overlay_fea] ... 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.compgen.tcl 
INFO-FLOW: Found component overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component overlay_fea_sitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model overlay_fea_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component overlay_fea_buff_RAM_AUTO_1R1W.
INFO-FLOW: Append model overlay_fea_buff_RAM_AUTO_1R1W
INFO-FLOW: Found component overlay_fea_control_s_axi.
INFO-FLOW: Append model overlay_fea_control_s_axi
INFO-FLOW: Found component overlay_fea_gmem_m_axi.
INFO-FLOW: Append model overlay_fea_gmem_m_axi
INFO-FLOW: Append model overlay_fea_Pipeline_1
INFO-FLOW: Append model overlay_fea_Pipeline_Loop_mean
INFO-FLOW: Append model overlay_fea_Pipeline_Loop_kur
INFO-FLOW: Append model overlay_fea
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: overlay_fea_flow_control_loop_pipe_sequential_init overlay_fea_flow_control_loop_pipe_sequential_init overlay_fea_flow_control_loop_pipe_sequential_init overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1 overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1 overlay_fea_sitofp_32ns_32_6_no_dsp_1 overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1 overlay_fea_buff_RAM_AUTO_1R1W overlay_fea_control_s_axi overlay_fea_gmem_m_axi overlay_fea_Pipeline_1 overlay_fea_Pipeline_Loop_mean overlay_fea_Pipeline_Loop_kur overlay_fea
INFO-FLOW: Generating E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model overlay_fea_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model overlay_fea_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model overlay_fea_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model overlay_fea_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model overlay_fea_buff_RAM_AUTO_1R1W
INFO-FLOW: To file: write model overlay_fea_control_s_axi
INFO-FLOW: To file: write model overlay_fea_gmem_m_axi
INFO-FLOW: To file: write model overlay_fea_Pipeline_1
INFO-FLOW: To file: write model overlay_fea_Pipeline_Loop_mean
INFO-FLOW: To file: write model overlay_fea_Pipeline_Loop_kur
INFO-FLOW: To file: write model overlay_fea
INFO-FLOW: Generating E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/vhdl' dstVlogDir='E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/vlog' tclDir='E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db' modelList='overlay_fea_flow_control_loop_pipe_sequential_init
overlay_fea_flow_control_loop_pipe_sequential_init
overlay_fea_flow_control_loop_pipe_sequential_init
overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1
overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1
overlay_fea_sitofp_32ns_32_6_no_dsp_1
overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1
overlay_fea_buff_RAM_AUTO_1R1W
overlay_fea_control_s_axi
overlay_fea_gmem_m_axi
overlay_fea_Pipeline_1
overlay_fea_Pipeline_Loop_mean
overlay_fea_Pipeline_Loop_kur
overlay_fea
' expOnly='0'
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.compgen.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.compgen.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.compgen.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'overlay_fea_buff_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.221 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='overlay_fea_flow_control_loop_pipe_sequential_init
overlay_fea_flow_control_loop_pipe_sequential_init
overlay_fea_flow_control_loop_pipe_sequential_init
overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1
overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1
overlay_fea_sitofp_32ns_32_6_no_dsp_1
overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1
overlay_fea_buff_RAM_AUTO_1R1W
overlay_fea_control_s_axi
overlay_fea_gmem_m_axi
overlay_fea_Pipeline_1
overlay_fea_Pipeline_Loop_mean
overlay_fea_Pipeline_Loop_kur
overlay_fea
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/top-io-be.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.compgen.dataonly.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.compgen.dataonly.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_1.tbgen.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_mean.tbgen.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea_Pipeline_Loop_kur.tbgen.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.constraint.tcl 
Execute         sc_get_clocks overlay_fea 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/impl/misc/overlay_fea_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/impl/misc/overlay_fea_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/impl/misc/overlay_fea_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/impl/misc/overlay_fea_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE overlay_fea LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE overlay_fea LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0}' bind_report_dict='TOP overlay_fea DATA {overlay_fea {DEPTH 1 CHILDREN {overlay_fea_Pipeline_1 overlay_fea_Pipeline_Loop_mean overlay_fea_Pipeline_Loop_kur} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_U SOURCE feature.c:42 VARIABLE buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U16 SOURCE feature.c:17 VARIABLE div_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U15 SOURCE feature.c:35 VARIABLE mul3_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U16 SOURCE feature.c:35 VARIABLE div_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U16 SOURCE feature.c:35 VARIABLE div4_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 5 BRAM 8 URAM 0}} overlay_fea_Pipeline_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_94_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} overlay_fea_Pipeline_Loop_mean {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_93_p2 SOURCE feature.c:12 VARIABLE add_ln12 LOOP Loop_mean BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} overlay_fea_Pipeline_Loop_kur {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_131_p2 SOURCE feature.c:26 VARIABLE add_ln26 LOOP Loop_kur BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.221 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for overlay_fea.
INFO: [VLOG 209-307] Generating Verilog RTL for overlay_fea.
Execute         syn_report -model overlay_fea -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 1.709 sec.
Command     csynth_design done; 5.24 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.24 seconds; current allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl
Execute       source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2021.3/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -target x86_64-w64-mingw32 --sysroot E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang -foptimization-record-file=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature_test.c.clang.autosim-tb.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I E:/Vivado2021.3/Vitis_HLS/2021.2/include -I E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/systemc/include E:/journal/tohpp/kur/feature_test.c -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/./sim/autowrap/testbench/feature_test.c_pre.c -std=gnu89 -D__DSP48E1__ > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature_test.c.clang.autosim-tb.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature_test.c.clang.autosim-tb.err.log 
INFO-FLOW: TB processing: E:/journal/tohpp/kur/feature_test.c E:/journal/tohpp/kur/sqi_ap/solution_SQIs/./sim/autowrap/testbench/feature_test.c_pre.c
Execute       clang_tidy xilinx-tb-process -desc tb-process E:/journal/tohpp/kur/sqi_ap/solution_SQIs/./sim/autowrap/testbench/feature_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/journal/tohpp/kur/sqi_ap/solution_SQIs/./sim/autowrap/testbench/feature_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_eval exec -ignorestderr E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -target x86_64-w64-mingw32 --sysroot E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang -foptimization-record-file=E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.c.clang.autosim-tb.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I E:/Vivado2021.3/Vitis_HLS/2021.2/include -I E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/systemc/include E:/journal/tohpp/kur/feature.c -o E:/journal/tohpp/kur/sqi_ap/solution_SQIs/./sim/autowrap/testbench/feature.c_pre.c -std=gnu89 -D__DSP48E1__ > E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.c.clang.autosim-tb.out.log 2> E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/feature.c.clang.autosim-tb.err.log 
INFO-FLOW: TB processing: E:/journal/tohpp/kur/feature.c E:/journal/tohpp/kur/sqi_ap/solution_SQIs/./sim/autowrap/testbench/feature.c_pre.c
Execute       clang_tidy xilinx-tb-process -desc tb-process E:/journal/tohpp/kur/sqi_ap/solution_SQIs/./sim/autowrap/testbench/feature.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec E:/Vivado2021.3/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/journal/tohpp/kur/sqi_ap/solution_SQIs/./sim/autowrap/testbench/feature.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/global.setting.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 1.249 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       source E:/journal/tohpp/kur/sqi_ap/solution_SQIs/.autopilot/db/overlay_fea.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 17.498 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 43.731 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 43.731 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
