<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1057" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1057{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1057{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1057{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1057{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1057{left:96px;bottom:1038px;letter-spacing:0.08px;word-spacing:-0.48px;}
#t6_1057{left:96px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t7_1057{left:96px;bottom:977px;letter-spacing:0.14px;}
#t8_1057{left:168px;bottom:977px;letter-spacing:0.13px;word-spacing:0.01px;}
#t9_1057{left:96px;bottom:942px;letter-spacing:0.11px;word-spacing:-0.42px;}
#ta_1057{left:96px;bottom:921px;letter-spacing:0.08px;word-spacing:-0.43px;}
#tb_1057{left:96px;bottom:899px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tc_1057{left:96px;bottom:878px;letter-spacing:0.16px;}
#td_1057{left:96px;bottom:843px;letter-spacing:0.12px;word-spacing:-0.44px;}
#te_1057{left:96px;bottom:821px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tf_1057{left:96px;bottom:782px;letter-spacing:0.14px;}
#tg_1057{left:168px;bottom:782px;letter-spacing:0.09px;word-spacing:0.12px;}
#th_1057{left:96px;bottom:746px;letter-spacing:0.04px;word-spacing:-0.36px;}
#ti_1057{left:96px;bottom:725px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tj_1057{left:96px;bottom:704px;letter-spacing:0.13px;word-spacing:-1.06px;}
#tk_1057{left:346px;bottom:704px;letter-spacing:0.13px;word-spacing:-1.15px;}
#tl_1057{left:96px;bottom:682px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tm_1057{left:96px;bottom:661px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tn_1057{left:96px;bottom:639px;letter-spacing:0.14px;word-spacing:-0.49px;}
#to_1057{left:96px;bottom:618px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_1057{left:96px;bottom:597px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_1057{left:96px;bottom:562px;letter-spacing:0.09px;word-spacing:-0.41px;}
#tr_1057{left:96px;bottom:531px;letter-spacing:0.13px;}
#ts_1057{left:124px;bottom:531px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tt_1057{left:96px;bottom:500px;letter-spacing:0.12px;}
#tu_1057{left:124px;bottom:500px;letter-spacing:0.15px;word-spacing:1.64px;}
#tv_1057{left:124px;bottom:479px;letter-spacing:0.13px;}
#tw_1057{left:96px;bottom:444px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tx_1057{left:96px;bottom:422px;letter-spacing:0.07px;word-spacing:-0.43px;}
#ty_1057{left:96px;bottom:401px;letter-spacing:0.09px;word-spacing:-0.9px;}
#tz_1057{left:601px;bottom:401px;letter-spacing:0.11px;word-spacing:-0.86px;}
#t10_1057{left:96px;bottom:380px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t11_1057{left:96px;bottom:345px;letter-spacing:0.08px;word-spacing:-0.42px;}
#t12_1057{left:272px;bottom:345px;letter-spacing:0.16px;}
#t13_1057{left:373px;bottom:345px;letter-spacing:0.08px;word-spacing:-0.42px;}
#t14_1057{left:96px;bottom:323px;letter-spacing:0.13px;word-spacing:-0.58px;}
#t15_1057{left:214px;bottom:323px;letter-spacing:0.14px;}
#t16_1057{left:300px;bottom:323px;letter-spacing:0.08px;word-spacing:-0.43px;}
#t17_1057{left:96px;bottom:302px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t18_1057{left:96px;bottom:280px;letter-spacing:0.14px;word-spacing:-0.51px;}
#t19_1057{left:96px;bottom:241px;letter-spacing:0.14px;}
#t1a_1057{left:167px;bottom:241px;letter-spacing:0.07px;word-spacing:0.09px;}
#t1b_1057{left:96px;bottom:205px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t1c_1057{left:96px;bottom:184px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1d_1057{left:96px;bottom:163px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1e_1057{left:96px;bottom:141px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t1f_1057{left:96px;bottom:120px;letter-spacing:0.05px;word-spacing:-0.36px;}
#t1g_1057{left:252px;bottom:120px;}
#t1h_1057{left:258px;bottom:120px;letter-spacing:0.13px;}
#t1i_1057{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1057{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1057{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1057{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1057{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1057{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1057{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1057{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_1057{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1057" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1057Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1057" style="-webkit-user-select: none;"><object width="935" height="1210" data="1057/1057.svg" type="image/svg+xml" id="pdf1057" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1057" class="t s1_1057">Secure Virtual Machine </span><span id="t2_1057" class="t s2_1057">602 </span>
<span id="t3_1057" class="t s3_1057">24593—Rev. 3.41—June 2023 </span><span id="t4_1057" class="t s3_1057">AMD64 Technology </span>
<span id="t5_1057" class="t s4_1057">manage the lifecycle events of SEV-SNP VMs. See the SEV-SNP ABI specification (PID#56860) on </span>
<span id="t6_1057" class="t s4_1057">AMD’s website for more details. </span>
<span id="t7_1057" class="t s5_1057">15.36.1 </span><span id="t8_1057" class="t s5_1057">Determining Support for SEV-SNP </span>
<span id="t9_1057" class="t s4_1057">Support for SEV-SNP can be determined by reading CPUID Fn8000_001F[EAX] as described in </span>
<span id="ta_1057" class="t s4_1057">Section 15.34.1. Bit 4 indicates support for SEV-SNP, while bit 5 indicates support for VMPLs. The </span>
<span id="tb_1057" class="t s4_1057">number of VMPLs available in an implementation is indicated in bits 15:12 of CPUID </span>
<span id="tc_1057" class="t s4_1057">Fn8000_001F[EBX]. </span>
<span id="td_1057" class="t s4_1057">CPUID Fn8000_001F[EAX] also indicates support for additional security features used with SEV- </span>
<span id="te_1057" class="t s4_1057">SNP guests, which are described in the following sections. </span>
<span id="tf_1057" class="t s5_1057">15.36.2 </span><span id="tg_1057" class="t s5_1057">Enabling SEV-SNP </span>
<span id="th_1057" class="t s4_1057">SEV-SNP depends on SEV for confidentiality protection. Before enabling SEV-SNP, the </span>
<span id="ti_1057" class="t s4_1057">MemEncryptionModEn bit in MSR C001_0010 (SYSCFG) must be set, and all programming </span>
<span id="tj_1057" class="t s4_1057">requirements described in Section </span><span id="tk_1057" class="t s4_1057">15.34.3 must be satisfied. After SecureNestedPagingEn is set to 1 in </span>
<span id="tl_1057" class="t s4_1057">MSR C001_0010, certain MSRs may no longer be modified. This includes the fixed range MTRR </span>
<span id="tm_1057" class="t s4_1057">registers (see Section 7.7.2), the IORR registers (see Section 7.9.2), the TOP_MEM and TOP_MEM2 </span>
<span id="tn_1057" class="t s4_1057">registers (see Section 7.9.4), as well as the SYS_CFG MSR. Attempts to write the SYS_CFG MSR </span>
<span id="to_1057" class="t s4_1057">after SecureNestedPagingEn is set to 1 will be ignored while attempts to write the other MSRs </span>
<span id="tp_1057" class="t s4_1057">mentioned will result in #GP(0). </span>
<span id="tq_1057" class="t s4_1057">Enabling SEV-SNP requires a two-step initialization procedure: </span>
<span id="tr_1057" class="t s4_1057">1. </span><span id="ts_1057" class="t s4_1057">Construct the Reverse Map Table (RMP) as described in Section 15.36.4. </span>
<span id="tt_1057" class="t s4_1057">2. </span><span id="tu_1057" class="t s4_1057">Set VMPLEn and SecureNestedPagingEn in MSR C001_0010 (SYSCFG) on every core in the </span>
<span id="tv_1057" class="t s4_1057">system. </span>
<span id="tw_1057" class="t s4_1057">After the SEV-SNP feature has been globally enabled, SEV-SNP can be activated on a per-VM basis </span>
<span id="tx_1057" class="t s4_1057">by setting bit 0 of the SEV_FEATURES field at offset 3B0h of the VMSA during VM creation. SEV- </span>
<span id="ty_1057" class="t s4_1057">SNP activated VMs must also enable SEV-ES as described in Section </span><span id="tz_1057" class="t s4_1057">15.35.2 and SEV as described in </span>
<span id="t10_1057" class="t s4_1057">Section 15.34.3. </span>
<span id="t11_1057" class="t s4_1057">In this chapter, the term </span><span id="t12_1057" class="t s6_1057">SNP-enabled </span><span id="t13_1057" class="t s4_1057">indicates that SEV-SNP is globally enabled in the SYSCFG </span>
<span id="t14_1057" class="t s4_1057">MSR. The term </span><span id="t15_1057" class="t s6_1057">SNP-active </span><span id="t16_1057" class="t s4_1057">indicates that SEV-SNP is enabled for a specific VM in the </span>
<span id="t17_1057" class="t s4_1057">SEV_FEATURES field of its VMSA. While SNP-enabled systems support both SNP-active and non- </span>
<span id="t18_1057" class="t s4_1057">SNP-active VMs, SNP-active VMs can only run on SNP-enabled systems. </span>
<span id="t19_1057" class="t s5_1057">15.36.3 </span><span id="t1a_1057" class="t s5_1057">Reverse Map Table </span>
<span id="t1b_1057" class="t s4_1057">The Reverse Map Table (RMP) is a structure shared globally by all logical processors that resides in </span>
<span id="t1c_1057" class="t s4_1057">system memory and is used to ensure a one-to-one mapping between system physical addresses and </span>
<span id="t1d_1057" class="t s4_1057">guest physical addresses. Each page of physical memory that is potentially assignable to guests has </span>
<span id="t1e_1057" class="t s4_1057">one entry within the RMP. RMP entries contain the security attributes of the system physical page as </span>
<span id="t1f_1057" class="t s4_1057">described in Table 15</span><span id="t1g_1057" class="t s7_1057">-</span><span id="t1h_1057" class="t s4_1057">36. </span>
<span id="t1i_1057" class="t s8_1057">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
