--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\SUTD\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9119766 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.270ns.
--------------------------------------------------------------------------------
Slack:                  0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.235ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X7Y14.D2       net (fanout=5)        1.507   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X7Y14.D        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       M_alu_s[15]_GND_1_o_equal_21_o<15>1
    SLICE_X8Y13.C6       net (fanout=3)        0.662   M_alu_s[15]_GND_1_o_equal_21_o
    SLICE_X8Y13.C        Tilo                  0.255   M_alu_s[15]_PWR_1_o_equal_19_o<15>1
                                                       M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A1      net (fanout=1)        0.767   M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9_SW1
    SLICE_X10Y12.B6      net (fanout=1)        0.143   N82
    SLICE_X10Y12.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X10Y12.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd1-In
    SLICE_X10Y12.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.235ns (6.504ns logic, 12.731ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.057ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X7Y14.A3       net (fanout=1)        1.442   alu/M_mul_s[2]
    SLICE_X7Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       alu/Mmux_s106
    SLICE_X8Y19.A1       net (fanout=9)        1.675   M_alu_s[2]
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.057ns (6.283ns logic, 12.774ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.021ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y11.B5       net (fanout=2)        2.023   alu/M_mul_s[1]
    SLICE_X8Y11.B        Tilo                  0.254   N133
                                                       alu/Mmux_s95
    SLICE_X8Y19.A3       net (fanout=7)        1.063   Mmux_s94
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.021ns (6.278ns logic, 12.743ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.862ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y18.A3       net (fanout=1)        1.287   alu/M_mul_s[4]
    SLICE_X8Y18.A        Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_21_o<15>1
                                                       alu/Mmux_s128
    SLICE_X11Y13.C1      net (fanout=11)       2.027   M_alu_s[4]
    SLICE_X11Y13.C       Tilo                  0.259   M_state_q_FSM_FFd1-In21
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>11
    SLICE_X11Y14.A2      net (fanout=3)        0.740   M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X11Y14.A       Tilo                  0.259   M_state_q_FSM_FFd5-In1
                                                       M_alu_s[15]_GND_1_o_equal_35_o<15>1
    SLICE_X11Y14.B6      net (fanout=2)        0.150   M_alu_s[15]_GND_1_o_equal_35_o<15>1
    SLICE_X11Y14.B       Tilo                  0.259   M_state_q_FSM_FFd5-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X8Y16.B1       net (fanout=1)        1.725   M_state_q_FSM_FFd4-In4
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.862ns (6.287ns logic, 12.575ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.837ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X9Y15.A4       net (fanout=5)        1.000   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X9Y15.A        Tilo                  0.259   N112
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X9Y15.C2       net (fanout=2)        0.537   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X9Y15.C        Tilo                  0.259   N112
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y16.B3       net (fanout=1)        0.858   M_state_q_FSM_FFd4-In2
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.837ns (6.292ns logic, 12.545ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  1.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.782ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X7Y14.A3       net (fanout=1)        1.442   alu/M_mul_s[2]
    SLICE_X7Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       alu/Mmux_s106
    SLICE_X8Y19.A1       net (fanout=9)        1.675   M_alu_s[2]
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.AX       net (fanout=2)        0.908   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.782ns (6.283ns logic, 12.499ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.875ns (Levels of Logic = 9)
  Clock Path Skew:      0.034ns (0.687 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y29.D3      net (fanout=15)       2.069   M_state_q_FSM_FFd3_1
    SLICE_X13Y29.D       Tilo                  0.259   _n0186<4>1
                                                       _n0186<4>1_1
    SLICE_X13Y29.B5      net (fanout=8)        1.462   _n0186<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X7Y14.D2       net (fanout=5)        1.507   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X7Y14.D        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       M_alu_s[15]_GND_1_o_equal_21_o<15>1
    SLICE_X8Y13.C6       net (fanout=3)        0.662   M_alu_s[15]_GND_1_o_equal_21_o
    SLICE_X8Y13.C        Tilo                  0.255   M_alu_s[15]_PWR_1_o_equal_19_o<15>1
                                                       M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A1      net (fanout=1)        0.767   M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9_SW1
    SLICE_X10Y12.B6      net (fanout=1)        0.143   N82
    SLICE_X10Y12.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X10Y12.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd1-In
    SLICE_X10Y12.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.875ns (6.553ns logic, 12.322ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.746ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y11.B5       net (fanout=2)        2.023   alu/M_mul_s[1]
    SLICE_X8Y11.B        Tilo                  0.254   N133
                                                       alu/Mmux_s95
    SLICE_X8Y19.A3       net (fanout=7)        1.063   Mmux_s94
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.AX       net (fanout=2)        0.908   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.746ns (6.278ns logic, 12.468ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  1.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.815ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X13Y29.D2      net (fanout=13)       2.104   M_state_q_FSM_FFd5_1
    SLICE_X13Y29.D       Tilo                  0.259   _n0186<4>1
                                                       _n0186<4>1_1
    SLICE_X13Y29.B5      net (fanout=8)        1.462   _n0186<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X7Y14.D2       net (fanout=5)        1.507   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X7Y14.D        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       M_alu_s[15]_GND_1_o_equal_21_o<15>1
    SLICE_X8Y13.C6       net (fanout=3)        0.662   M_alu_s[15]_GND_1_o_equal_21_o
    SLICE_X8Y13.C        Tilo                  0.255   M_alu_s[15]_PWR_1_o_equal_19_o<15>1
                                                       M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A1      net (fanout=1)        0.767   M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9_SW1
    SLICE_X10Y12.B6      net (fanout=1)        0.143   N82
    SLICE_X10Y12.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X10Y12.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd1-In
    SLICE_X10Y12.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.815ns (6.458ns logic, 12.357ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  1.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.721ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M8        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y23.C1      net (fanout=1)        1.637   alu/M_mul_s[8]
    SLICE_X12Y23.C       Tilo                  0.255   alu/Mmux_s164
                                                       alu/Mmux_s168
    SLICE_X9Y14.C6       net (fanout=7)        1.684   M_alu_s[8]
    SLICE_X9Y14.C        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       M_alu_s[15]_GND_1_o_equal_23_o<15>21
    SLICE_X11Y14.A3      net (fanout=5)        0.591   M_alu_s[15]_GND_1_o_equal_23_o<15>2
    SLICE_X11Y14.A       Tilo                  0.259   M_state_q_FSM_FFd5-In1
                                                       M_alu_s[15]_GND_1_o_equal_35_o<15>1
    SLICE_X11Y14.B6      net (fanout=2)        0.150   M_alu_s[15]_GND_1_o_equal_35_o<15>1
    SLICE_X11Y14.B       Tilo                  0.259   M_state_q_FSM_FFd5-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X8Y16.B1       net (fanout=1)        1.725   M_state_q_FSM_FFd4-In4
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.721ns (6.288ns logic, 12.433ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.812ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.AQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y29.C4      net (fanout=11)       2.502   M_state_q_FSM_FFd1_1
    SLICE_X13Y29.C       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a11111
    SLICE_X11Y28.D1      net (fanout=6)        1.160   Mmux_M_alu_a1111
    SLICE_X11Y28.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y6.B6        net (fanout=13)       1.378   M_alu_a[6]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X7Y14.D2       net (fanout=5)        1.507   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X7Y14.D        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       M_alu_s[15]_GND_1_o_equal_21_o<15>1
    SLICE_X8Y13.C6       net (fanout=3)        0.662   M_alu_s[15]_GND_1_o_equal_21_o
    SLICE_X8Y13.C        Tilo                  0.255   M_alu_s[15]_PWR_1_o_equal_19_o<15>1
                                                       M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A1      net (fanout=1)        0.767   M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9_SW1
    SLICE_X10Y12.B6      net (fanout=1)        0.143   N82
    SLICE_X10Y12.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X10Y12.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd1-In
    SLICE_X10Y12.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.812ns (6.504ns logic, 12.308ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.797ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X12Y29.D4      net (fanout=12)       1.034   _n0209<4>1
    SLICE_X12Y29.D       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y6.B3        net (fanout=12)       1.497   M_alu_a[3]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X7Y14.D2       net (fanout=5)        1.507   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X7Y14.D        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       M_alu_s[15]_GND_1_o_equal_21_o<15>1
    SLICE_X8Y13.C6       net (fanout=3)        0.662   M_alu_s[15]_GND_1_o_equal_21_o
    SLICE_X8Y13.C        Tilo                  0.255   M_alu_s[15]_PWR_1_o_equal_19_o<15>1
                                                       M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A1      net (fanout=1)        0.767   M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9_SW1
    SLICE_X10Y12.B6      net (fanout=1)        0.143   N82
    SLICE_X10Y12.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X10Y12.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd1-In
    SLICE_X10Y12.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.797ns (6.499ns logic, 12.298ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.773ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X12Y25.C4      net (fanout=12)       1.256   _n0209<4>1
    SLICE_X12Y25.C       Tilo                  0.255   _n0158
                                                       Mmux_M_alu_a51
    DSP48_X0Y6.B13       net (fanout=14)       1.250   M_alu_a[13]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X7Y14.D2       net (fanout=5)        1.507   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X7Y14.D        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       M_alu_s[15]_GND_1_o_equal_21_o<15>1
    SLICE_X8Y13.C6       net (fanout=3)        0.662   M_alu_s[15]_GND_1_o_equal_21_o
    SLICE_X8Y13.C        Tilo                  0.255   M_alu_s[15]_PWR_1_o_equal_19_o<15>1
                                                       M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A1      net (fanout=1)        0.767   M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9_SW1
    SLICE_X10Y12.B6      net (fanout=1)        0.143   N82
    SLICE_X10Y12.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X10Y12.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd1-In
    SLICE_X10Y12.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.773ns (6.500ns logic, 12.273ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.637ns (Levels of Logic = 8)
  Clock Path Skew:      -0.095ns (0.619 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X13Y29.D2      net (fanout=13)       2.104   M_state_q_FSM_FFd5_1
    SLICE_X13Y29.D       Tilo                  0.259   _n0186<4>1
                                                       _n0186<4>1_1
    SLICE_X13Y29.B5      net (fanout=8)        1.462   _n0186<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X7Y14.A3       net (fanout=1)        1.442   alu/M_mul_s[2]
    SLICE_X7Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       alu/Mmux_s106
    SLICE_X8Y19.A1       net (fanout=9)        1.675   M_alu_s[2]
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.637ns (6.237ns logic, 12.400ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  1.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.634ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.AQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y29.C4      net (fanout=11)       2.502   M_state_q_FSM_FFd1_1
    SLICE_X13Y29.C       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a11111
    SLICE_X11Y28.D1      net (fanout=6)        1.160   Mmux_M_alu_a1111
    SLICE_X11Y28.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y6.B6        net (fanout=13)       1.378   M_alu_a[6]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X7Y14.A3       net (fanout=1)        1.442   alu/M_mul_s[2]
    SLICE_X7Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       alu/Mmux_s106
    SLICE_X8Y19.A1       net (fanout=9)        1.675   M_alu_s[2]
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.634ns (6.283ns logic, 12.351ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.697ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y29.D3      net (fanout=15)       2.069   M_state_q_FSM_FFd3_1
    SLICE_X13Y29.D       Tilo                  0.259   _n0186<4>1
                                                       _n0186<4>1_1
    SLICE_X13Y29.B5      net (fanout=8)        1.462   _n0186<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X7Y14.A3       net (fanout=1)        1.442   alu/M_mul_s[2]
    SLICE_X7Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       alu/Mmux_s106
    SLICE_X8Y19.A1       net (fanout=9)        1.675   M_alu_s[2]
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.697ns (6.332ns logic, 12.365ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  1.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.619ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X12Y29.D4      net (fanout=12)       1.034   _n0209<4>1
    SLICE_X12Y29.D       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y6.B3        net (fanout=12)       1.497   M_alu_a[3]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X7Y14.A3       net (fanout=1)        1.442   alu/M_mul_s[2]
    SLICE_X7Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       alu/Mmux_s106
    SLICE_X8Y19.A1       net (fanout=9)        1.675   M_alu_s[2]
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.619ns (6.278ns logic, 12.341ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.601ns (Levels of Logic = 8)
  Clock Path Skew:      -0.095ns (0.619 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X13Y29.D2      net (fanout=13)       2.104   M_state_q_FSM_FFd5_1
    SLICE_X13Y29.D       Tilo                  0.259   _n0186<4>1
                                                       _n0186<4>1_1
    SLICE_X13Y29.B5      net (fanout=8)        1.462   _n0186<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y11.B5       net (fanout=2)        2.023   alu/M_mul_s[1]
    SLICE_X8Y11.B        Tilo                  0.254   N133
                                                       alu/Mmux_s95
    SLICE_X8Y19.A3       net (fanout=7)        1.063   Mmux_s94
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.601ns (6.232ns logic, 12.369ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.598ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.AQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y29.C4      net (fanout=11)       2.502   M_state_q_FSM_FFd1_1
    SLICE_X13Y29.C       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a11111
    SLICE_X11Y28.D1      net (fanout=6)        1.160   Mmux_M_alu_a1111
    SLICE_X11Y28.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y6.B6        net (fanout=13)       1.378   M_alu_a[6]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y11.B5       net (fanout=2)        2.023   alu/M_mul_s[1]
    SLICE_X8Y11.B        Tilo                  0.254   N133
                                                       alu/Mmux_s95
    SLICE_X8Y19.A3       net (fanout=7)        1.063   Mmux_s94
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.598ns (6.278ns logic, 12.320ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  1.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.595ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X12Y25.C4      net (fanout=12)       1.256   _n0209<4>1
    SLICE_X12Y25.C       Tilo                  0.255   _n0158
                                                       Mmux_M_alu_a51
    DSP48_X0Y6.B13       net (fanout=14)       1.250   M_alu_a[13]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X7Y14.A3       net (fanout=1)        1.442   alu/M_mul_s[2]
    SLICE_X7Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       alu/Mmux_s106
    SLICE_X8Y19.A1       net (fanout=9)        1.675   M_alu_s[2]
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.595ns (6.279ns logic, 12.316ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.661ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y29.D3      net (fanout=15)       2.069   M_state_q_FSM_FFd3_1
    SLICE_X13Y29.D       Tilo                  0.259   _n0186<4>1
                                                       _n0186<4>1_1
    SLICE_X13Y29.B5      net (fanout=8)        1.462   _n0186<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y11.B5       net (fanout=2)        2.023   alu/M_mul_s[1]
    SLICE_X8Y11.B        Tilo                  0.254   N133
                                                       alu/Mmux_s95
    SLICE_X8Y19.A3       net (fanout=7)        1.063   Mmux_s94
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.661ns (6.327ns logic, 12.334ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.587ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y18.A3       net (fanout=1)        1.287   alu/M_mul_s[4]
    SLICE_X8Y18.A        Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_21_o<15>1
                                                       alu/Mmux_s128
    SLICE_X11Y13.C1      net (fanout=11)       2.027   M_alu_s[4]
    SLICE_X11Y13.C       Tilo                  0.259   M_state_q_FSM_FFd1-In21
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>11
    SLICE_X11Y14.A2      net (fanout=3)        0.740   M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X11Y14.A       Tilo                  0.259   M_state_q_FSM_FFd5-In1
                                                       M_alu_s[15]_GND_1_o_equal_35_o<15>1
    SLICE_X11Y14.B6      net (fanout=2)        0.150   M_alu_s[15]_GND_1_o_equal_35_o<15>1
    SLICE_X11Y14.B       Tilo                  0.259   M_state_q_FSM_FFd5-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X8Y16.B1       net (fanout=1)        1.725   M_state_q_FSM_FFd4-In4
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.AX       net (fanout=2)        0.908   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.587ns (6.287ns logic, 12.300ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.583ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X12Y29.D4      net (fanout=12)       1.034   _n0209<4>1
    SLICE_X12Y29.D       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y6.B3        net (fanout=12)       1.497   M_alu_a[3]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y11.B5       net (fanout=2)        2.023   alu/M_mul_s[1]
    SLICE_X8Y11.B        Tilo                  0.254   N133
                                                       alu/Mmux_s95
    SLICE_X8Y19.A3       net (fanout=7)        1.063   Mmux_s94
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.583ns (6.273ns logic, 12.310ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  1.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.564ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    SLICE_X12Y24.D2      net (fanout=13)       1.253   M_alu_a[7]
    SLICE_X12Y24.D       Tilo                  0.254   alu/Sh39
                                                       alu/Sh391
    SLICE_X12Y24.A4      net (fanout=3)        1.840   alu/Sh39
    SLICE_X12Y24.A       Tilo                  0.254   alu/Sh39
                                                       alu/Mmux_s81
    SLICE_X12Y28.B6      net (fanout=1)        0.572   alu/Mmux_s8
    SLICE_X12Y28.B       Tilo                  0.254   alu/Mmux_s4
                                                       alu/Mmux_s84
    SLICE_X12Y28.A3      net (fanout=1)        0.484   alu/Mmux_s83
    SLICE_X12Y28.A       Tilo                  0.254   alu/Mmux_s4
                                                       alu/Mmux_s88
    SLICE_X9Y21.D5       net (fanout=1)        1.528   alu/Mmux_s87
    SLICE_X9Y21.D        Tilo                  0.259   M_alu_s[15]
                                                       alu/Mmux_s810
    SLICE_X7Y14.C6       net (fanout=7)        1.151   M_alu_s[15]
    SLICE_X7Y14.C        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       M_alu_s[15]_GND_1_o_equal_23_o<15>111
    SLICE_X9Y11.A1       net (fanout=7)        1.494   M_alu_s[15]_GND_1_o_equal_23_o<15>11
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.564ns (3.410ns logic, 15.154ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.562ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X9Y15.A4       net (fanout=5)        1.000   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X9Y15.A        Tilo                  0.259   N112
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X9Y15.C2       net (fanout=2)        0.537   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X9Y15.C        Tilo                  0.259   N112
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y16.B3       net (fanout=1)        0.858   M_state_q_FSM_FFd4-In2
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.AX       net (fanout=2)        0.908   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.562ns (6.292ns logic, 12.270ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.559ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X12Y25.C4      net (fanout=12)       1.256   _n0209<4>1
    SLICE_X12Y25.C       Tilo                  0.255   _n0158
                                                       Mmux_M_alu_a51
    DSP48_X0Y6.B13       net (fanout=14)       1.250   M_alu_a[13]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y11.B5       net (fanout=2)        2.023   alu/M_mul_s[1]
    SLICE_X8Y11.B        Tilo                  0.254   N133
                                                       alu/Mmux_s95
    SLICE_X8Y19.A3       net (fanout=7)        1.063   Mmux_s94
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y11.A4       net (fanout=4)        1.302   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y11.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_25_o
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X8Y16.C2       net (fanout=4)        1.400   M_alu_s[15]_GND_1_o_equal_25_o
    SLICE_X8Y16.C        Tilo                  0.255   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.559ns (6.274ns logic, 12.285ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.557ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X7Y14.A3       net (fanout=1)        1.442   alu/M_mul_s[2]
    SLICE_X7Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       alu/Mmux_s106
    SLICE_X8Y19.A1       net (fanout=9)        1.675   M_alu_s[2]
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y15.A2       net (fanout=4)        1.112   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y15.A        Tilo                  0.259   N112
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X9Y15.C2       net (fanout=2)        0.537   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X9Y15.C        Tilo                  0.259   N112
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y16.B3       net (fanout=1)        0.858   M_state_q_FSM_FFd4-In2
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.557ns (6.287ns logic, 12.270ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.616ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X13Y29.D5      net (fanout=58)       1.859   M_state_q_FSM_FFd2
    SLICE_X13Y29.D       Tilo                  0.259   _n0186<4>1
                                                       _n0186<4>1_1
    SLICE_X13Y29.B5      net (fanout=8)        1.462   _n0186<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X7Y14.D2       net (fanout=5)        1.507   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X7Y14.D        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       M_alu_s[15]_GND_1_o_equal_21_o<15>1
    SLICE_X8Y13.C6       net (fanout=3)        0.662   M_alu_s[15]_GND_1_o_equal_21_o
    SLICE_X8Y13.C        Tilo                  0.255   M_alu_s[15]_PWR_1_o_equal_19_o<15>1
                                                       M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A1      net (fanout=1)        0.767   M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9_SW1
    SLICE_X10Y12.B6      net (fanout=1)        0.143   N82
    SLICE_X10Y12.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X10Y12.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd1-In
    SLICE_X10Y12.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.616ns (6.504ns logic, 12.112ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  1.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.521ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.619 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X11Y28.A2      net (fanout=58)       2.499   M_state_q_FSM_FFd2
    SLICE_X11Y28.A       Tilo                  0.259   M_alu_a[6]
                                                       _n0209<4>1_1
    SLICE_X13Y29.B2      net (fanout=12)       1.441   _n0209<4>1
    SLICE_X13Y29.B       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a141
    DSP48_X0Y6.B7        net (fanout=13)       1.523   M_alu_a[7]
    DSP48_X0Y6.M1        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X8Y11.B5       net (fanout=2)        2.023   alu/M_mul_s[1]
    SLICE_X8Y11.B        Tilo                  0.254   N133
                                                       alu/Mmux_s95
    SLICE_X8Y19.A3       net (fanout=7)        1.063   Mmux_s94
    SLICE_X8Y19.A        Tilo                  0.254   M_state_q_FSM_FFd1-In11
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X9Y15.A2       net (fanout=4)        1.112   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X9Y15.A        Tilo                  0.259   N112
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X9Y15.C2       net (fanout=2)        0.537   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X9Y15.C        Tilo                  0.259   N112
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y16.B3       net (fanout=1)        0.858   M_state_q_FSM_FFd4-In2
    SLICE_X8Y16.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X9Y22.BX       net (fanout=2)        1.183   M_state_q_FSM_FFd4-In
    SLICE_X9Y22.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.521ns (6.282ns logic, 12.239ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  1.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.609ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X13Y29.C6      net (fanout=58)       2.299   M_state_q_FSM_FFd2
    SLICE_X13Y29.C       Tilo                  0.259   _n0186<4>1
                                                       Mmux_M_alu_a11111
    SLICE_X11Y28.D1      net (fanout=6)        1.160   Mmux_M_alu_a1111
    SLICE_X11Y28.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y6.B6        net (fanout=13)       1.378   M_alu_a[6]
    DSP48_X0Y6.M9        Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X9Y14.A1       net (fanout=2)        1.879   alu/M_mul_s[9]
    SLICE_X9Y14.A        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_33_o<15>1
                                                       alu/Mmux_s177
    SLICE_X11Y22.C4      net (fanout=4)        1.625   Mmux_s177
    SLICE_X11Y22.C       Tilo                  0.259   N119
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>111
    SLICE_X7Y14.D2       net (fanout=5)        1.507   M_alu_s[15]_GND_1_o_equal_17_o<15>11
    SLICE_X7Y14.D        Tilo                  0.259   M_alu_s[15]_GND_1_o_equal_21_o
                                                       M_alu_s[15]_GND_1_o_equal_21_o<15>1
    SLICE_X8Y13.C6       net (fanout=3)        0.662   M_alu_s[15]_GND_1_o_equal_21_o
    SLICE_X8Y13.C        Tilo                  0.255   M_alu_s[15]_PWR_1_o_equal_19_o<15>1
                                                       M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A1      net (fanout=1)        0.767   M_state_q_FSM_FFd1-In7
    SLICE_X10Y12.A       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9_SW1
    SLICE_X10Y12.B6      net (fanout=1)        0.143   N82
    SLICE_X10Y12.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X10Y12.AX      net (fanout=1)        0.685   M_state_q_FSM_FFd1-In
    SLICE_X10Y12.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.609ns (6.504ns logic, 12.105ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.270|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9119766 paths, 0 nets, and 1871 connections

Design statistics:
   Minimum period:  19.270ns{1}   (Maximum frequency:  51.894MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 05 21:39:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4554 MB



