// Seed: 3936485126
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5
);
  assign id_2 = id_3;
  assign id_2 = id_4[1] ? 0 : id_0;
endmodule
