// Seed: 2598621551
module module_0 (
    output wor  id_0,
    output tri  id_1
    , id_6,
    input  tri1 id_2,
    output tri  id_3,
    output wand id_4
);
  assign id_3 = id_6;
  id_7 :
  assert property (@(posedge 1'd0) id_7 * id_6)
  else $display(id_2, 1);
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2
    , id_11,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    output uwire id_6,
    input wor id_7,
    output supply1 id_8,
    output wand id_9
);
  wire id_12;
  assign id_0 = 1;
  wire id_13;
  module_0(
      id_0, id_9, id_5, id_4, id_8
  );
endmodule
