
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v
# synth_design -part xc7z020clg484-3 -top scl_v_fltr -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top scl_v_fltr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 171092 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 246458 ; free virtual = 315016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'scl_v_fltr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:2]
INFO: [Synth 8-6157] synthesizing module 'my_fifo_496' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:87]
INFO: [Synth 8-6155] done synthesizing module 'my_fifo_496' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:87]
INFO: [Synth 8-6155] done synthesizing module 'scl_v_fltr' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 246368 ; free virtual = 314926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 246373 ; free virtual = 314932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 246373 ; free virtual = 314932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 246372 ; free virtual = 314931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module scl_v_fltr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 10    
Module my_fifo_496 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ints_fifo_gen_1/buff1_reg[7:0]' into 'buff_out_reg1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:104]
INFO: [Synth 8-4471] merging register 'ints_fifo_gen_2/buff1_reg[7:0]' into 'buff_out_reg2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:104]
INFO: [Synth 8-4471] merging register 'ints_fifo_gen_3/buff1_reg[7:0]' into 'buff_out_reg3_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:104]
INFO: [Synth 8-4471] merging register 'buff_out_reg6_reg[7:0]' into 'ints_fifo_gen_6/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:66]
INFO: [Synth 8-4471] merging register 'buff_out_reg4_reg[7:0]' into 'ints_fifo_gen_4/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:64]
INFO: [Synth 8-4471] merging register 'ints_fifo_gen_5/buff1_reg[7:0]' into 'buff_out_reg5_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:104]
INFO: [Synth 8-4471] merging register 'ints_fifo_gen_1/buff2_reg[7:0]' into 'd_out_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v:105]
INFO: [Synth 8-3886] merging instance 'add_4_tmp_5_reg[0]' (FDR) to 'add_2_tmp_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_4_tmp_5_reg[1]' (FDR) to 'add_2_tmp_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_4_tmp_5_reg[10]' (FDR) to 'add_2_tmp_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_4_tmp_5_reg[11]' (FDR) to 'add_2_tmp_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_2_tmp_2_reg[0]' (FDR) to 'add_2_tmp_2_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_2_tmp_2_reg[9] )
INFO: [Synth 8-3886] merging instance 'add_4_tmp_2_reg[0]' (FD) to 'add_4_tmp_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_4_tmp_3_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.887 ; gain = 200.250 ; free physical = 246047 ; free virtual = 314608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.887 ; gain = 200.250 ; free physical = 246047 ; free virtual = 314608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.895 ; gain = 209.258 ; free physical = 246045 ; free virtual = 314607
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.898 ; gain = 209.262 ; free physical = 246006 ; free virtual = 314567
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.898 ; gain = 209.262 ; free physical = 246006 ; free virtual = 314567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.898 ; gain = 209.262 ; free physical = 246006 ; free virtual = 314567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.898 ; gain = 209.262 ; free physical = 246006 ; free virtual = 314567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.898 ; gain = 209.262 ; free physical = 246006 ; free virtual = 314567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.898 ; gain = 209.262 ; free physical = 246006 ; free virtual = 314567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|scl_v_fltr  | buff_out_reg1_reg[7]         | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|scl_v_fltr  | buff_out_reg3_reg[7]         | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|scl_v_fltr  | ints_fifo_gen_4/buff1_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|scl_v_fltr  | buff_out_reg5_reg[7]         | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|scl_v_fltr  | ints_fifo_gen_6/buff1_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|scl_v_fltr  | buff_out_reg7_reg[7]         | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    30|
|2     |LUT2   |    86|
|3     |SRL16E |    48|
|4     |FDRE   |   206|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   370|
|2     |  ints_fifo_gen_1 |my_fifo_496_0 |     8|
|3     |  ints_fifo_gen_0 |my_fifo_496   |    16|
|4     |  ints_fifo_gen_2 |my_fifo_496_1 |     8|
|5     |  ints_fifo_gen_3 |my_fifo_496_2 |     8|
|6     |  ints_fifo_gen_4 |my_fifo_496_3 |    16|
|7     |  ints_fifo_gen_5 |my_fifo_496_4 |     8|
|8     |  ints_fifo_gen_6 |my_fifo_496_5 |    27|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.898 ; gain = 209.262 ; free physical = 246037 ; free virtual = 314598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.898 ; gain = 209.262 ; free physical = 246008 ; free virtual = 314569
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.902 ; gain = 209.262 ; free physical = 246018 ; free virtual = 314580
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.062 ; gain = 0.000 ; free physical = 245765 ; free virtual = 314327
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.062 ; gain = 304.523 ; free physical = 245799 ; free virtual = 314361
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.754 ; gain = 627.691 ; free physical = 244987 ; free virtual = 313550
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.754 ; gain = 0.000 ; free physical = 244986 ; free virtual = 313550
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.766 ; gain = 0.000 ; free physical = 244974 ; free virtual = 313538
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2531.027 ; gain = 0.004 ; free physical = 245558 ; free virtual = 314120

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 173d3e327

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245558 ; free virtual = 314120

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 173d3e327

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245555 ; free virtual = 314117
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: af81d07e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245546 ; free virtual = 314107
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17ab07cbb

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245532 ; free virtual = 314094
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17ab07cbb

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245528 ; free virtual = 314090
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 113194040

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245499 ; free virtual = 314061
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 113194040

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245499 ; free virtual = 314061
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245498 ; free virtual = 314060
Ending Logic Optimization Task | Checksum: 113194040

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245498 ; free virtual = 314060

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 113194040

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245501 ; free virtual = 314062

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 113194040

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245502 ; free virtual = 314062

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245502 ; free virtual = 314062
Ending Netlist Obfuscation Task | Checksum: 113194040

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.027 ; gain = 0.000 ; free physical = 245502 ; free virtual = 314062
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2531.027 ; gain = 0.004 ; free physical = 245502 ; free virtual = 314062
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 113194040
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module scl_v_fltr ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2565.012 ; gain = 1.988 ; free physical = 245516 ; free virtual = 314077
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2584.012 ; gain = 18.004 ; free physical = 245500 ; free virtual = 314060
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.362 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2584.012 ; gain = 20.988 ; free physical = 245752 ; free virtual = 314313
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2771.188 ; gain = 187.176 ; free physical = 246490 ; free virtual = 315050
Power optimization passes: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2771.188 ; gain = 208.164 ; free physical = 246506 ; free virtual = 315066

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 246652 ; free virtual = 315213


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design scl_v_fltr ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 5 accepted clusters 5

Number of Slice Registers augmented: 0 newly gated: 3 Total: 206
Number of SRLs augmented: 0  newly gated: 0 Total: 48
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/8 RAMS dropped: 0/0 Clusters dropped: 0/5 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 726aea5c

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 246604 ; free virtual = 315164
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 726aea5c
Power optimization: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2771.188 ; gain = 240.160 ; free physical = 246676 ; free virtual = 315236
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28607328 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 127900167

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 246707 ; free virtual = 315268
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 127900167

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 246706 ; free virtual = 315267
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 127900167

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 246706 ; free virtual = 315267
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 127900167

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 246706 ; free virtual = 315266
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 127900167

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 246706 ; free virtual = 315266

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 246706 ; free virtual = 315266
Ending Netlist Obfuscation Task | Checksum: 127900167

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 246706 ; free virtual = 315266
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245912 ; free virtual = 314473
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4a19b279

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245910 ; free virtual = 314471
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245863 ; free virtual = 314423

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e06721b7

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245816 ; free virtual = 314377

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 110e7adbc

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245840 ; free virtual = 314401

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 110e7adbc

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245848 ; free virtual = 314408
Phase 1 Placer Initialization | Checksum: 110e7adbc

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245848 ; free virtual = 314408

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1878c6f04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245844 ; free virtual = 314405

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245789 ; free virtual = 314349

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14d103ef4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245789 ; free virtual = 314349
Phase 2 Global Placement | Checksum: 14049c8da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245785 ; free virtual = 314346

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14049c8da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245786 ; free virtual = 314347

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25de8961c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245799 ; free virtual = 314359

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ba3ed948

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245798 ; free virtual = 314359

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 244570745

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245798 ; free virtual = 314359

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1842f7591

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245790 ; free virtual = 314351

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19491b2e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245790 ; free virtual = 314351

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 220e43143

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245790 ; free virtual = 314350
Phase 3 Detail Placement | Checksum: 220e43143

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245790 ; free virtual = 314350

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 227a46b9d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 227a46b9d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245784 ; free virtual = 314344
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.709. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19ca89f9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245783 ; free virtual = 314343
Phase 4.1 Post Commit Optimization | Checksum: 19ca89f9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245781 ; free virtual = 314342

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19ca89f9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245782 ; free virtual = 314342

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19ca89f9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245782 ; free virtual = 314342

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245783 ; free virtual = 314343
Phase 4.4 Final Placement Cleanup | Checksum: 1065b305d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245783 ; free virtual = 314343
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1065b305d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245783 ; free virtual = 314343
Ending Placer Task | Checksum: d7355ec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245797 ; free virtual = 314358
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245797 ; free virtual = 314358
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245754 ; free virtual = 314315
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245745 ; free virtual = 314306
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245773 ; free virtual = 314336
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8d1bac49 ConstDB: 0 ShapeSum: 4a19b279 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "nd" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nd". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 149810d89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245336 ; free virtual = 313900
Post Restoration Checksum: NetGraph: c977154b NumContArr: 8009f83e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 149810d89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245329 ; free virtual = 313894

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 149810d89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245293 ; free virtual = 313857

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 149810d89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245291 ; free virtual = 313855
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12101620a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245268 ; free virtual = 313832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.749  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1203b428d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245264 ; free virtual = 313828

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1005c5bb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245244 ; free virtual = 313808

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.542  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17c5d2c45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245219 ; free virtual = 313783
Phase 4 Rip-up And Reroute | Checksum: 17c5d2c45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245219 ; free virtual = 313783

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17c5d2c45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245219 ; free virtual = 313783

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c5d2c45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245218 ; free virtual = 313782
Phase 5 Delay and Skew Optimization | Checksum: 17c5d2c45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245218 ; free virtual = 313782

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17534b92d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245218 ; free virtual = 313782
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.542  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17534b92d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245217 ; free virtual = 313781
Phase 6 Post Hold Fix | Checksum: 17534b92d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245217 ; free virtual = 313781

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0173449 %
  Global Horizontal Routing Utilization  = 0.0269608 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 234e88c1c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245207 ; free virtual = 313771

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 234e88c1c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245206 ; free virtual = 313771

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25e239567

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245220 ; free virtual = 313784

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.542  | TNS=0.000  | WHS=0.084  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25e239567

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245219 ; free virtual = 313783
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245247 ; free virtual = 313811

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245250 ; free virtual = 313814
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245248 ; free virtual = 313812
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245212 ; free virtual = 313778
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.188 ; gain = 0.000 ; free physical = 245126 ; free virtual = 313692
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2786.281 ; gain = 0.000 ; free physical = 244594 ; free virtual = 313161
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:32:32 2022...
