INFO: [HLS 200-10] Running '/home/caccolillo/Xilinx_2022_2/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'caccolillo' on host 'caccolillo-OMEN-25L-Desktop-GT12-1xxx' (Linux_x86_64 version 5.15.0-139-generic) on Sun Jun 29 19:53:10 BST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/HLS/FILTER1'
Sourcing Tcl script '/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/HLS/FILTER1/filter1_prj/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/HLS/FILTER1/filter1_prj/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project filter1_prj 
INFO: [HLS 200-10] Opening project '/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/HLS/FILTER1/filter1_prj'.
INFO: [HLS 200-1510] Running: set_top filter1 
INFO: [HLS 200-1510] Running: add_files filter1.c 
INFO: [HLS 200-10] Adding design file 'filter1.c' to the project
INFO: [HLS 200-1510] Running: add_files filter1.h 
INFO: [HLS 200-10] Adding design file 'filter1.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb filter1_tb.c 
INFO: [HLS 200-10] Adding test bench file 'filter1_tb.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/HLS/FILTER1/filter1_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/HLS/FILTER1
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output /home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/HLS/FILTER1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/HLS/FILTER1 
Running Dispatch Server on port: 43131
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1805.516 ; gain = 139.992 ; free physical = 283 ; free virtual = 37320
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/caccolillo/Xilinx_2022_2/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun 29 19:53:36 2025...
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.02 seconds. CPU system time: 1.82 seconds. Elapsed time: 18.15 seconds; current allocated memory: 6.008 MB.
INFO: [HLS 200-112] Total CPU user time: 12.71 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 30.18 seconds; peak allocated memory: 763.223 MB.
