{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401809286671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401809286671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 03 23:28:06 2014 " "Processing started: Tue Jun 03 23:28:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401809286671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401809286671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CICIP -c CICIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off CICIP -c CICIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401809286671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1401809287015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file cicfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CicFilter " "Found entity 1: CicFilter" {  } { { "CicFilter.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/cicip.v 1 1 " "Found 1 design units, including 1 entities, in source file source/cicip.v" { { "Info" "ISGN_ENTITY_NAME" "1 CICIP " "Found entity 1: CICIP" {  } { { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicfilter_cic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file cicfilter_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CicFilter_cic_core-arch_of_CicFilter_cic_core " "Found design unit 1: CicFilter_cic_core-arch_of_CicFilter_cic_core" {  } { { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287734 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CicFilter_cic-struct " "Found design unit 2: CicFilter_cic-struct" {  } { { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 380 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287734 ""} { "Info" "ISGN_ENTITY_NAME" "1 CicFilter_cic_core " "Found entity 1: CicFilter_cic_core" {  } { { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287734 ""} { "Info" "ISGN_ENTITY_NAME" "2 CicFilter_cic " "Found entity 2: CicFilter_cic" {  } { { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg_cic_121 " "Found design unit 1: auk_dspip_cic_lib_pkg_cic_121" {  } { { "cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_differentiator_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_differentiator_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator_cic_121-SYN " "Found design unit 1: auk_dspip_differentiator_cic_121-SYN" {  } { { "cic-library/auk_dspip_differentiator_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287781 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator_cic_121 " "Found entity 1: auk_dspip_differentiator_cic_121" {  } { { "cic-library/auk_dspip_differentiator_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_downsample_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_downsample_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_downsample_cic_121-SYN " "Found design unit 1: auk_dspip_downsample_cic_121-SYN" {  } { { "cic-library/auk_dspip_downsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287812 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample_cic_121 " "Found entity 1: auk_dspip_downsample_cic_121" {  } { { "cic-library/auk_dspip_downsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_variable_downsample_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_variable_downsample_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_variable_downsample_cic_121-SYN " "Found design unit 1: auk_dspip_variable_downsample_cic_121-SYN" {  } { { "cic-library/auk_dspip_variable_downsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_variable_downsample_cic_121.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287828 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample_cic_121 " "Found entity 1: auk_dspip_variable_downsample_cic_121" {  } { { "cic-library/auk_dspip_variable_downsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_variable_downsample_cic_121.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_integrator_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_integrator_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator_cic_121-SYN " "Found design unit 1: auk_dspip_integrator_cic_121-SYN" {  } { { "cic-library/auk_dspip_integrator_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287875 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator_cic_121 " "Found entity 1: auk_dspip_integrator_cic_121" {  } { { "cic-library/auk_dspip_integrator_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_upsample_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_upsample_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample_cic_121-SYN " "Found design unit 1: auk_dspip_upsample_cic_121-SYN" {  } { { "cic-library/auk_dspip_upsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_upsample_cic_121.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287890 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample_cic_121 " "Found entity 1: auk_dspip_upsample_cic_121" {  } { { "cic-library/auk_dspip_upsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_upsample_cic_121.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_math_pkg_cic_121.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic-library/auk_dspip_math_pkg_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_cic_121 " "Found design unit 1: auk_dspip_math_pkg_cic_121" {  } { { "cic-library/auk_dspip_math_pkg_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_cic_121-body " "Found design unit 2: auk_dspip_math_pkg_cic_121-body" {  } { { "cic-library/auk_dspip_math_pkg_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_lib_pkg_cic_121.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_lib_pkg_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_cic_121 " "Found design unit 1: auk_dspip_lib_pkg_cic_121" {  } { { "cic-library/auk_dspip_lib_pkg_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_delay_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_delay_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay_cic_121-rtl " "Found design unit 1: auk_dspip_delay_cic_121-rtl" {  } { { "cic-library/auk_dspip_delay_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288046 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay_cic_121 " "Found entity 1: auk_dspip_delay_cic_121" {  } { { "cic-library/auk_dspip_delay_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastadd_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastadd_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd_cic_121-beh " "Found design unit 1: auk_dspip_fastadd_cic_121-beh" {  } { { "cic-library/auk_dspip_fastadd_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_fastadd_cic_121.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288078 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd_cic_121 " "Found entity 1: auk_dspip_fastadd_cic_121" {  } { { "cic-library/auk_dspip_fastadd_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_fastadd_cic_121.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastaddsub_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastaddsub_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub_cic_121-beh " "Found design unit 1: auk_dspip_fastaddsub_cic_121-beh" {  } { { "cic-library/auk_dspip_fastaddsub_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_fastaddsub_cic_121.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288109 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub_cic_121 " "Found entity 1: auk_dspip_fastaddsub_cic_121" {  } { { "cic-library/auk_dspip_fastaddsub_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_fastaddsub_cic_121.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_cic_121-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_cic_121-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288203 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_cic_121 " "Found entity 1: auk_dspip_avalon_streaming_sink_cic_121" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_cic_121-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_cic_121-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288265 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_cic_121 " "Found entity 1: auk_dspip_avalon_streaming_source_cic_121" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_cic_121-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_cic_121-struct" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288296 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_cic_121 " "Found entity 1: auk_dspip_avalon_streaming_controller_cic_121" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_roundsat_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_roundsat_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_cic_121-beh " "Found design unit 1: auk_dspip_roundsat_cic_121-beh" {  } { { "cic-library/auk_dspip_roundsat_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_roundsat_cic_121.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288343 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_cic_121 " "Found entity 1: auk_dspip_roundsat_cic_121" {  } { { "cic-library/auk_dspip_roundsat_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_roundsat_cic_121.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CICIP " "Elaborating entity \"CICIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1401809288390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CicFilter CicFilter:CicFilter_cic_inst " "Elaborating entity \"CicFilter\" for hierarchy \"CicFilter:CicFilter_cic_inst\"" {  } { { "source/CICIP.v" "CicFilter_cic_inst" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CicFilter_cic CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst " "Elaborating entity \"CicFilter_cic\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\"" {  } { { "CicFilter.v" "CicFilter_cic_inst" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\"" {  } { { "CicFilter_cic.vhd" "aii_sink" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ahh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ahh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ahh1 " "Found entity 1: scfifo_ahh1" {  } { { "db/scfifo_ahh1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/scfifo_ahh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ahh1 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated " "Elaborating entity \"scfifo_ahh1\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3s81 " "Found entity 1: a_dpfifo_3s81" {  } { { "db/a_dpfifo_3s81.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3s81 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo " "Elaborating entity \"a_dpfifo_3s81\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\"" {  } { { "db/scfifo_ahh1.tdf" "dpfifo" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/scfifo_ahh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksf1 " "Found entity 1: altsyncram_ksf1" {  } { { "db/altsyncram_ksf1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/altsyncram_ksf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ksf1 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram " "Elaborating entity \"altsyncram_ksf1\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\"" {  } { { "db/a_dpfifo_3s81.tdf" "FIFOram" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3s81.tdf" "almost_full_comparer" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_3s81.tdf" "two_comparison" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3s81.tdf" "rd_ptr_msb" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_3s81.tdf" "usedw_counter" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_3s81.tdf" "wr_ptr" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_source_cic_121:aii_source " "Elaborating entity \"auk_dspip_avalon_streaming_source_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_source_cic_121:aii_source\"" {  } { { "CicFilter_cic.vhd" "aii_source" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_controller_cic_121:aii_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_controller_cic_121:aii_controller\"" {  } { { "CicFilter_cic.vhd" "aii_controller" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CicFilter_cic_core CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core " "Elaborating entity \"CicFilter_cic_core\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\"" {  } { { "CicFilter_cic.vhd" "cic_core" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0 " "Elaborating entity \"auk_dspip_integrator_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\"" {  } { { "CicFilter_cic.vhd" "auk_dspip_integrator_0" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_121.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mvi " "Found entity 1: add_sub_mvi" {  } { { "db/add_sub_mvi.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/add_sub_mvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mvi CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated " "Elaborating entity \"add_sub_mvi\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|auk_dspip_delay_cic_121:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|auk_dspip_delay_cic_121:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_121.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|scfifo:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "CicFilter_cic.vhd" "in_fifo" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_regfifo CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo " "Elaborating entity \"a_regfifo\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst " "Elaborating entity \"auk_dspip_downsample_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst\"" {  } { { "CicFilter_cic.vhd" "auk_dspip_downsample_inst" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0 " "Elaborating entity \"auk_dspip_differentiator_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\"" {  } { { "CicFilter_cic.vhd" "auk_dspip_differentiator_0" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_121.vhd" "u0" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n0j " "Found entity 1: add_sub_n0j" {  } { { "db/add_sub_n0j.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/add_sub_n0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n0j CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0\|add_sub_n0j:auto_generated " "Elaborating entity \"add_sub_n0j\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0\|add_sub_n0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289703 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\|q_b\[10\] " "Synthesized away node \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_ksf1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/altsyncram_ksf1.tdf" 359 2 0 } } { "db/a_dpfifo_3s81.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 45 2 0 } } { "db/scfifo_ahh1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/scfifo_ahh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 648 0 0 } } { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 418 0 0 } } { "CicFilter.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter.v" 71 0 0 } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1401809290812 "|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\|q_b\[11\] " "Synthesized away node \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_ksf1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/altsyncram_ksf1.tdf" 391 2 0 } } { "db/a_dpfifo_3s81.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 45 2 0 } } { "db/scfifo_ahh1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/scfifo_ahh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 648 0 0 } } { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 418 0 0 } } { "CicFilter.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter.v" 71 0 0 } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1401809290812 "|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1401809290812 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1401809290812 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "CIC (6AF7_00BB) " "\"CIC (6AF7_00BB)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1 1401809293093 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1 1401809293093 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "CIC " "Messages from megafunction that supports OpenCore Plus feature CIC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "CIC MegaCore will be disabled after the timeout is reached " "CIC MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1 1401809293156 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1 1401809293156 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1 1401809293156 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1 1401809293156 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1 1401809293156 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 71 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 72 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1401809293281 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1401809293281 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_error\[1\] GND " "Pin \"out_error\[1\]\" is stuck at GND" {  } { { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401809293421 "|CICIP|out_error[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1401809293421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1401809293656 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1401809294046 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1401809294359 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1401809294625 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1401809294625 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401809294718 "|CICIP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1401809294718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1401809294921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1401809296031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1401809296031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_error\[1\] " "No output dependent on input pin \"in_error\[1\]\"" {  } { { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401809296187 "|CICIP|in_error[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1401809296187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "657 " "Implemented 657 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1401809296187 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1401809296187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "604 " "Implemented 604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1401809296187 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1401809296187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1401809296187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401809296218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 03 23:28:16 2014 " "Processing ended: Tue Jun 03 23:28:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401809296218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401809296218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401809296218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401809296218 ""}
