Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  3 01:22:40 2018
| Host         : LAPTOP-5JKB6L2D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   236 |
| Unused register locations in slices containing registers |   366 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           17 |
|      4 |           13 |
|      6 |           10 |
|      8 |           30 |
|     10 |            1 |
|     12 |            3 |
|     14 |            5 |
|    16+ |          157 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4274 |          572 |
| No           | No                    | Yes                    |             260 |           43 |
| No           | Yes                   | No                     |            2650 |          485 |
| Yes          | No                    | No                     |            1532 |          240 |
| Yes          | No                    | Yes                    |             164 |           15 |
| Yes          | Yes                   | No                     |            4778 |         1060 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~clock_gen/inst/clk_out1                                |                                                                                                                                                                                                                                         | mmu_memory_version1/extRam/temp_ram_we_n                                                                                                                                                                                                |                1 |              2 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  clock_gen/inst/clk_out1                                | mmu_memory_version1/directUart/ext_uart_r/tickgen/OversamplingTick                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
| ~clock_gen/inst/clk_out1                                |                                                                                                                                                                                                                                         | mmu_memory_version1/baseRam/temp_ram_we_n                                                                                                                                                                                               |                1 |              2 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
| ~clock_gen/inst/clk_out1                                |                                                                                                                                                                                                                                         | mmu_memory_version1/baseRam/p_0_in                                                                                                                                                                                                      |                1 |              2 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | reset_of_clk10M_i_1_n_11                                                                                                                                                                                                                |                1 |              2 |
| ~clock_gen/inst/clk_out1                                |                                                                                                                                                                                                                                         | mmu_memory_version1/extRam/temp_ram_be_n[3]_i_1__0_n_11                                                                                                                                                                                 |                1 |              2 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|                                                         |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |                1 |              4 |
|  clk_50M_IBUF                                           |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
| ~reset_of_clk10M                                        |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  openmips0/mem0/cp0_cause_reg[15]_i_1_n_11              |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |                2 |              4 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                2 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
| ~clock_gen/inst/clk_out1                                | mmu_memory_version1/extRam/temp_ram_addr[19]_i_2_n_11                                                                                                                                                                                   | mmu_memory_version1/extRam/temp_ram_be_n[3]_i_1__0_n_11                                                                                                                                                                                 |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              8 |
| ~clock_gen/inst/clk_out1                                | mmu_memory_version1/baseRam/temp_ram_be_n[3]_i_2_n_11                                                                                                                                                                                   | mmu_memory_version1/baseRam/p_0_in                                                                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  clock_gen/inst/clk_out2                                | openmips0/cp0_reg0/cause_o[23]_i_1_n_11                                                                                                                                                                                                 | reset_of_clk10M                                                                                                                                                                                                                         |                1 |              8 |
|  clock_gen/inst/clk_out2                                | openmips0/cp0_reg0/cause_o[5]_i_1_n_11                                                                                                                                                                                                  | reset_of_clk10M                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              8 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              8 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                1 |              8 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              8 |
|  clock_gen/inst/clk_out2                                | openmips0/div0/cnt[5]_i_2_n_11                                                                                                                                                                                                          | openmips0/div0/cnt[5]_i_1_n_11                                                                                                                                                                                                          |                1 |              8 |
|  openmips0/id_ex0/mem_wdata_reg[15][0]                  |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |             14 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |             14 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[11]_i_1_n_0                                                                                                                                                                      |                2 |             14 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             16 |
| ~clock_gen/inst/clk_out1                                | mmu_memory_version1/directUart/output_data[7]_i_2_n_11                                                                                                                                                                                  | mmu_memory_version1/directUart/output_data[7]_i_1_n_11                                                                                                                                                                                  |                2 |             16 |
| ~clock_gen/inst/clk_out1                                | mmu_memory_version1/directUart_i_1_n_11                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  clock_gen/inst/clk_out1                                | mmu_memory_version1/directUart/ext_uart_r/tickgen/RxD_data_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  clock_gen/inst/clk_out1                                | mmu_memory_version1/directUart/ext_uart_t/tickgen/TxD_shift_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  mmu_memory_version1/uart_input_data_reg[7]_i_1_n_11    |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |                3 |             18 |
| ~clock_gen/inst/clk_out1                                |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             18 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |             18 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             20 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             20 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             22 |
|  clk_50M_IBUF                                           |                                                                                                                                                                                                                                         | vga800x600at75/vdata                                                                                                                                                                                                                    |                3 |             22 |
|  clock_gen/inst/clk_out1                                | mmu_memory_version1/directUart/ext_uart_t/tickgen/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             22 |
|  clk_50M_IBUF                                           | vga800x600at75/vdata                                                                                                                                                                                                                    | vga800x600at75/vdata[11]_i_1_n_11                                                                                                                                                                                                       |                3 |             22 |
|  clock_gen/inst/clk_out1                                | mmu_memory_version1/directUart/ext_uart_r/tickgen/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             22 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             30 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             32 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                6 |             32 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                             |               14 |             34 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  clock_gen/inst/clk_out1                                |                                                                                                                                                                                                                                         | mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]                                                                                                                                                             |                7 |             44 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             50 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             50 |
|  mmu_memory_version1/baseram_write_or_read_reg_i_2_n_11 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             50 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             50 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             50 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             54 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  clock_gen/inst/clk_out2                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             56 |
|  clock_gen/inst/clk_out1                                |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             60 |
|  clock_gen/inst/clk_out2                                | openmips0/cp0_reg0/status_o[31]_i_1_n_11                                                                                                                                                                                                | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             62 |
|  clock_gen/inst/clk_out2                                | openmips0/id_ex0/dividend_reg[1]                                                                                                                                                                                                        | openmips0/div0/dividend[31]_i_1_n_11                                                                                                                                                                                                    |               14 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             62 |
|  openmips0/cp0_reg0/n_7_141_BUFG                        |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               14 |             64 |
|  openmips0/ctrl0/n_6_0_BUFG                             |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               11 |             64 |
| ~mmu_memory_version1/data_output_data_reg[5]_i_3_n_11   |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               14 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[15][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               11 |             64 |
|  mmu_memory_version1/n_9_33_BUFG                        |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             64 |
|  mmu_memory_version1/n_3_114_BUFG                       |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |                9 |             64 |
|  openmips0/mem0/n_5_263_BUFG                            |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             64 |
|  openmips0/mem0/n_8_80_BUFG                             |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             64 |
|  openmips0/n_10_45_BUFG                                 |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               12 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/cp0_reg0/compare_o[31]_i_1_n_11                                                                                                                                                                                               | reset_of_clk10M                                                                                                                                                                                                                         |               12 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[17][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               11 |             64 |
|  openmips0/n_4_97_BUFG                                  |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               14 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[23][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               16 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[10][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               17 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[31][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               19 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/div0/divisor[31]_i_1_n_11                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[9][31]                                                                                                                                                                                                       | reset_of_clk10M                                                                                                                                                                                                                         |               26 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/cp0_reg0/ebase_o[31]_i_1_n_11                                                                                                                                                                                                 | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[30][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               22 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[24][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               14 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[21][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               15 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[16][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               16 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/cp0_reg0/badvaddr_o[31]_i_1_n_11                                                                                                                                                                                              | reset_of_clk10M                                                                                                                                                                                                                         |               12 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/cp0_reg0/epc_o[31]_i_1_n_11                                                                                                                                                                                                   | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[11][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[14][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[3][31]                                                                                                                                                                                                       | reset_of_clk10M                                                                                                                                                                                                                         |               17 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[8][31]                                                                                                                                                                                                       | reset_of_clk10M                                                                                                                                                                                                                         |               20 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[26][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               19 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[1][31]                                                                                                                                                                                                       | reset_of_clk10M                                                                                                                                                                                                                         |               14 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[6][31]                                                                                                                                                                                                       | reset_of_clk10M                                                                                                                                                                                                                         |               23 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[13][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               14 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[7][31]                                                                                                                                                                                                       | reset_of_clk10M                                                                                                                                                                                                                         |               19 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[4][31]                                                                                                                                                                                                       | reset_of_clk10M                                                                                                                                                                                                                         |               14 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[2][31]                                                                                                                                                                                                       | reset_of_clk10M                                                                                                                                                                                                                         |               18 |             64 |
| ~clock_gen/inst/clk_out1                                | mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_11                                                                                                                                                                                  | mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1_n_11                                                                                                                                                                                  |               16 |             64 |
| ~clock_gen/inst/clk_out1                                | mmu_memory_version1/extRam/temp_cpu_data[31]_i_1__0_n_11                                                                                                                                                                                | mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11                                                                                                                                                                                |                9 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[5][31]                                                                                                                                                                                                       | reset_of_clk10M                                                                                                                                                                                                                         |               17 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/pc_reg0/pc[31]_i_2_n_11                                                                                                                                                                                                       | openmips0/pc_reg0/p_0_in                                                                                                                                                                                                                |               17 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[20][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             64 |
|  clock_gen/inst/clk_out2                                | reset_of_clk10M                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               13 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[28][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               18 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[25][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               18 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[22][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               12 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[29][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               19 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[12][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               17 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/id_ex0/dividend_reg[33]                                                                                                                                                                                                       | openmips0/id_ex0/dividend_reg[33]_1                                                                                                                                                                                                     |               11 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[19][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               15 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[27][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               14 |             64 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/regs_reg[18][31]                                                                                                                                                                                                      | reset_of_clk10M                                                                                                                                                                                                                         |               18 |             64 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             66 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             68 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             98 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             98 |
| ~clock_gen/inst/clk_out1                                | mmu_memory_version1/extRam/temp_ram_addr[19]_i_2_n_11                                                                                                                                                                                   | mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11                                                                                                                                                                                |               12 |            104 |
| ~clock_gen/inst/clk_out1                                | mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_11                                                                                                                                                                               | mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1_n_11                                                                                                                                                                                  |               18 |            104 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               25 |            112 |
|  mmu_memory_version1/n_1_43_BUFG                        |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               25 |            114 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            126 |
|  openmips0/n_2_1741_BUFG                                |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               28 |            128 |
|  clock_gen/inst/clk_out2                                | openmips0/ctrl0/stall[2]                                                                                                                                                                                                                | openmips0/if_id0/id_pc[31]_i_1_n_11                                                                                                                                                                                                     |               28 |            128 |
|  clock_gen/inst/clk_out2                                | openmips0/mem_wb0/wb_whilo_i                                                                                                                                                                                                            | reset_of_clk10M                                                                                                                                                                                                                         |               34 |            128 |
|  clock_gen/inst/clk_out2                                | openmips0/div0/result_o[63]_i_1_n_11                                                                                                                                                                                                    | reset_of_clk10M                                                                                                                                                                                                                         |               31 |            130 |
|  openmips0/n_0_1739_BUFG                                |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               37 |            132 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | openmips0/ex_mem0/hilo_o[63]_i_1_n_11                                                                                                                                                                                                   |               17 |            132 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | reset_of_clk10M                                                                                                                                                                                                                         |               36 |            156 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | openmips0/mem_wb0/wb_wd[4]_i_1_n_11                                                                                                                                                                                                     |               53 |            206 |
|  clock_gen/inst/clk_out2                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               26 |            206 |
|  clock_gen/inst/clk_out2                                | openmips0/ctrl0/stall[2]                                                                                                                                                                                                                | openmips0/id_ex0/ex_aluop[7]_i_1_n_11                                                                                                                                                                                                   |               67 |            338 |
|  clock_gen/inst/clk_out2                                | openmips0/ctrl0/stall[3]                                                                                                                                                                                                                | openmips0/ex_mem0/mem_wd[4]_i_1_n_11                                                                                                                                                                                                    |              125 |            502 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               82 |            708 |
|  clock_gen/inst/clk_out2                                |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              510 |           4406 |
+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


