0.6
2018.3
Dec  7 2018
00:33:28
E:/project/clahe_vivado/clahe_vivado.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sim_1/imports/tb/bmp_for_videoStream_24bit.sv,1761303976,systemVerilog,,E:/project/clahe_vivado/clahe_vivado.srcs/sim_1/imports/tb/bmp_to_videoStream.sv,,bmp_for_videoStream_24bit,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sim_1/imports/tb/bmp_to_videoStream.sv,1761967833,systemVerilog,,E:/project/clahe_vivado/clahe_vivado.srcs/sim_1/imports/tb/tb_clahe_top_bmp_multi.sv,,bmp_to_videoStream,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sim_1/imports/tb/tb_clahe_top_bmp_multi.sv,1764675873,systemVerilog,,,,tb_clahe_top_bmp_multi,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v,1764213807,verilog,,E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_coord_counter.v,,clahe_clipper_cdf,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_coord_counter.v,1764213807,verilog,,E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_histogram_stat.v,,clahe_coord_counter,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_histogram_stat.v,1764213807,verilog,,E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v,,clahe_histogram_stat,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v,1764213807,verilog,,E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_ram_16tiles_parallel.v,,clahe_mapping_parallel,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_ram_16tiles_parallel.v,1764213807,verilog,,E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_simple_dual_ram_model.v,,clahe_ram_16tiles_parallel,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_ram_64tiles_parallel.v,1764523344,verilog,,,,clahe_ram_64tiles_parallel,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_simple_dual_ram_model.v,1764213807,verilog,,E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_top.v,,clahe_simple_dual_ram_model,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_top.v,1764213807,verilog,,E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_true_dual_port_ram.v,,clahe_top,,,,,,,,
E:/project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_true_dual_port_ram.v,1764213807,verilog,,,,clahe_true_dual_port_ram,,,,,,,,
