# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
in_tck_i(R)->in_clk(R)	2.176    */0.000         */2.124         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	1.881    */0.000         */1.811         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	1.501    */0.000         */1.432         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	2.019    */0.000         */1.951         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	1.911    */0.000         */1.820         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	1.930    */0.000         */1.840         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	2.533    */0.000         */2.435         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	2.283    */0.000         */2.230         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	1.377    */0.000         */1.279         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	1.982    */0.000         */1.930         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	1.285    */0.000         */1.190         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	1.505    */0.000         */1.408         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	19.989   */11.218        */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	20.083   */11.515        */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	20.083   */11.524        */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	19.839   12.716/*        0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/core_clock_gate_i/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.240   14.001/*        0.130/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.300   14.011/*        0.070/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	20.253   14.352/*        0.115/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/D    1
in_tck_i(R)->in_clk(R)	20.289   14.434/*        0.080/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/D    1
in_tck_i(R)->in_clk(R)	20.304   14.443/*        0.065/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/D    1
in_tck_i(R)->in_clk(R)	20.227   14.449/*        0.143/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.073   */14.451        */0.297         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TI    1
in_tck_i(R)->in_clk(R)	20.315   14.484/*        0.053/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/D    1
in_tck_i(R)->in_clk(R)	20.313   14.485/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/D    1
in_tck_i(R)->in_clk(R)	20.307   14.505/*        0.060/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/D    1
in_tck_i(R)->in_clk(R)	20.224   14.556/*        0.144/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/D    1
in_tck_i(R)->in_clk(R)	20.314   14.558/*        0.054/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.325   14.605/*        0.042/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	20.272   14.674/*        0.095/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/D    1
in_spi_clk_i(R)->in_clk(R)	20.272   14.678/*        0.097/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[22]/D    1
in_spi_clk_i(R)->in_clk(R)	20.270   14.704/*        0.100/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[12]/D    1
in_tck_i(R)->in_clk(R)	20.314   14.766/*        0.059/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.324   14.767/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.770/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.770/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.770/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.770/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.771/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.771/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.771/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.771/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.771/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.771/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.771/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.466   14.771/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   14.776/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   14.776/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   14.780/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   14.781/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/RN    1
in_tck_i(R)->in_clk(R)	20.309   14.813/*        0.058/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/D    1
in_clk(R)->in_spi_clk_i(R)	20.524   14.830/*        -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.847/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   14.850/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   14.850/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   14.850/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.851/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   14.851/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.851/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   14.851/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.851/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.851/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   14.851/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.851/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.851/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   14.852/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   14.853/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   14.855/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   14.855/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.486   14.868/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.486   14.868/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/RN    1
in_tck_i(R)->in_clk(R)	20.260   14.887/*        0.094/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/D    1
in_tck_i(R)->in_clk(R)	20.253   14.887/*        0.114/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	20.257   14.915/*        0.111/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[4]/D    1
in_tck_i(R)->in_clk(R)	20.289   */14.922        */0.073         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_spi_clk_i(R)	20.465   14.932/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.466   14.933/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.466   14.933/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.467   14.934/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.467   14.934/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.467   14.935/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.467   14.935/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.467   14.935/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.467   14.935/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.935/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   14.936/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   14.936/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.937/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.937/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.937/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   14.937/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   14.939/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   14.939/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   14.940/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   14.942/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   14.956/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   14.956/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.481   14.964/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.483   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.482   14.965/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.505   14.969/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.505   14.969/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.505   14.969/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.505   14.969/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.505   14.970/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.505   14.970/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.278   14.971/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[11]/D    1
in_tck_i(R)->in_clk(R)	20.130   */14.971        */0.234         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TI    1
in_clk(R)->in_spi_clk_i(R)	20.508   14.972/*        0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_out_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.508   14.972/*        0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/latched_full_s_reg/RN    1
in_clk(R)->in_spi_clk_i(R)	20.508   14.972/*        0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_middle_reg[0]/RN    1
in_tck_i(R)->in_clk(R)	20.298   */14.973        */0.081         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	20.216   14.979/*        0.153/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[17]/D    1
in_clk(R)->in_spi_clk_i(R)	20.497   14.980/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.525   14.989/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/SN    1
in_clk(R)->in_spi_clk_i(R)	20.525   14.989/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/SN    1
in_tck_i(R)->in_clk(R)	20.238   14.993/*        0.126/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	20.265   14.997/*        0.098/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/D    1
in_spi_clk_i(R)->in_clk(R)	20.147   14.997/*        0.221/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[5]/D    1
in_clk(R)->in_spi_clk_i(R)	20.522   15.004/*        -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.522   15.005/*        -0.000/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.271   15.010/*        0.098/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[13]/D    1
in_clk(R)->in_spi_clk_i(R)	20.428   15.012/*        0.066/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.428   15.012/*        0.066/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.428   15.013/*        0.066/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.428   15.013/*        0.066/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.428   15.013/*        0.066/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.428   15.013/*        0.066/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.428   15.013/*        0.066/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.431   15.015/*        0.065/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.431   15.015/*        0.065/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.431   15.015/*        0.065/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/RN    1
in_tck_i(R)->in_clk(R)	20.286   */15.022        */0.069         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.025/*        0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/RN    1
in_tck_i(R)->in_clk(R)	20.306   15.026/*        0.062/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_spi_clk_i(R)	20.449   15.034/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.470   15.034/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.470   15.034/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.470   15.034/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.470   15.034/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.035/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.035/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.035/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.036/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.036/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.036/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.250   15.041/*        0.121/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[9]/D    1
in_clk(R)->in_spi_clk_i(R)	20.479   15.043/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.479   15.044/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.483   15.047/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/RN    1
in_tck_i(R)->in_clk(R)	20.299   15.052/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	20.247   15.059/*        0.121/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[8]/D    1
in_tck_i(R)->in_clk(R)	20.309   15.066/*        0.058/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.071/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.071/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.072/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.072/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.072/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.278   15.075/*        0.091/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[16]/D    1
in_clk(R)->in_spi_clk_i(R)	20.457   15.085/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.457   15.086/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.457   15.086/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.457   15.086/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.457   15.086/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.457   15.086/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.457   15.087/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.457   15.087/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/RN    1
in_tck_i(R)->in_clk(R)	20.294   15.096/*        0.070/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.102/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.102/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.102/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.102/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.103/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.103/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.104/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.104/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.104/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.104/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.104/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/RN    1
in_tck_i(R)->in_clk(R)	20.297   15.104/*        0.058/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.104/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.105/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.105/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.437   15.107/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/RN    1
in_tck_i(R)->in_clk(R)	20.283   15.107/*        0.084/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_spi_clk_i(R)	20.450   15.120/*        0.047/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.127/*        0.043/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.133/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.133/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.135/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.135/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.135/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/RN    1
in_tck_i(R)->in_clk(R)	20.264   */15.136        */0.100         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_spi_clk_i(R)	20.500   15.144/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.147   15.152/*        0.221/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[7]/D    1
in_clk(R)->in_spi_clk_i(R)	20.485   15.154/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.486   15.155/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.486   15.155/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.427   15.169/*        0.063/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.427   15.169/*        0.063/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.427   15.169/*        0.063/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.427   15.169/*        0.063/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.427   15.170/*        0.063/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.429   15.171/*        0.063/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.274   15.176/*        0.098/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[2]/D    1
in_spi_clk_i(R)->in_clk(R)	20.243   15.189/*        0.128/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[21]/D    1
in_clk(R)->in_spi_clk_i(R)	20.456   15.197/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.457   15.199/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.202/*        0.047/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/RN    1
in_tck_i(R)->in_clk(R)	20.282   15.204/*        0.082/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_spi_clk_i(R)	20.467   15.209/*        0.043/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.493   15.211/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.493   15.212/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.494   15.212/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.495   15.212/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.495   15.212/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.495   15.212/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.495   15.212/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.495   15.212/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.280   15.217/*        0.091/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[23]/D    1
in_clk(R)->in_spi_clk_i(R)	20.513   15.230/*        0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.513   15.231/*        0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   15.232/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   15.232/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   15.232/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   15.232/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   15.232/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   15.232/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.477   15.235/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.477   15.236/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.250/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.250/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.251/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.251/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.251/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.254   15.251/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[3]/D    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.251/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.227   15.251/*        0.143/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[26]/D    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.251/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.494   15.251/*        0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/SN    1
in_clk(R)->in_spi_clk_i(R)	20.494   15.251/*        0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/SN    1
in_clk(R)->in_spi_clk_i(R)	20.461   15.252/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.461   15.252/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.461   15.253/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.239   15.253/*        0.132/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[27]/D    1
in_tck_i(R)->in_clk(R)	20.147   */15.255        */0.221         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TI    1
in_clk(R)->in_spi_clk_i(R)	20.498   15.256/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[3]/SN    1
in_clk(R)->in_spi_clk_i(R)	20.466   15.256/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.498   15.256/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[3]/SN    1
in_clk(R)->in_spi_clk_i(R)	20.467   15.257/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.467   15.257/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.461   15.273/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.276   15.276/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[24]/D    1
in_clk(R)->in_spi_clk_i(R)	20.487   15.277/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.487   15.278/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.519   15.278/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.487   15.278/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.489   15.280/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   15.284/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   15.285/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.229   15.288/*        0.138/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[6]/D    1
in_spi_clk_i(R)->in_clk(R)	20.217   15.293/*        0.152/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[14]/D    1
in_clk(R)->in_spi_clk_i(R)	20.508   15.298/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   15.300/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   15.300/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   15.300/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   15.300/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   15.300/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.472   15.300/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.303/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[6]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.217   15.310/*        0.154/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[25]/D    1
in_spi_clk_i(R)->in_clk(R)	20.225   15.321/*        0.144/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[15]/D    1
in_clk(R)->in_spi_clk_i(R)	20.494   15.322/*        0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[2]/SN    1
in_tck_i(R)->in_clk(R)	20.326   15.322/*        0.063/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.332/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.332/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.333/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.333/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.333/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.333/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.333/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.333/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.333/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.333/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.334/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.460   15.334/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.334/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.334/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.512   15.340/*        0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.514   15.342/*        0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[7]/RN    1
in_tck_i(R)->in_clk(R)	20.293   */15.343        */0.066         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	20.274   15.346/*        0.094/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[20]/D    1
in_clk(R)->in_spi_clk_i(R)	20.465   15.353/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.534   15.362/*        -0.020/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[2]/SN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.363/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.363/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.363/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.363/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.363/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.364/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.364/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.364/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.364/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.364/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.364/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.364/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.364/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.491   15.365/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.491   15.367/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/RN    1
in_tck_i(R)->in_clk(R)	20.211   15.369/*        0.146/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.331   */15.370        */0.058         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_spi_clk_i(R)->in_clk(R)	20.267   15.382/*        0.103/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[28]/D    1
in_clk(R)->in_spi_clk_i(R)	20.495   15.384/*        0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/SN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.389/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.389/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.389/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.389/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.389/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.389/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.389/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.391/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.391/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   15.391/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.391/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.474   15.393/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.395/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.395/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.523   15.412/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.524   15.414/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.525   15.414/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.524   15.414/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.524   15.414/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.276   15.414/*        0.093/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[19]/D    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.420/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.420/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.421/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.422/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.423/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.458   15.423/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.424/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.459   15.424/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.470   15.435/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   15.435/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   15.435/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.469   15.435/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.519   15.438/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/RN    1
in_tck_i(R)->in_clk(R)	20.272   15.441/*        0.095/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.448/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.448/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.448/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.448/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.471   15.448/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.489   15.465/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/RN    1
in_tck_i(R)->in_clk(R)	20.105   */15.467        */0.234         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_tck_i(R)->in_clk(R)	20.105   */15.467        */0.234         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	20.105   */15.468        */0.234         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	20.052   15.475/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.477/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.477/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.475   15.477/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.259   15.480/*        0.110/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[29]/D    1
in_clk(R)->in_spi_clk_i(R)	20.479   15.481/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.479   15.481/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.479   15.482/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.516   15.482/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.517   15.482/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.516   15.483/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/RN    1
in_tck_i(R)->in_clk(R)	20.105   */15.503        */0.252         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_spi_clk_i(R)	20.519   15.521/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.519   15.522/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/RN    1
in_tck_i(R)->in_clk(R)	20.304   */15.528        */0.053         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[1]/D    1
in_spi_clk_i(R)->in_clk(R)	20.256   15.531/*        0.112/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[31]/D    1
in_spi_clk_i(R)->in_clk(R)	20.272   15.548/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[18]/D    1
in_tck_i(R)->in_clk(R)	20.271   15.555/*        0.109/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_spi_clk_i(R)	20.470   15.564/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.470   15.564/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.470   15.564/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.275   15.564/*        0.093/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[30]/D    1
in_spi_clk_i(R)->in_clk(R)	20.287   15.580/*        0.083/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[14]/D    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.583/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.583/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.583/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.584/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.584/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.585/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.585/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.490   15.585/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/RN    1
in_tck_i(R)->in_clk(R)	20.295   */15.590        */0.062         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_spi_clk_i(R)	20.508   15.601/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/RN    1
in_tck_i(R)->in_clk(R)	20.195   15.623/*        0.176/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.274   15.644/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[10]/D    1
in_spi_clk_i(R)->in_clk(R)	20.277   */15.645        */0.091         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[4]/D    1
in_spi_clk_i(R)->in_clk(R)	20.271   */15.646        */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[9]/D    1
in_clk(R)->in_spi_clk_i(R)	20.468   15.648/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   15.648/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   15.648/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   15.648/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.468   15.648/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.655/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.656/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.656/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.656/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.476   15.656/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/RN    1
in_spi_clk_i(R)->in_clk(R)	20.247   */15.663        */0.121         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[3]/D    1
in_tck_i(R)->in_clk(R)	20.191   15.665/*        0.180/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.262   */15.665        */0.108         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[11]/D    1
in_clk(R)->in_spi_clk_i(R)	20.488   15.668/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/RN    1
in_tck_i(R)->in_clk(R)	20.230   15.671/*        0.175/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	20.249   15.677/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.685/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.685/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.506   15.686/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/RN    1
in_tck_i(R)->in_clk(R)	20.307   15.688/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.071   */15.710        */0.238         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	20.071   */15.710        */0.238         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_tck_i(R)->in_clk(R)	20.071   */15.710        */0.238         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_tck_i(R)->in_clk(R)	20.309   15.711/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	20.285   */15.716        */0.085         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[6]/D    1
in_tck_i(R)->in_clk(R)	20.246   15.720/*        0.125/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_spi_clk_i(R)->in_clk(R)	20.284   */15.722        */0.086         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[7]/D    1
in_tck_i(R)->in_clk(R)	20.284   15.725/*        0.119/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_spi_clk_i(R)->in_clk(R)	20.244   */15.743        */0.125         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[8]/D    1
in_spi_clk_i(R)->in_clk(R)	20.283   */15.745        */0.086         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[2]/D    1
in_spi_clk_i(R)->in_clk(R)	20.285   */15.747        */0.086         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[5]/D    1
in_tck_i(R)->in_clk(R)	20.070   */15.756        */0.238         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	20.070   */15.756        */0.238         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_spi_clk_i(R)->in_clk(R)	20.283   */15.756        */0.085         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.071   */15.756        */0.238         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_tck_i(R)->in_clk(R)	20.316   */15.789        */0.060         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	20.043   15.830/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	19.958   15.834/*        0.351/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_tck_i(R)->in_clk(R)	19.958   15.835/*        0.351/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_tck_i(R)->in_clk(R)	19.958   15.835/*        0.351/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	20.293   15.837/*        0.076/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_spi_clk_i(R)	20.520   15.839/*        0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	20.520   15.839/*        0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/RN    1
in_tck_i(R)->in_clk(R)	20.301   */15.841        */0.070         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/D    1
in_spi_clk_i(R)->in_clk(R)	20.285   */15.842        */0.085         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[15]/D    1
in_tck_i(R)->in_clk(R)	20.194   */15.844        */0.146         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	20.194   */15.844        */0.146         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_tck_i(R)->in_clk(R)	20.308   */15.851        */0.082         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/D    1
in_tck_i(R)->in_clk(R)	20.294   15.851/*        0.079/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.210   */15.861        */0.139         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_spi_clk_i(R)->in_clk(R)	20.284   */15.868        */0.086         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[13]/D    1
in_tck_i(R)->in_clk(R)	20.306   */15.869        */0.065         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(F)->in_clk(R)	40.096   15.883/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_spi_clk_i(R)->in_clk(R)	20.284   */15.908        */0.086         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[10]/D    1
in_tck_i(R)->in_clk(R)	20.271   */15.924        */0.100         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/D    1
in_tck_i(R)->in_clk(R)	20.326   15.927/*        0.064/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	20.284   */15.931        */0.086         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[12]/D    1
in_tck_i(R)->in_clk(R)	20.196   */15.937        */0.143         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.196   */15.937        */0.143         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_tck_i(R)->in_clk(R)	20.196   */15.938        */0.143         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_tck_i(R)->in_clk(R)	20.252   15.945/*        0.127/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	20.338   15.949/*        0.051/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.305   15.954/*        0.068/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.275   */15.956        */0.095         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/D    1
in_tck_i(R)->in_clk(R)	20.324   15.959/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.330   */15.969        */0.046         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.329   */15.973        */0.046         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.279   */15.978        */0.089         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.072   */15.985        */0.237         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_tck_i(R)->in_clk(R)	20.072   */15.985        */0.237         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_tck_i(R)->in_clk(R)	20.072   */15.985        */0.237         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.309   */16.015        */0.072         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/D    1
in_tck_i(R)->in_clk(R)	20.198   16.021/*        0.174/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_tck_i(R)->in_clk(R)	20.152   16.027/*        0.212/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	20.332   */16.033        */0.046         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/D    1
in_tck_i(R)->in_clk(R)	19.956   16.036/*        0.383/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	19.956   16.036/*        0.383/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_tck_i(R)->in_clk(R)	19.956   16.036/*        0.383/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(F)->in_clk(R)	40.048   16.037/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_tck_i(R)->in_clk(R)	20.173   16.048/*        0.203/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	20.174   16.050/*        0.203/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	20.349   16.050/*        0.041/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.339   */16.054        */0.041         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/D    1
in_tck_i(R)->in_clk(R)	20.252   16.076/*        0.119/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_tck_i(R)->in_clk(R)	20.333   */16.077        */0.046         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/D    1
in_tck_i(R)->in_clk(R)	20.157   */16.103        */0.176         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_tck_i(R)->in_clk(R)	20.157   */16.104        */0.176         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_tck_i(R)->in_clk(R)	20.158   */16.105        */0.176         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_tck_i(R)->in_clk(R)	20.231   16.107/*        0.146/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	19.979   16.108/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.339   */16.113        */0.042         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/D    1
in_tck_i(R)->in_clk(R)	20.128   16.117/*        0.234/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_tck_i(R)->in_clk(R)	20.145   16.118/*        0.206/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	20.145   16.118/*        0.206/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	20.145   16.118/*        0.206/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	20.263   16.141/*        0.107/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/D    1
in_spi_clk_i(R)->in_clk(R)	19.989   16.157/*        0.382/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/TE    1
in_tck_i(R)->in_clk(R)	20.171   16.157/*        0.203/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_spi_clk_i(R)->in_clk(R)	19.989   16.158/*        0.382/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/TE    1
in_tck_i(R)->in_clk(R)	20.175   16.162/*        0.202/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_tck_i(R)->in_clk(R)	20.175   16.162/*        0.202/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	20.155   16.163/*        0.207/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	20.330   */16.166        */0.050         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.200   16.173/*        0.151/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_tck_i(R)->in_clk(R)	20.185   16.174/*        0.176/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_tck_i(R)->in_clk(R)	20.325   16.184/*        0.054/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.138   */16.190        */0.195         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_tck_i(R)->in_clk(R)	20.139   */16.190        */0.195         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_tck_i(R)->in_clk(R)	20.139   */16.190        */0.195         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_tck_i(R)->in_clk(R)	20.309   */16.193        */0.059         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	20.106   */16.215        */0.244         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_tck_i(R)->in_clk(R)	20.210   16.218/*        0.152/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_tck_i(R)->in_clk(R)	20.232   16.218/*        0.146/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_tck_i(R)->in_clk(R)	20.179   16.219/*        0.182/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_tck_i(R)->in_clk(R)	20.112   */16.221        */0.241         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_tck_i(R)->in_clk(R)	20.112   */16.221        */0.241         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_tck_i(R)->in_clk(R)	20.337   */16.223        */0.052         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.355   */16.230        */0.033         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(F)->in_clk(R)	40.069   16.230/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.305   16.232/*        0.064/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(F)->in_clk(R)	40.049   16.235/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_tck_i(R)->in_clk(R)	20.032   16.237/*        0.301/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_tck_i(R)->in_clk(R)	20.032   16.237/*        0.301/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_tck_i(R)->in_clk(R)	20.034   16.237/*        0.301/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_tck_i(R)->in_clk(R)	20.148   16.240/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	20.148   16.240/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	20.148   16.240/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_tck_i(R)->in_clk(R)	20.337   16.254/*        0.051/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/D    1
in_tck_i(R)->in_clk(R)	20.328   16.263/*        0.051/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.305   */16.265        */0.062         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(F)->in_clk(R)	40.067   16.268/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.035   */16.271        */0.316         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	20.035   */16.271        */0.316         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_tck_i(R)->in_clk(R)	20.318   */16.274        */0.066         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/D    1
in_tck_i(R)->in_clk(R)	20.344   */16.278        */0.042         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/D    1
in_tck_i(R)->in_clk(R)	20.054   */16.290        */0.307         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	20.251   16.291/*        0.121/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_tck_i(R)->in_clk(R)	20.134   16.291/*        0.217/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	20.131   */16.294        */0.219         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(F)->in_clk(R)	40.088   16.295/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.204   16.297/*        0.157/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_tck_i(R)->in_clk(R)	20.137   */16.300        */0.216         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_tck_i(R)->in_clk(R)	20.137   */16.300        */0.216         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_tck_i(R)->in_clk(R)	20.153   16.310/*        0.209/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	20.153   16.310/*        0.209/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	20.265   16.316/*        0.138/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_tck_i(R)->in_clk(R)	20.149   */16.316        */0.189         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	20.149   */16.316        */0.189         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_tck_i(R)->in_clk(R)	20.150   */16.316        */0.189         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_tck_i(R)->in_clk(R)	20.145   16.325/*        0.214/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	20.145   16.325/*        0.214/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	20.146   16.325/*        0.214/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_tck_i(R)->in_clk(R)	20.043   */16.340        */0.316         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	20.047   */16.343        */0.314         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	20.049   */16.345        */0.313         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	20.195   16.346/*        0.183/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	20.190   16.347/*        0.161/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_tck_i(R)->in_clk(R)	20.153   16.348/*        0.206/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	20.153   16.348/*        0.206/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_tck_i(R)->in_clk(R)	20.153   16.348/*        0.206/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	19.958   16.353/*        0.375/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_tck_i(R)->in_clk(R)	19.958   16.354/*        0.375/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_tck_i(R)->in_clk(R)	19.959   16.354/*        0.375/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_tck_i(R)->in_clk(R)	20.187   16.357/*        0.177/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_tck_i(R)->in_clk(R)	20.318   16.369/*        0.084/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_tck_i(R)->in_clk(R)	20.153   16.369/*        0.198/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_tck_i(R)->in_clk(R)	20.065   */16.370        */0.285         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	20.065   */16.370        */0.285         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	20.066   */16.370        */0.285         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_tck_i(R)->in_clk(R)	20.205   16.375/*        0.169/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	20.205   16.375/*        0.169/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	20.201   16.381/*        0.158/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_tck_i(R)->in_clk(R)	20.170   16.386/*        0.191/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	20.170   16.386/*        0.191/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	20.162   16.393/*        0.199/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	20.162   16.393/*        0.199/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	20.162   16.393/*        0.199/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_tck_i(R)->in_clk(R)	20.338   16.394/*        0.046/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/D    1
in_tck_i(R)->in_clk(R)	20.192   16.395/*        0.159/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_tck_i(R)->in_clk(R)	20.070   */16.396        */0.291         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	20.070   */16.396        */0.291         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	20.072   */16.398        */0.289         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_tck_i(R)->in_clk(R)	20.250   16.400/*        0.129/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_tck_i(R)->in_clk(R)	20.357   */16.401        */0.033         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	20.208   16.403/*        0.151/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	20.137   */16.403        */0.197         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_tck_i(R)->in_clk(R)	20.137   */16.403        */0.197         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_tck_i(R)->in_clk(R)	20.137   */16.404        */0.197         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_tck_i(R)->in_clk(R)	20.300   16.408/*        0.068/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.241   16.411/*        0.122/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_tck_i(R)->in_clk(R)	20.231   16.414/*        0.158/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.115   */16.421        */0.260         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.207   16.424/*        0.144/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_tck_i(R)->in_clk(R)	20.182   16.424/*        0.181/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	20.182   16.424/*        0.181/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	20.182   16.424/*        0.181/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_tck_i(R)->in_clk(R)	20.204   16.426/*        0.170/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	20.204   16.426/*        0.170/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	20.204   16.426/*        0.170/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	20.196   16.428/*        0.182/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_tck_i(R)->in_clk(R)	20.148   16.428/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_tck_i(R)->in_clk(R)	20.149   16.428/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_tck_i(R)->in_clk(R)	20.149   16.428/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_tck_i(R)->in_clk(R)	20.194   16.431/*        0.180/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	20.191   16.432/*        0.182/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	20.192   16.432/*        0.182/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	20.192   16.432/*        0.182/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_tck_i(R)->in_clk(R)	20.208   16.433/*        0.170/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	20.199   16.435/*        0.178/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_tck_i(R)->in_clk(R)	20.199   16.435/*        0.178/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	20.288   16.436/*        0.063/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[6]/D    1
in_tck_i(R)->in_clk(R)	20.131   */16.437        */0.220         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_tck_i(R)->in_clk(R)	20.303   16.440/*        0.065/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.137   */16.442        */0.217         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_tck_i(R)->in_clk(R)	20.137   */16.443        */0.217         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	20.217   16.448/*        0.144/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_tck_i(R)->in_clk(R)	20.342   16.448/*        0.045/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/D    1
in_tck_i(R)->in_clk(R)	20.177   16.453/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	20.177   16.453/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_tck_i(R)->in_clk(R)	20.177   16.453/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	20.152   16.456/*        0.207/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	20.348   */16.456        */0.033         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.152   16.457/*        0.207/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_tck_i(R)->in_clk(R)	20.152   16.457/*        0.207/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	20.200   16.466/*        0.160/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_tck_i(R)->in_clk(R)	20.155   */16.469        */0.179         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_tck_i(R)->in_clk(R)	20.155   */16.469        */0.179         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_tck_i(R)->in_clk(R)	20.155   */16.469        */0.179         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_tck_i(R)->in_clk(R)	20.168   16.469/*        0.196/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	20.194   16.478/*        0.177/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_tck_i(R)->in_clk(R)	20.237   16.478/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_tck_i(R)->in_clk(R)	20.258   16.480/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_tck_i(R)->in_clk(R)	20.252   16.484/*        0.128/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_tck_i(R)->in_clk(R)	20.204   16.484/*        0.157/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_tck_i(R)->in_clk(R)	20.298   */16.485        */0.062         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.246   16.487/*        0.128/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_tck_i(R)->in_clk(R)	20.263   16.487/*        0.116/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_tck_i(R)->in_clk(R)	20.253   16.489/*        0.124/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_tck_i(R)->in_clk(R)	20.189   16.490/*        0.187/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	20.189   16.490/*        0.187/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	20.283   16.498/*        0.068/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.204   16.502/*        0.170/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	20.207   16.504/*        0.168/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	20.209   16.506/*        0.168/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_tck_i(R)->in_clk(R)	20.318   16.506/*        0.051/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.232   16.508/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_tck_i(R)->in_clk(R)	20.183   16.512/*        0.180/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	20.183   16.512/*        0.180/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	20.183   16.512/*        0.180/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_tck_i(R)->in_clk(R)	20.208   16.512/*        0.151/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_tck_i(R)->in_clk(R)	20.211   16.514/*        0.150/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[17]/D    1
in_tck_i(R)->in_clk(R)	20.232   16.516/*        0.130/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_tck_i(R)->in_clk(R)	20.313   16.523/*        0.054/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.233   16.526/*        0.117/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_tck_i(R)->in_clk(R)	20.358   */16.526        */0.032         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.167   */16.540        */0.217         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/TI    1
in_tck_i(R)->in_clk(R)	20.175   16.544/*        0.187/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_tck_i(R)->in_clk(R)	20.243   16.544/*        0.132/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_tck_i(R)->in_clk(R)	20.177   16.547/*        0.197/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	20.177   16.547/*        0.197/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	20.177   16.547/*        0.197/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_tck_i(R)->in_clk(R)	20.111   */16.549        */0.268         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.188   16.549/*        0.185/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	20.230   16.554/*        0.132/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_tck_i(R)->in_clk(R)	20.193   16.554/*        0.184/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_tck_i(R)->in_clk(R)	20.193   16.554/*        0.184/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	20.156   16.555/*        0.196/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_tck_i(R)->in_clk(R)	20.156   16.555/*        0.196/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	20.156   16.555/*        0.196/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	20.263   16.560/*        0.114/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_tck_i(R)->in_clk(R)	20.238   16.566/*        0.126/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_tck_i(R)->in_clk(R)	20.060   16.575/*        0.278/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	20.060   16.575/*        0.278/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_tck_i(R)->in_clk(R)	20.060   16.575/*        0.278/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_tck_i(R)->in_clk(R)	20.342   */16.578        */0.039         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/D    1
in_tck_i(R)->in_clk(R)	20.267   16.580/*        0.089/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(F)->in_clk(R)	40.095   16.584/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_tck_i(R)->in_clk(R)	20.180   16.588/*        0.194/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	20.180   16.588/*        0.194/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_tck_i(R)->in_clk(R)	20.184   16.593/*        0.193/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	20.185   16.593/*        0.194/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	20.322   16.597/*        0.054/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.230   16.599/*        0.132/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_tck_i(R)->in_clk(R)	20.233   16.603/*        0.141/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	20.248   16.609/*        0.130/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_tck_i(R)->in_clk(R)	20.129   */16.611        */0.204         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_tck_i(R)->in_clk(R)	20.129   */16.611        */0.204         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_tck_i(R)->in_clk(R)	20.130   */16.612        */0.204         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_tck_i(R)->in_clk(R)	20.213   16.612/*        0.140/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	20.321   16.615/*        0.058/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.335   16.616/*        0.046/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.133   */16.648        */0.217         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_tck_i(R)->in_clk(R)	20.239   16.648/*        0.138/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_tck_i(R)->in_clk(R)	20.240   16.649/*        0.139/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_tck_i(R)->in_clk(R)	20.064   16.649/*        0.285/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_tck_i(R)->in_clk(R)	20.065   16.650/*        0.285/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_tck_i(R)->in_clk(R)	20.065   16.650/*        0.285/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_tck_i(R)->in_clk(R)	20.139   */16.654        */0.215         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_tck_i(R)->in_clk(R)	20.139   */16.654        */0.215         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	20.310   16.655/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/D    1
in_tck_i(R)->in_clk(R)	20.200   */16.657        */0.138         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	20.200   */16.657        */0.138         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_tck_i(R)->in_clk(R)	20.200   */16.657        */0.138         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_tck_i(R)->in_clk(R)	20.310   16.659/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[25]/D    1
in_tck_i(R)->in_clk(R)	20.294   */16.660        */0.068         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.140   */16.666        */0.210         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_tck_i(R)->in_clk(R)	20.140   */16.666        */0.210         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_tck_i(R)->in_clk(R)	20.147   */16.672        */0.207         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_tck_i(R)->in_clk(R)	20.227   16.679/*        0.176/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	20.315   16.682/*        0.051/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/D    1
in_tck_i(R)->in_clk(R)	20.251   16.684/*        0.152/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_tck_i(R)->in_clk(R)	20.178   16.688/*        0.184/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_tck_i(R)->in_clk(R)	20.314   16.693/*        0.052/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/D    1
in_tck_i(R)->in_clk(R)	20.295   */16.693        */0.066         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.290   16.698/*        0.074/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.313   16.703/*        0.054/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[7]/D    1
in_tck_i(R)->in_clk(R)	20.231   16.703/*        0.133/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[30]/D    1
in_tck_i(R)->in_clk(R)	20.201   */16.706        */0.137         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.201   */16.706        */0.137         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_tck_i(R)->in_clk(R)	20.201   */16.706        */0.137         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_tck_i(R)->in_clk(R)	20.074   */16.707        */0.229         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_tck_i(R)->in_clk(R)	20.074   */16.707        */0.229         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_tck_i(R)->in_clk(R)	20.075   */16.708        */0.229         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_tck_i(R)->in_clk(R)	20.067   16.708/*        0.282/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_tck_i(R)->in_clk(R)	20.067   16.708/*        0.282/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_tck_i(R)->in_clk(R)	20.067   16.708/*        0.282/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_tck_i(R)->in_clk(R)	20.308   16.711/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[12]/D    1
in_tck_i(R)->in_clk(R)	20.102   */16.718        */0.277         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.250   */16.720        */0.119         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/D    1
in_clk(F)->in_clk(R)	40.046   */16.721        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_tck_i(R)->in_clk(R)	20.083   */16.728        */0.220         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_tck_i(R)->in_clk(R)	20.083   */16.728        */0.220         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_tck_i(R)->in_clk(R)	20.084   */16.729        */0.220         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_tck_i(R)->in_clk(R)	20.287   16.730/*        0.063/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/D    1
in_tck_i(R)->in_clk(R)	20.291   16.730/*        0.075/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[26]/D    1
in_tck_i(R)->in_clk(R)	20.111   */16.732        */0.268         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_tck_i(R)->in_clk(R)	20.078   */16.734        */0.225         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_tck_i(R)->in_clk(R)	20.078   */16.734        */0.225         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_tck_i(R)->in_clk(R)	20.079   */16.735        */0.225         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_tck_i(R)->in_clk(R)	20.305   16.738/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_tck_i(R)->in_clk(R)	20.293   16.741/*        0.121/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_tck_i(R)->in_clk(R)	20.286   16.741/*        0.081/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/D    1
in_clk(F)->in_clk(R)	40.096   16.742/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_tck_i(R)->in_clk(R)	20.233   16.742/*        0.129/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_tck_i(R)->in_clk(R)	20.073   */16.753        */0.288         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_tck_i(R)->in_clk(R)	20.300   16.755/*        0.068/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.080   */16.770        */0.282         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_tck_i(R)->in_clk(R)	20.079   */16.772        */0.283         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_tck_i(R)->in_clk(R)	19.909   16.778/*        0.393/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_tck_i(R)->in_clk(R)	19.909   16.779/*        0.393/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	19.909   16.779/*        0.393/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_tck_i(R)->in_clk(R)	20.260   16.791/*        0.118/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_tck_i(R)->in_clk(R)	20.171   */16.794        */0.233         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	20.101   */16.796        */0.271         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_tck_i(R)->in_clk(R)	19.982   16.802/*        0.367/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_tck_i(R)->in_clk(R)	19.982   16.803/*        0.367/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_tck_i(R)->in_clk(R)	19.982   16.803/*        0.367/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_tck_i(R)->in_clk(R)	20.298   16.810/*        0.068/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[23]/D    1
in_tck_i(R)->in_clk(R)	20.120   */16.811        */0.183         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_tck_i(R)->in_clk(R)	20.120   */16.811        */0.183         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_tck_i(R)->in_clk(R)	20.314   16.811/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[14]/D    1
in_tck_i(R)->in_clk(R)	20.121   */16.812        */0.183         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_tck_i(R)->in_clk(R)	19.980   16.818/*        0.369/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_tck_i(R)->in_clk(R)	19.980   16.818/*        0.369/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_tck_i(R)->in_clk(R)	20.234   16.819/*        0.173/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	19.980   16.819/*        0.369/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_tck_i(R)->in_clk(R)	20.150   */16.822        */0.200         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_tck_i(R)->in_clk(R)	20.150   */16.822        */0.200         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	20.150   */16.822        */0.200         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_tck_i(R)->in_clk(R)	20.238   16.830/*        0.124/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_tck_i(R)->in_clk(R)	20.161   */16.830        */0.242         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	20.273   16.834/*        0.077/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.148   */16.840        */0.202         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_tck_i(R)->in_clk(R)	20.249   16.843/*        0.113/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_tck_i(R)->in_clk(R)	20.112   */16.845        */0.267         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	20.154   */16.846        */0.199         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_tck_i(R)->in_clk(R)	20.154   */16.846        */0.199         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_tck_i(R)->in_clk(R)	20.164   16.847/*        0.194/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_tck_i(R)->in_clk(R)	20.314   16.850/*        0.051/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.317   16.852/*        0.048/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[28]/D    1
in_tck_i(R)->in_clk(R)	20.250   16.852/*        0.112/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_tck_i(R)->in_clk(R)	20.273   16.854/*        0.107/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_tck_i(R)->in_clk(R)	20.328   16.856/*        0.076/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_tck_i(R)->in_clk(R)	20.277   16.857/*        0.076/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/D    1
in_tck_i(R)->in_clk(R)	20.209   16.857/*        0.166/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_tck_i(R)->in_clk(R)	20.175   16.858/*        0.190/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	20.175   16.858/*        0.190/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	20.307   16.859/*        0.054/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/D    1
in_tck_i(R)->in_clk(R)	20.183   16.861/*        0.190/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	20.183   16.861/*        0.190/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_tck_i(R)->in_clk(R)	20.184   16.862/*        0.190/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	20.151   */16.866        */0.255         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	20.297   16.867/*        0.071/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/D    1
in_tck_i(R)->in_clk(R)	20.303   */16.870        */0.054         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.269   16.871/*        0.102/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_tck_i(R)->in_clk(R)	20.156   */16.873        */0.178         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_tck_i(R)->in_clk(R)	20.156   */16.873        */0.178         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(F)->in_clk(R)	40.089   */16.873        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.156   */16.873        */0.178         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_tck_i(R)->in_clk(R)	19.973   16.878/*        0.378/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_tck_i(R)->in_clk(R)	20.296   16.879/*        0.117/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_tck_i(R)->in_clk(R)	19.973   16.879/*        0.378/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_tck_i(R)->in_clk(R)	19.973   16.880/*        0.378/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_tck_i(R)->in_clk(R)	19.973   16.880/*        0.378/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_tck_i(R)->in_clk(R)	20.314   16.883/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[11]/D    1
in_tck_i(R)->in_clk(R)	19.971   16.885/*        0.380/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_tck_i(R)->in_clk(R)	19.971   16.885/*        0.380/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	20.055   */16.885        */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	19.971   16.885/*        0.380/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_tck_i(R)->in_clk(R)	20.167   */16.885        */0.239         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	19.971   16.886/*        0.380/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_tck_i(R)->in_clk(R)	20.109   */16.886        */0.270         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	20.311   16.887/*        0.091/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_tck_i(R)->in_clk(R)	19.953   16.890/*        0.349/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_tck_i(R)->in_clk(R)	19.953   16.890/*        0.349/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	19.953   16.891/*        0.349/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_tck_i(R)->in_clk(R)	19.988   16.892/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_tck_i(R)->in_clk(R)	19.988   16.892/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_tck_i(R)->in_clk(R)	19.989   16.892/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_tck_i(R)->in_clk(R)	20.094   */16.892        */0.277         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_tck_i(R)->in_clk(R)	19.989   16.893/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_tck_i(R)->in_clk(R)	19.989   16.893/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	19.973   16.896/*        0.378/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_clk(R)	19.973   16.896/*        0.378/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_tck_i(R)->in_clk(R)	19.992   16.897/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_tck_i(R)->in_clk(R)	19.992   16.897/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_tck_i(R)->in_clk(R)	19.986   16.897/*        0.373/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_clk(R)	19.994   16.897/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_tck_i(R)->in_clk(R)	19.994   16.897/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_tck_i(R)->in_clk(R)	19.986   16.897/*        0.373/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_tck_i(R)->in_clk(R)	19.987   16.898/*        0.373/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_tck_i(R)->in_clk(R)	19.995   16.900/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_tck_i(R)->in_clk(R)	19.995   16.900/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_tck_i(R)->in_clk(R)	19.995   16.900/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_tck_i(R)->in_clk(R)	19.990   16.901/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_tck_i(R)->in_clk(R)	19.990   16.902/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	19.990   16.902/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_tck_i(R)->in_clk(R)	19.990   16.903/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_tck_i(R)->in_clk(R)	19.992   16.903/*        0.369/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_tck_i(R)->in_clk(R)	19.993   16.903/*        0.369/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_tck_i(R)->in_clk(R)	19.991   16.904/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_tck_i(R)->in_clk(R)	19.991   16.904/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_tck_i(R)->in_clk(R)	19.993   16.906/*        0.369/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_tck_i(R)->in_clk(R)	19.988   16.909/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_tck_i(R)->in_clk(R)	19.989   16.910/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_tck_i(R)->in_clk(R)	19.989   16.910/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_tck_i(R)->in_clk(R)	19.989   16.910/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.263   16.911/*        0.112/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_tck_i(R)->in_clk(R)	20.229   16.912/*        0.135/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_tck_i(R)->in_clk(R)	19.993   16.914/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_tck_i(R)->in_clk(R)	19.993   16.914/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_tck_i(R)->in_clk(R)	19.993   16.915/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_tck_i(R)->in_clk(R)	20.274   16.915/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_tck_i(R)->in_clk(R)	19.993   16.915/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_tck_i(R)->in_clk(R)	19.995   16.916/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	19.993   16.916/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_tck_i(R)->in_clk(R)	19.995   16.916/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_tck_i(R)->in_clk(R)	19.995   16.916/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_tck_i(R)->in_clk(R)	19.995   16.916/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_tck_i(R)->in_clk(R)	19.995   16.917/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_tck_i(R)->in_clk(R)	20.239   16.917/*        0.135/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	20.240   16.918/*        0.164/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	20.111   */16.918        */0.246         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.198   16.922/*        0.170/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[13]/D    1
in_tck_i(R)->in_clk(R)	20.265   16.929/*        0.071/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.298   16.929/*        0.107/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_tck_i(R)->in_clk(R)	20.314   16.936/*        0.052/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[22]/D    1
in_tck_i(R)->in_clk(R)	20.287   */16.940        */0.075         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.187   16.940/*        0.173/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	20.187   16.940/*        0.173/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_clk(R)	20.189   16.943/*        0.171/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.320   16.951/*        0.087/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_tck_i(R)->in_clk(R)	20.282   16.955/*        0.068/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/D    1
in_tck_i(R)->in_clk(R)	20.287   16.960/*        0.065/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/D    1
in_tck_i(R)->in_clk(R)	20.293   16.960/*        0.068/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[9]/D    1
in_tck_i(R)->in_clk(R)	19.969   16.964/*        0.332/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	19.969   16.964/*        0.332/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_tck_i(R)->in_clk(R)	19.969   16.964/*        0.332/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_tck_i(R)->in_clk(R)	19.971   16.965/*        0.330/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_tck_i(R)->in_clk(R)	19.971   16.966/*        0.330/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	19.971   16.966/*        0.330/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_tck_i(R)->in_clk(R)	20.270   16.966/*        0.110/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_tck_i(R)->in_clk(R)	20.168   16.966/*        0.197/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	20.295   16.973/*        0.109/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_tck_i(R)->in_clk(R)	20.169   16.974/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	20.169   16.974/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.169   16.974/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_clk(R)	20.004   16.979/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_tck_i(R)->in_clk(R)	20.004   16.979/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	20.004   16.980/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_tck_i(R)->in_clk(R)	20.004   16.980/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_tck_i(R)->in_clk(R)	20.273   16.981/*        0.107/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_tck_i(R)->in_clk(R)	20.241   16.995/*        0.118/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.303   16.996/*        0.060/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.026   17.000/*        0.348/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_tck_i(R)->in_clk(R)	20.025   17.000/*        0.348/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_tck_i(R)->in_clk(R)	20.026   17.002/*        0.348/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_tck_i(R)->in_clk(R)	20.029   17.002/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_tck_i(R)->in_clk(R)	20.026   17.002/*        0.348/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_tck_i(R)->in_clk(R)	20.026   17.003/*        0.348/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_tck_i(R)->in_clk(R)	20.030   17.004/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_tck_i(R)->in_clk(R)	20.030   17.004/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_tck_i(R)->in_clk(R)	20.030   17.004/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_tck_i(R)->in_clk(R)	20.030   17.004/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_tck_i(R)->in_clk(R)	20.031   17.004/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_tck_i(R)->in_clk(R)	20.114   */17.008        */0.258         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.249   17.009/*        0.087/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.202   17.010/*        0.173/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.196   17.021/*        0.171/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_tck_i(R)->in_clk(R)	20.281   17.023/*        0.084/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.306   17.028/*        0.062/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.223   17.029/*        0.140/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.270   */17.030        */0.102         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.272   17.033/*        0.077/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.239   17.037/*        0.135/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_tck_i(R)->in_clk(R)	20.311   17.037/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/D    1
in_tck_i(R)->in_clk(R)	20.284   17.050/*        0.067/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.116   */17.050        */0.235         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_tck_i(R)->in_clk(R)	20.115   */17.050        */0.235         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_tck_i(R)->in_clk(R)	20.115   */17.050        */0.235         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_tck_i(R)->in_clk(R)	20.116   */17.050        */0.235         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_tck_i(R)->in_clk(R)	20.116   */17.050        */0.235         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_tck_i(R)->in_clk(R)	20.052   17.056/*        0.309/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_tck_i(R)->in_clk(R)	20.052   17.056/*        0.309/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(F)->in_clk(R)	40.069   17.056/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.053   17.056/*        0.309/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_tck_i(R)->in_clk(R)	20.300   */17.056        */0.059         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.053   17.057/*        0.309/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_tck_i(R)->in_clk(R)	20.053   17.057/*        0.309/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_tck_i(R)->in_clk(R)	20.053   17.057/*        0.309/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_tck_i(R)->in_clk(R)	20.053   17.057/*        0.309/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_tck_i(R)->in_clk(R)	20.053   17.057/*        0.309/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_tck_i(R)->in_clk(R)	20.213   17.059/*        0.161/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_tck_i(R)->in_clk(R)	20.293   */17.062        */0.064         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.129   */17.064        */0.230         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_tck_i(R)->in_clk(R)	20.129   */17.064        */0.230         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_tck_i(R)->in_clk(R)	20.129   */17.064        */0.230         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_tck_i(R)->in_clk(R)	20.129   */17.065        */0.230         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	20.006   17.065/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_tck_i(R)->in_clk(R)	20.006   17.065/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_tck_i(R)->in_clk(R)	20.006   17.065/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_tck_i(R)->in_clk(R)	20.006   17.066/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_tck_i(R)->in_clk(R)	20.006   17.067/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_tck_i(R)->in_clk(R)	20.006   17.067/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_tck_i(R)->in_clk(R)	20.132   */17.067        */0.229         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_tck_i(R)->in_clk(R)	20.132   */17.068        */0.229         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_tck_i(R)->in_clk(R)	20.133   */17.068        */0.228         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_tck_i(R)->in_clk(R)	20.134   */17.068        */0.228         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_tck_i(R)->in_clk(R)	20.134   */17.069        */0.228         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_tck_i(R)->in_clk(R)	20.134   */17.069        */0.228         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_tck_i(R)->in_clk(R)	20.132   */17.069        */0.229         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_tck_i(R)->in_clk(R)	20.011   17.072/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_tck_i(R)->in_clk(R)	20.011   17.074/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	20.011   17.074/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_tck_i(R)->in_clk(R)	20.011   17.076/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_tck_i(R)->in_clk(R)	20.251   17.076/*        0.116/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_tck_i(R)->in_clk(R)	20.071   17.076/*        0.300/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_tck_i(R)->in_clk(R)	20.071   17.076/*        0.300/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_tck_i(R)->in_clk(R)	20.071   17.077/*        0.300/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_tck_i(R)->in_clk(R)	20.071   17.077/*        0.300/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_tck_i(R)->in_clk(R)	20.070   17.078/*        0.300/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_tck_i(R)->in_clk(R)	20.019   17.078/*        0.354/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_tck_i(R)->in_clk(R)	20.011   17.078/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_tck_i(R)->in_clk(R)	20.019   17.078/*        0.354/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_tck_i(R)->in_clk(R)	20.071   17.078/*        0.300/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_tck_i(R)->in_clk(R)	20.071   17.078/*        0.300/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_tck_i(R)->in_clk(R)	20.020   17.078/*        0.354/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_tck_i(R)->in_clk(R)	20.020   17.078/*        0.354/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_tck_i(R)->in_clk(R)	20.294   17.084/*        0.073/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(F)->in_clk(R)	40.091   17.089/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.088   17.095/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_clk(R)	20.088   17.096/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	20.088   17.098/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_tck_i(R)->in_clk(R)	20.088   17.101/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_tck_i(R)->in_clk(R)	20.296   17.105/*        0.076/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.287   17.111/*        0.073/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.267   17.113/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_tck_i(R)->in_clk(R)	20.257   */17.114        */0.078         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.324   17.123/*        0.048/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.294   17.124/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.002   17.138/*        0.362/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_tck_i(R)->in_clk(R)	20.002   17.138/*        0.362/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_tck_i(R)->in_clk(R)	20.305   17.138/*        0.059/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.001   17.139/*        0.362/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_tck_i(R)->in_clk(R)	20.002   17.139/*        0.362/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.002   17.140/*        0.362/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_tck_i(R)->in_clk(R)	20.264   17.140/*        0.073/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.018   */17.155        */0.342         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	20.018   */17.155        */0.342         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	20.018   */17.155        */0.342         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_tck_i(R)->in_clk(R)	20.023   17.159/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	20.023   17.159/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_tck_i(R)->in_clk(R)	20.026   17.160/*        0.349/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_tck_i(R)->in_clk(R)	20.026   17.160/*        0.349/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_tck_i(R)->in_clk(R)	20.026   17.160/*        0.349/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_tck_i(R)->in_clk(R)	20.024   17.161/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_tck_i(R)->in_clk(R)	19.977   17.161/*        0.386/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_tck_i(R)->in_clk(R)	19.977   17.161/*        0.386/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_tck_i(R)->in_clk(R)	19.977   17.161/*        0.386/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_tck_i(R)->in_clk(R)	20.028   17.162/*        0.349/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_tck_i(R)->in_clk(R)	20.029   17.163/*        0.349/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_clk(R)	19.977   17.163/*        0.386/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_clk(R)	20.028   17.163/*        0.349/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_tck_i(R)->in_clk(R)	20.029   17.163/*        0.349/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_tck_i(R)->in_clk(R)	19.977   17.165/*        0.386/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	19.977   17.165/*        0.386/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_tck_i(R)->in_clk(R)	20.311   17.179/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/D    1
in_tck_i(R)->in_clk(R)	19.999   17.182/*        0.375/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_tck_i(R)->in_clk(R)	19.999   17.182/*        0.375/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_tck_i(R)->in_clk(R)	19.999   17.182/*        0.375/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_tck_i(R)->in_clk(R)	19.999   17.182/*        0.375/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_tck_i(R)->in_clk(R)	19.999   17.182/*        0.375/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_tck_i(R)->in_clk(R)	19.998   17.183/*        0.375/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_tck_i(R)->in_clk(R)	19.973   17.183/*        0.394/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_tck_i(R)->in_clk(R)	19.973   17.184/*        0.394/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_tck_i(R)->in_clk(R)	19.973   17.184/*        0.394/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_tck_i(R)->in_clk(R)	19.999   17.184/*        0.375/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_tck_i(R)->in_clk(R)	19.973   17.184/*        0.394/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_tck_i(R)->in_clk(R)	19.999   17.185/*        0.375/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_tck_i(R)->in_clk(R)	19.999   17.185/*        0.375/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_tck_i(R)->in_clk(R)	19.978   17.189/*        0.392/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_tck_i(R)->in_clk(R)	19.978   17.189/*        0.392/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_tck_i(R)->in_clk(R)	19.978   17.189/*        0.392/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_tck_i(R)->in_clk(R)	20.206   17.190/*        0.169/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_tck_i(R)->in_clk(R)	19.978   17.191/*        0.392/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_tck_i(R)->in_clk(R)	19.978   17.192/*        0.392/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	19.978   17.192/*        0.392/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_tck_i(R)->in_clk(R)	20.329   */17.193        */0.047         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	19.986   17.197/*        0.387/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_tck_i(R)->in_clk(R)	20.022   17.197/*        0.357/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_tck_i(R)->in_clk(R)	20.021   17.197/*        0.357/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_tck_i(R)->in_clk(R)	19.986   17.197/*        0.387/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_tck_i(R)->in_clk(R)	20.022   17.197/*        0.357/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_tck_i(R)->in_clk(R)	19.986   17.197/*        0.387/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_tck_i(R)->in_clk(R)	19.987   17.197/*        0.387/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_tck_i(R)->in_clk(R)	20.022   17.197/*        0.357/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_tck_i(R)->in_clk(R)	20.022   17.198/*        0.357/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_tck_i(R)->in_clk(R)	19.986   17.198/*        0.387/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_tck_i(R)->in_clk(R)	20.124   */17.202        */0.242         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	20.287   17.205/*        0.080/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[18]/D    1
in_tck_i(R)->in_clk(R)	20.081   */17.212        */0.289         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	20.253   17.214/*        0.092/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.285   17.216/*        0.083/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	20.280   17.217/*        0.086/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.267   17.217/*        0.122/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.259   17.226/*        0.086/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.246   17.229/*        0.121/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_tck_i(R)->in_clk(R)	20.300   17.230/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.292   17.231/*        0.071/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.256   17.231/*        0.123/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.267   17.233/*        0.091/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.014   17.233/*        0.353/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_tck_i(R)->in_clk(R)	20.015   17.233/*        0.353/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_tck_i(R)->in_clk(R)	20.015   17.233/*        0.353/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_tck_i(R)->in_clk(R)	20.015   17.234/*        0.353/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_tck_i(R)->in_clk(R)	20.015   17.234/*        0.353/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	20.015   17.234/*        0.353/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_tck_i(R)->in_clk(R)	20.222   */17.238        */0.157         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	20.019   17.238/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_tck_i(R)->in_clk(R)	20.019   17.238/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_tck_i(R)->in_clk(R)	20.019   17.238/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_clk(R)	20.293   17.239/*        0.073/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.222   */17.239        */0.157         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_tck_i(R)->in_clk(R)	20.322   */17.240        */0.043         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.222   */17.240        */0.157         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_tck_i(R)->in_clk(R)	20.020   17.240/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_tck_i(R)->in_clk(R)	20.216   */17.240        */0.143         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_tck_i(R)->in_clk(R)	20.216   */17.241        */0.143         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_tck_i(R)->in_clk(R)	20.216   */17.241        */0.143         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_tck_i(R)->in_clk(R)	20.214   */17.241        */0.144         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_tck_i(R)->in_clk(R)	20.020   17.241/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_tck_i(R)->in_clk(R)	20.214   */17.241        */0.144         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_tck_i(R)->in_clk(R)	20.214   */17.241        */0.144         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_tck_i(R)->in_clk(R)	20.020   17.242/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.243   17.243/*        0.109/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[10]/D    1
in_tck_i(R)->in_clk(R)	20.223   */17.243        */0.156         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_tck_i(R)->in_clk(R)	20.224   */17.246        */0.156         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_tck_i(R)->in_clk(R)	20.224   */17.246        */0.156         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_tck_i(R)->in_clk(R)	20.224   */17.246        */0.156         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_tck_i(R)->in_clk(R)	20.028   17.247/*        0.346/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_tck_i(R)->in_clk(R)	20.028   17.247/*        0.346/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_tck_i(R)->in_clk(R)	20.028   17.247/*        0.346/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_tck_i(R)->in_clk(R)	20.224   */17.248        */0.155         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_tck_i(R)->in_clk(R)	20.095   */17.248        */0.257         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.225   */17.248        */0.155         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.225   */17.251        */0.154         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_tck_i(R)->in_clk(R)	20.079   17.253/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_tck_i(R)->in_clk(R)	20.080   17.253/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_tck_i(R)->in_clk(R)	20.079   17.253/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_tck_i(R)->in_clk(R)	20.080   17.253/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_tck_i(R)->in_clk(R)	20.079   17.253/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_tck_i(R)->in_clk(R)	20.080   17.253/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_tck_i(R)->in_clk(R)	20.081   17.254/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_tck_i(R)->in_clk(R)	20.081   17.254/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_tck_i(R)->in_clk(R)	20.082   17.255/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_tck_i(R)->in_clk(R)	20.083   17.256/*        0.324/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_tck_i(R)->in_clk(R)	20.112   17.261/*        0.253/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_clk(R)	20.112   17.261/*        0.253/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.112   17.261/*        0.253/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	20.205   */17.261        */0.145         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_tck_i(R)->in_clk(R)	20.253   17.266/*        0.099/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.211   */17.267        */0.142         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_tck_i(R)->in_clk(R)	20.211   */17.267        */0.142         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.102   */17.270        */0.262         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_tck_i(R)->in_clk(R)	20.101   */17.270        */0.262         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_tck_i(R)->in_clk(R)	20.102   */17.270        */0.262         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_tck_i(R)->in_clk(R)	20.303   17.271/*        0.063/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.101   */17.271        */0.262         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_tck_i(R)->in_clk(R)	20.101   */17.272        */0.262         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	20.217   */17.278        */0.142         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_tck_i(R)->in_clk(R)	20.217   */17.278        */0.142         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_tck_i(R)->in_clk(R)	20.217   */17.278        */0.142         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_tck_i(R)->in_clk(R)	20.277   */17.281        */0.136         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_tck_i(R)->in_clk(R)	20.269   */17.281        */0.136         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_clk(R)	20.271   */17.281        */0.136         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_tck_i(R)->in_clk(R)	20.268   */17.281        */0.136         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_tck_i(R)->in_clk(R)	20.138   17.281/*        0.229/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	20.269   */17.281        */0.136         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_tck_i(R)->in_clk(R)	20.268   */17.282        */0.136         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_tck_i(R)->in_clk(R)	20.278   */17.282        */0.136         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_tck_i(R)->in_clk(R)	20.268   */17.282        */0.135         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_tck_i(R)->in_clk(R)	20.267   */17.282        */0.135         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_tck_i(R)->in_clk(R)	20.267   */17.282        */0.135         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_tck_i(R)->in_clk(R)	20.217   */17.283        */0.142         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_tck_i(R)->in_clk(R)	20.217   */17.283        */0.142         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_tck_i(R)->in_clk(R)	20.217   */17.283        */0.142         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_tck_i(R)->in_clk(R)	20.041   */17.285        */0.322         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	20.041   */17.285        */0.322         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_tck_i(R)->in_clk(R)	20.041   */17.286        */0.322         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	20.120   */17.287        */0.254         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_tck_i(R)->in_clk(R)	20.228   17.289/*        0.152/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.122   */17.289        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_tck_i(R)->in_clk(R)	20.119   */17.289        */0.254         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_tck_i(R)->in_clk(R)	20.120   */17.290        */0.254         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_tck_i(R)->in_clk(R)	20.123   */17.291        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_tck_i(R)->in_clk(R)	20.124   */17.291        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_tck_i(R)->in_clk(R)	20.124   */17.292        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_tck_i(R)->in_clk(R)	20.124   */17.292        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_tck_i(R)->in_clk(R)	20.124   */17.292        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_tck_i(R)->in_clk(R)	20.124   */17.292        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_tck_i(R)->in_clk(R)	20.146   17.298/*        0.204/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_tck_i(R)->in_clk(R)	20.146   17.298/*        0.204/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_tck_i(R)->in_clk(R)	20.305   17.299/*        0.068/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.152   17.304/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_tck_i(R)->in_clk(R)	20.152   17.304/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_tck_i(R)->in_clk(R)	20.152   17.304/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_tck_i(R)->in_clk(R)	20.152   17.304/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_tck_i(R)->in_clk(R)	20.153   17.304/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_tck_i(R)->in_clk(R)	20.152   17.304/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_spi_clk_i(R)->in_clk(R)	20.077   */17.305        */0.290         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/TI    1
in_tck_i(R)->in_clk(R)	20.127   */17.306        */0.235         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_tck_i(R)->in_clk(R)	20.127   */17.306        */0.235         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_tck_i(R)->in_clk(R)	20.126   */17.307        */0.235         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_tck_i(R)->in_clk(R)	20.127   */17.307        */0.235         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_tck_i(R)->in_clk(R)	20.126   */17.307        */0.235         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_tck_i(R)->in_clk(R)	20.126   */17.307        */0.235         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_tck_i(R)->in_clk(R)	20.127   */17.307        */0.235         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_tck_i(R)->in_clk(R)	20.126   */17.307        */0.235         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_tck_i(R)->in_clk(R)	20.185   */17.322        */0.176         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_tck_i(R)->in_clk(R)	20.174   17.323/*        0.191/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.143   */17.323        */0.229         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_tck_i(R)->in_clk(R)	20.143   */17.324        */0.229         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_tck_i(R)->in_clk(R)	20.143   */17.324        */0.229         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_tck_i(R)->in_clk(R)	20.057   */17.324        */0.309         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_tck_i(R)->in_clk(R)	20.142   */17.325        */0.229         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_tck_i(R)->in_clk(R)	20.142   */17.325        */0.229         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_tck_i(R)->in_clk(R)	20.196   17.328/*        0.169/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_tck_i(R)->in_clk(R)	20.310   17.331/*        0.054/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.196   17.339/*        0.171/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_tck_i(R)->in_clk(R)	20.157   */17.341        */0.222         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_tck_i(R)->in_clk(R)	20.161   17.341/*        0.206/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	20.161   17.342/*        0.206/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	20.161   17.342/*        0.206/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	20.283   17.344/*        0.097/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	20.092   */17.357        */0.274         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	20.201   17.371/*        0.165/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_tck_i(R)->in_clk(R)	20.056   */17.372        */0.301         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_tck_i(R)->in_clk(R)	20.056   */17.372        */0.301         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	20.057   */17.372        */0.301         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	20.251   17.383/*        0.115/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_tck_i(R)->in_clk(R)	20.289   17.386/*        0.080/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.257   */17.388        */0.123         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	19.975   17.390/*        0.377/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_tck_i(R)->in_clk(R)	19.975   17.390/*        0.377/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_tck_i(R)->in_clk(R)	19.975   17.390/*        0.377/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_tck_i(R)->in_clk(R)	19.975   17.390/*        0.377/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_tck_i(R)->in_clk(R)	19.975   17.390/*        0.377/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_tck_i(R)->in_clk(R)	20.097   */17.394        */0.271         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	19.977   17.395/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_tck_i(R)->in_clk(R)	19.977   17.395/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_tck_i(R)->in_clk(R)	20.217   17.397/*        0.150/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_tck_i(R)->in_clk(R)	19.988   17.401/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_tck_i(R)->in_clk(R)	19.988   17.404/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_tck_i(R)->in_clk(R)	19.987   17.405/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_tck_i(R)->in_clk(R)	20.319   */17.405        */0.060         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	19.987   17.405/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_tck_i(R)->in_clk(R)	19.987   17.406/*        0.371/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_tck_i(R)->in_clk(R)	20.187   17.408/*        0.180/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_tck_i(R)->in_clk(R)	20.294   17.408/*        0.065/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.259   17.413/*        0.104/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[29]/D    1
in_tck_i(R)->in_clk(R)	20.000   17.414/*        0.364/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_tck_i(R)->in_clk(R)	20.000   17.414/*        0.364/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_tck_i(R)->in_clk(R)	20.001   17.414/*        0.364/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_clk(R)	20.001   17.415/*        0.364/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	20.215   17.418/*        0.151/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_tck_i(R)->in_clk(R)	20.292   17.426/*        0.068/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.256   17.426/*        0.110/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_tck_i(R)->in_clk(R)	20.065   */17.429        */0.302         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	20.188   */17.437        */0.157         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.184   17.442/*        0.184/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	19.976   17.447/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_tck_i(R)->in_clk(R)	19.976   17.447/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_tck_i(R)->in_clk(R)	19.976   17.447/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_tck_i(R)->in_clk(R)	19.976   17.447/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_tck_i(R)->in_clk(R)	20.204   */17.448        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_tck_i(R)->in_clk(R)	19.979   17.448/*        0.375/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_tck_i(R)->in_clk(R)	19.979   17.449/*        0.375/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_tck_i(R)->in_clk(R)	19.979   17.449/*        0.375/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	19.979   17.449/*        0.375/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_tck_i(R)->in_clk(R)	20.091   */17.453        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	20.091   */17.453        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	20.091   */17.453        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_tck_i(R)->in_clk(R)	20.061   */17.454        */0.297         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	20.061   */17.454        */0.297         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	20.061   */17.454        */0.297         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	20.056   */17.457        */0.302         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	20.057   */17.458        */0.302         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	20.057   */17.458        */0.302         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	19.989   17.459/*        0.369/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_tck_i(R)->in_clk(R)	19.989   17.459/*        0.369/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_tck_i(R)->in_clk(R)	19.989   17.460/*        0.369/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_clk(R)	20.241   17.462/*        0.125/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_tck_i(R)->in_clk(R)	20.052   */17.468        */0.300         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	20.055   */17.471        */0.298         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_tck_i(R)->in_clk(R)	20.055   */17.471        */0.298         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	20.213   17.472/*        0.145/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_tck_i(R)->in_clk(R)	20.001   17.473/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_tck_i(R)->in_clk(R)	20.001   17.473/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_tck_i(R)->in_clk(R)	20.002   17.473/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_tck_i(R)->in_clk(R)	20.054   */17.473        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_tck_i(R)->in_clk(R)	20.054   */17.473        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	20.054   */17.473        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	20.002   17.474/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.151   17.474/*        0.224/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_tck_i(R)->in_clk(R)	19.975   17.475/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_tck_i(R)->in_clk(R)	19.976   17.475/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_tck_i(R)->in_clk(R)	20.001   17.475/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_tck_i(R)->in_clk(R)	19.976   17.475/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_tck_i(R)->in_clk(R)	19.976   17.476/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_tck_i(R)->in_clk(R)	19.978   17.477/*        0.375/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_tck_i(R)->in_clk(R)	19.978   17.477/*        0.375/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_tck_i(R)->in_clk(R)	19.978   17.477/*        0.375/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_tck_i(R)->in_clk(R)	19.979   17.478/*        0.375/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_tck_i(R)->in_clk(R)	20.057   */17.486        */0.295         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	20.057   */17.486        */0.295         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	20.057   */17.486        */0.295         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	19.988   17.486/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_tck_i(R)->in_clk(R)	20.113   */17.490        */0.246         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.139   17.490/*        0.211/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_tck_i(R)->in_clk(R)	20.139   17.490/*        0.211/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_tck_i(R)->in_clk(R)	20.139   17.490/*        0.211/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	20.139   17.490/*        0.211/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	19.988   17.491/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_tck_i(R)->in_clk(R)	20.139   17.491/*        0.211/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_tck_i(R)->in_clk(R)	20.139   17.491/*        0.211/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_tck_i(R)->in_clk(R)	20.139   17.491/*        0.211/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	20.139   17.491/*        0.211/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_tck_i(R)->in_clk(R)	19.988   17.491/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_tck_i(R)->in_clk(R)	19.989   17.492/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_tck_i(R)->in_clk(R)	19.989   17.492/*        0.370/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_tck_i(R)->in_clk(R)	20.238   17.496/*        0.130/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_tck_i(R)->in_clk(R)	20.064   */17.499        */0.304         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	20.064   */17.499        */0.304         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_tck_i(R)->in_clk(R)	20.064   */17.499        */0.304         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	20.001   17.503/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_tck_i(R)->in_clk(R)	20.001   17.503/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	20.001   17.504/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_tck_i(R)->in_clk(R)	20.053   */17.507        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	20.053   */17.507        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_tck_i(R)->in_clk(R)	20.053   */17.507        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	20.221   17.508/*        0.147/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_tck_i(R)->in_clk(R)	20.209   17.532/*        0.166/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_tck_i(R)->in_clk(R)	20.070   */17.540        */0.288         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_tck_i(R)->in_clk(R)	20.070   */17.540        */0.288         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_tck_i(R)->in_clk(R)	20.052   */17.547        */0.301         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_tck_i(R)->in_clk(R)	20.052   */17.547        */0.301         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	20.052   */17.548        */0.301         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_tck_i(R)->in_clk(R)	20.052   */17.548        */0.301         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	20.053   */17.549        */0.301         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	20.082   */17.550        */0.287         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_tck_i(R)->in_clk(R)	20.082   */17.550        */0.287         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	20.139   */17.550        */0.220         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.139   */17.550        */0.220         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_tck_i(R)->in_clk(R)	20.139   */17.551        */0.220         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_tck_i(R)->in_clk(R)	20.082   */17.552        */0.282         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_tck_i(R)->in_clk(R)	20.062   */17.557        */0.296         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	20.147   17.557/*        0.199/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/CS_reg/D    1
in_tck_i(R)->in_clk(R)	20.091   */17.558        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	20.053   */17.561        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	20.053   */17.561        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_tck_i(R)->in_clk(R)	20.053   */17.561        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	20.284   */17.561        */0.087         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.281   */17.562        */0.065         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.266   */17.575        */0.078         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.077   */17.579        */0.288         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	20.077   */17.579        */0.288         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	20.077   */17.579        */0.288         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_tck_i(R)->in_clk(R)	20.219   17.580/*        0.139/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_tck_i(R)->in_clk(R)	20.213   17.583/*        0.145/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_tck_i(R)->in_clk(R)	20.085   */17.585        */0.285         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_tck_i(R)->in_clk(R)	20.085   */17.585        */0.285         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	20.085   */17.585        */0.285         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	20.081   */17.588        */0.287         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	20.243   17.589/*        0.131/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_tck_i(R)->in_clk(R)	20.103   */17.592        */0.271         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	20.103   */17.592        */0.271         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	20.103   */17.592        */0.271         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	20.097   17.597/*        0.205/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	20.097   17.597/*        0.205/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_tck_i(R)->in_clk(R)	20.097   17.597/*        0.205/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_tck_i(R)->in_clk(R)	20.097   17.597/*        0.205/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.101   17.601/*        0.203/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_tck_i(R)->in_clk(R)	20.101   17.601/*        0.203/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_tck_i(R)->in_clk(R)	20.101   17.601/*        0.203/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_tck_i(R)->in_clk(R)	20.085   */17.601        */0.282         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_tck_i(R)->in_clk(R)	20.085   */17.601        */0.282         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	20.101   17.601/*        0.203/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_tck_i(R)->in_clk(R)	20.088   */17.602        */0.258         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.084   */17.603        */0.281         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	20.215   17.606/*        0.152/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_tck_i(R)->in_clk(R)	20.059   */17.607        */0.311         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	20.059   */17.607        */0.311         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	20.059   */17.607        */0.311         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_tck_i(R)->in_clk(R)	20.215   17.609/*        0.139/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_tck_i(R)->in_clk(R)	20.202   17.610/*        0.100/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_tck_i(R)->in_clk(R)	20.202   17.610/*        0.100/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_tck_i(R)->in_clk(R)	20.202   17.610/*        0.100/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	20.202   17.611/*        0.100/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_tck_i(R)->in_clk(R)	20.265   */17.611        */0.072         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.078   */17.612        */0.290         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_tck_i(R)->in_clk(R)	20.213   17.612/*        0.140/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_tck_i(R)->in_clk(R)	20.097   */17.613        */0.276         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	20.206   17.613/*        0.098/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	20.206   17.614/*        0.098/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_tck_i(R)->in_clk(R)	20.206   17.614/*        0.098/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	20.206   17.614/*        0.098/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_tck_i(R)->in_clk(R)	20.082   */17.616        */0.287         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	20.082   */17.616        */0.287         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	20.284   */17.620        */0.062         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.121   */17.621        */0.231         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_tck_i(R)->in_clk(R)	20.121   */17.622        */0.231         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_tck_i(R)->in_clk(R)	20.005   */17.622        */0.359         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	20.005   */17.622        */0.359         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	20.005   */17.622        */0.359         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_tck_i(R)->in_clk(R)	20.123   */17.623        */0.230         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_tck_i(R)->in_clk(R)	20.123   */17.623        */0.230         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_tck_i(R)->in_clk(R)	20.124   */17.623        */0.230         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_tck_i(R)->in_clk(R)	20.124   */17.623        */0.230         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_tck_i(R)->in_clk(R)	20.124   */17.624        */0.230         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_tck_i(R)->in_clk(R)	20.122   17.625/*        0.248/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_tck_i(R)->in_clk(R)	20.122   17.626/*        0.248/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	20.286   17.627/*        0.072/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.218   17.628/*        0.134/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_tck_i(R)->in_clk(R)	20.129   17.632/*        0.245/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	20.132   */17.634        */0.226         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_tck_i(R)->in_clk(R)	20.252   17.634/*        0.117/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.132   */17.634        */0.226         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_tck_i(R)->in_clk(R)	20.132   */17.635        */0.226         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_tck_i(R)->in_clk(R)	20.100   */17.636        */0.260         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.153   */17.641        */0.206         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	20.153   */17.641        */0.206         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_tck_i(R)->in_clk(R)	20.153   */17.642        */0.206         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_tck_i(R)->in_clk(R)	20.143   */17.643        */0.222         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_tck_i(R)->in_clk(R)	20.143   */17.643        */0.222         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	20.143   */17.643        */0.222         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_tck_i(R)->in_clk(R)	20.143   */17.643        */0.222         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_tck_i(R)->in_clk(R)	20.143   */17.644        */0.222         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_tck_i(R)->in_clk(R)	20.271   17.645/*        0.075/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.080   */17.646        */0.288         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	20.080   */17.646        */0.288         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	20.080   */17.646        */0.288         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	20.142   */17.646        */0.222         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_tck_i(R)->in_clk(R)	20.153   */17.647        */0.214         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_tck_i(R)->in_clk(R)	20.154   */17.647        */0.214         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_tck_i(R)->in_clk(R)	20.154   */17.648        */0.214         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_tck_i(R)->in_clk(R)	20.154   */17.648        */0.214         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_tck_i(R)->in_clk(R)	20.150   17.648/*        0.211/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_tck_i(R)->in_clk(R)	20.151   17.649/*        0.210/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_tck_i(R)->in_clk(R)	20.148   */17.649        */0.211         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	20.148   */17.649        */0.211         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_tck_i(R)->in_clk(R)	20.148   */17.649        */0.211         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_tck_i(R)->in_clk(R)	20.069   */17.652        */0.300         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	20.069   */17.653        */0.300         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_clk(R)	20.158   */17.653        */0.212         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_tck_i(R)->in_clk(R)	20.157   */17.653        */0.212         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_tck_i(R)->in_clk(R)	20.158   */17.654        */0.212         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_tck_i(R)->in_clk(R)	20.213   17.655/*        0.139/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_tck_i(R)->in_clk(R)	20.238   17.656/*        0.129/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_tck_i(R)->in_clk(R)	20.164   */17.658        */0.209         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_clk(R)	20.164   */17.658        */0.209         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_tck_i(R)->in_clk(R)	20.164   */17.658        */0.209         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_tck_i(R)->in_clk(R)	20.165   */17.659        */0.209         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_tck_i(R)->in_clk(R)	20.165   */17.659        */0.209         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_tck_i(R)->in_clk(R)	20.164   */17.659        */0.209         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_tck_i(R)->in_clk(R)	20.078   */17.661        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.165   */17.661        */0.209         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_tck_i(R)->in_clk(R)	20.165   */17.661        */0.209         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	20.085   */17.664        */0.282         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	20.212   17.665/*        0.155/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.171   17.669/*        0.202/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	20.065   17.672/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.211   17.681/*        0.143/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_tck_i(R)->in_clk(R)	20.184   17.686/*        0.185/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_tck_i(R)->in_clk(R)	20.235   17.687/*        0.134/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_tck_i(R)->in_clk(R)	20.273   17.687/*        0.095/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.211   17.690/*        0.142/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_tck_i(R)->in_clk(R)	20.269   17.690/*        0.091/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.292   */17.694        */0.060         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.241   17.694/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_tck_i(R)->in_clk(R)	20.167   17.695/*        0.204/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	20.261   17.700/*        0.084/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.209   17.703/*        0.161/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_tck_i(R)->in_clk(R)	20.207   17.705/*        0.154/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_tck_i(R)->in_clk(R)	20.238   17.706/*        0.132/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_tck_i(R)->in_clk(R)	20.237   17.707/*        0.126/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.152   */17.710        */0.207         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_tck_i(R)->in_clk(R)	20.152   */17.710        */0.207         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_tck_i(R)->in_clk(R)	20.152   */17.710        */0.207         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_tck_i(R)->in_clk(R)	20.266   17.712/*        0.080/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.137   17.714/*        0.164/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_tck_i(R)->in_clk(R)	20.137   17.714/*        0.164/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_tck_i(R)->in_clk(R)	20.137   17.715/*        0.164/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_tck_i(R)->in_clk(R)	20.137   17.715/*        0.164/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_tck_i(R)->in_clk(R)	20.257   17.716/*        0.117/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_tck_i(R)->in_clk(R)	20.232   17.716/*        0.113/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.141   17.718/*        0.163/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_tck_i(R)->in_clk(R)	20.259   17.718/*        0.117/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.141   17.718/*        0.163/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_tck_i(R)->in_clk(R)	20.141   17.718/*        0.163/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_tck_i(R)->in_clk(R)	20.141   17.719/*        0.163/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_tck_i(R)->in_clk(R)	20.233   17.720/*        0.132/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_tck_i(R)->in_clk(R)	20.296   17.722/*        0.066/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.235   17.723/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_tck_i(R)->in_clk(R)	20.240   17.731/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_tck_i(R)->in_clk(R)	20.297   */17.731        */0.066         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.116   */17.733        */0.242         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.089   */17.737        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/TI    1
in_tck_i(R)->in_clk(R)	20.235   17.746/*        0.134/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_tck_i(R)->in_clk(R)	20.245   17.751/*        0.120/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_tck_i(R)->in_clk(R)	20.086   */17.758        */0.281         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_tck_i(R)->in_clk(R)	20.146   */17.764        */0.204         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.087   */17.767        */0.281         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	20.153   */17.771        */0.201         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	20.153   */17.771        */0.201         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_tck_i(R)->in_clk(R)	20.153   */17.771        */0.201         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_tck_i(R)->in_clk(R)	20.153   */17.771        */0.201         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_tck_i(R)->in_clk(R)	20.153   */17.772        */0.201         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_tck_i(R)->in_clk(R)	20.153   */17.772        */0.201         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_tck_i(R)->in_clk(R)	20.153   */17.772        */0.201         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_tck_i(R)->in_clk(R)	20.068   17.774/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_tck_i(R)->in_clk(R)	20.068   17.776/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_tck_i(R)->in_clk(R)	20.068   17.776/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_tck_i(R)->in_clk(R)	20.068   17.776/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_tck_i(R)->in_clk(R)	20.260   17.777/*        0.085/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.068   17.778/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_clk(R)	20.068   17.778/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_tck_i(R)->in_clk(R)	20.073   17.778/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_tck_i(R)->in_clk(R)	20.073   17.778/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_tck_i(R)->in_clk(R)	20.073   17.778/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_tck_i(R)->in_clk(R)	20.073   17.778/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_tck_i(R)->in_clk(R)	20.073   17.778/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_tck_i(R)->in_clk(R)	20.072   17.778/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_tck_i(R)->in_clk(R)	20.072   17.779/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_tck_i(R)->in_clk(R)	20.072   17.779/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_tck_i(R)->in_clk(R)	20.099   */17.779        */0.274         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_tck_i(R)->in_clk(R)	20.099   */17.779        */0.274         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	20.072   17.780/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_tck_i(R)->in_clk(R)	20.072   17.780/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_tck_i(R)->in_clk(R)	20.069   17.781/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_tck_i(R)->in_clk(R)	20.069   17.781/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_tck_i(R)->in_clk(R)	20.274   17.782/*        0.088/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.069   17.783/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_tck_i(R)->in_clk(R)	20.086   17.791/*        0.288/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_tck_i(R)->in_clk(R)	20.244   17.793/*        0.129/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_tck_i(R)->in_clk(R)	20.177   */17.794        */0.188         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_tck_i(R)->in_clk(R)	20.072   */17.795        */0.303         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_tck_i(R)->in_clk(R)	20.084   */17.796        */0.282         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	20.084   */17.796        */0.282         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_tck_i(R)->in_clk(R)	20.085   */17.796        */0.282         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	20.225   17.801/*        0.145/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.245   17.805/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_tck_i(R)->in_clk(R)	20.093   */17.808        */0.273         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	19.977   17.814/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.082   */17.820        */0.283         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	20.157   17.844/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_tck_i(R)->in_clk(R)	20.157   17.844/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	20.157   17.844/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_tck_i(R)->in_clk(R)	20.157   17.844/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_tck_i(R)->in_clk(R)	20.101   */17.844        */0.264         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_tck_i(R)->in_clk(R)	20.158   17.845/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_tck_i(R)->in_clk(R)	20.158   17.845/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	20.158   17.845/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	20.158   17.845/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_tck_i(R)->in_clk(R)	20.162   17.847/*        0.205/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.288   */17.853        */0.074         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.089   */17.857        */0.279         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.068   */17.860        */0.299         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/TI    1
in_tck_i(R)->in_clk(R)	20.109   */17.862        */0.258         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.315   17.866/*        0.061/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.097   */17.869        */0.270         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	19.990   17.876/*        0.376/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_tck_i(R)->in_clk(R)	19.992   17.881/*        0.375/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_tck_i(R)->in_clk(R)	19.992   17.882/*        0.375/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_tck_i(R)->in_clk(R)	19.992   17.882/*        0.375/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_tck_i(R)->in_clk(R)	19.992   17.882/*        0.375/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_tck_i(R)->in_clk(R)	19.992   17.883/*        0.375/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	19.992   17.883/*        0.375/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_tck_i(R)->in_clk(R)	20.243   17.884/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_tck_i(R)->in_clk(R)	20.203   17.888/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_tck_i(R)->in_clk(R)	20.203   17.888/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_tck_i(R)->in_clk(R)	20.203   17.888/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_tck_i(R)->in_clk(R)	20.203   17.888/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_tck_i(R)->in_clk(R)	20.203   17.889/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_tck_i(R)->in_clk(R)	20.203   17.889/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_tck_i(R)->in_clk(R)	20.106   */17.889        */0.256         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.203   17.889/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_tck_i(R)->in_clk(R)	20.203   17.890/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_tck_i(R)->in_clk(R)	20.008   17.894/*        0.366/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_tck_i(R)->in_clk(R)	20.009   17.896/*        0.366/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_tck_i(R)->in_clk(R)	20.009   17.896/*        0.366/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_tck_i(R)->in_clk(R)	20.090   */17.896        */0.275         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	20.009   17.896/*        0.366/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_tck_i(R)->in_clk(R)	20.009   17.897/*        0.366/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_tck_i(R)->in_clk(R)	20.009   17.898/*        0.366/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_tck_i(R)->in_clk(R)	20.009   17.899/*        0.366/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_tck_i(R)->in_clk(R)	20.217   17.902/*        0.150/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	20.213   17.904/*        0.154/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_tck_i(R)->in_clk(R)	20.092   */17.908        */0.273         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	20.084   */17.918        */0.283         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_tck_i(R)->in_clk(R)	20.024   */17.921        */0.309         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_tck_i(R)->in_clk(R)	20.087   */17.924        */0.279         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_tck_i(R)->in_clk(R)	20.120   */17.927        */0.242         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	20.035   */17.933        */0.303         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_tck_i(R)->in_clk(R)	20.253   17.934/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_tck_i(R)->in_clk(R)	20.081   */17.940        */0.287         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	20.078   17.941/*        0.256/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_tck_i(R)->in_clk(R)	20.260   */17.941        */0.075         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.243   17.943/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_tck_i(R)->in_clk(R)	20.240   17.949/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_tck_i(R)->in_clk(R)	20.087   17.950/*        0.251/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_tck_i(R)->in_clk(R)	20.104   */17.950        */0.270         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	20.112   */17.956        */0.263         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_tck_i(R)->in_clk(R)	20.084   */17.957        */0.284         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	20.272   17.958/*        0.090/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.249   */17.965        */0.116         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_tck_i(R)->in_clk(R)	20.197   17.970/*        0.174/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_tck_i(R)->in_clk(R)	20.198   17.971/*        0.174/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_tck_i(R)->in_clk(R)	20.198   17.971/*        0.174/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_tck_i(R)->in_clk(R)	20.214   */17.974        */0.151         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_tck_i(R)->in_clk(R)	20.282   */17.974        */0.080         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	20.084   */17.975        */0.283         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.214   */17.976        */0.151         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_tck_i(R)->in_clk(R)	20.214   */17.976        */0.151         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_tck_i(R)->in_clk(R)	20.214   */17.977        */0.151         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_tck_i(R)->in_clk(R)	20.218   */17.977        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_tck_i(R)->in_clk(R)	20.214   */17.978        */0.151         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_tck_i(R)->in_clk(R)	20.218   */17.978        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_tck_i(R)->in_clk(R)	20.218   */17.978        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_tck_i(R)->in_clk(R)	20.218   */17.978        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_tck_i(R)->in_clk(R)	20.218   */17.978        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_tck_i(R)->in_clk(R)	20.218   */17.978        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	20.218   */17.978        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_clk(R)	20.217   */17.978        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_tck_i(R)->in_clk(R)	20.217   */17.979        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_tck_i(R)->in_clk(R)	20.214   */17.979        */0.151         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_tck_i(R)->in_clk(R)	20.217   */17.979        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_tck_i(R)->in_clk(R)	20.215   */17.981        */0.151         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_tck_i(R)->in_clk(R)	20.215   */17.982        */0.151         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_tck_i(R)->in_clk(R)	20.215   */17.983        */0.151         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_tck_i(R)->in_clk(R)	20.229   */17.989        */0.145         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_spi_clk_i(R)->in_clk(R)	20.088   */17.994        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/TI    1
in_tck_i(R)->in_clk(R)	20.249   17.995/*        0.119/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_tck_i(R)->in_clk(R)	20.257   */18.000        */0.108         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_tck_i(R)->in_clk(R)	20.139   18.002/*        0.195/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	20.139   18.002/*        0.195/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	20.139   18.002/*        0.195/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_tck_i(R)->in_clk(R)	20.148   18.011/*        0.190/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_tck_i(R)->in_clk(R)	20.148   18.011/*        0.190/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	20.148   18.011/*        0.190/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_tck_i(R)->in_clk(R)	20.070   18.015/*        0.263/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_tck_i(R)->in_clk(R)	20.261   18.021/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_tck_i(R)->in_clk(R)	20.080   18.025/*        0.258/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.252   18.025/*        0.119/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_tck_i(R)->in_clk(R)	20.244   18.051/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_tck_i(R)->in_clk(R)	20.253   18.052/*        0.112/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_tck_i(R)->in_clk(R)	20.128   */18.055        */0.238         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_tck_i(R)->in_clk(R)	20.102   */18.057        */0.273         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_tck_i(R)->in_clk(R)	20.129   */18.058        */0.237         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_tck_i(R)->in_clk(R)	20.254   18.059/*        0.081/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.129   */18.060        */0.237         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_tck_i(R)->in_clk(R)	20.129   */18.060        */0.237         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_tck_i(R)->in_clk(R)	20.129   */18.060        */0.237         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_tck_i(R)->in_clk(R)	20.129   */18.060        */0.237         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_tck_i(R)->in_clk(R)	20.130   */18.061        */0.237         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_tck_i(R)->in_clk(R)	20.130   */18.061        */0.237         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_clk(R)	20.130   */18.061        */0.237         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_tck_i(R)->in_clk(R)	20.248   */18.064        */0.117         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_tck_i(R)->in_clk(R)	20.143   */18.070        */0.231         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_tck_i(R)->in_clk(R)	20.144   */18.072        */0.231         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_tck_i(R)->in_clk(R)	20.144   */18.072        */0.231         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_tck_i(R)->in_clk(R)	20.144   */18.072        */0.231         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_tck_i(R)->in_clk(R)	20.144   */18.074        */0.231         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_spi_clk_i(R)->in_clk(R)	20.082   */18.077        */0.285         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/TI    1
in_tck_i(R)->in_clk(R)	20.132   18.077/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_tck_i(R)->in_clk(R)	20.133   18.079/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_tck_i(R)->in_clk(R)	20.133   18.079/*        0.201/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_tck_i(R)->in_clk(R)	20.196   18.080/*        0.139/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.244   */18.080        */0.122         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_tck_i(R)->in_clk(R)	20.184   */18.080        */0.149         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_tck_i(R)->in_clk(R)	20.184   */18.081        */0.149         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_tck_i(R)->in_clk(R)	20.185   */18.082        */0.149         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_tck_i(R)->in_clk(R)	20.142   18.087/*        0.196/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.142   18.087/*        0.196/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	20.142   18.087/*        0.196/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_tck_i(R)->in_clk(R)	20.195   */18.092        */0.144         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_tck_i(R)->in_clk(R)	20.195   */18.092        */0.144         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_tck_i(R)->in_clk(R)	20.195   */18.092        */0.144         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_tck_i(R)->in_clk(R)	20.239   18.092/*        0.128/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_spi_clk_i(R)->in_clk(R)	20.085   */18.093        */0.284         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/TI    1
in_tck_i(R)->in_clk(R)	20.247   */18.094        */0.120         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_tck_i(R)->in_clk(R)	20.156   18.095/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	20.156   18.095/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_tck_i(R)->in_clk(R)	20.156   18.095/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	19.946   18.097/*        0.000/*         top_inst_peripherals_i/genblk1[1].core_clock_gate/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.035   */18.098        */0.310         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	20.274   18.100/*        0.101/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_tck_i(R)->in_clk(R)	20.267   18.105/*        0.079/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.102   */18.110        */0.266         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	20.051   18.112/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.242   18.113/*        0.125/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_tck_i(R)->in_clk(R)	20.138   18.113/*        0.223/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_tck_i(R)->in_clk(R)	20.138   18.113/*        0.223/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.060   */18.114        */0.310         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/TI    1
in_tck_i(R)->in_clk(R)	20.128   18.124/*        0.227/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_spi_clk_i(R)	20.429   */18.125        */0.083         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_middle_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.157   18.132/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.083   */18.146        */0.287         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/TI    1
in_tck_i(R)->in_clk(R)	20.214   18.153/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_tck_i(R)->in_clk(R)	20.133   18.154/*        0.245/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_tck_i(R)->in_clk(R)	20.133   18.155/*        0.245/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_tck_i(R)->in_clk(R)	20.133   18.155/*        0.245/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_tck_i(R)->in_clk(R)	20.268   */18.159        */0.078         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.196   18.171/*        0.165/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_tck_i(R)->in_clk(R)	19.974   */18.177        */0.333         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/TI    1
in_spi_clk_i(R)->in_clk(R)	20.083   */18.181        */0.283         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	20.186   18.182/*        0.169/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_tck_i(R)->in_clk(R)	20.103   */18.184        */0.264         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	20.164   18.184/*        0.208/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	20.164   18.184/*        0.208/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	20.164   18.184/*        0.208/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.086   */18.184        */0.284         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/TI    1
in_tck_i(R)->in_clk(R)	19.964   */18.201        */0.378         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	20.261   18.207/*        0.114/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_spi_clk_i(R)->in_clk(R)	20.060   */18.209        */0.309         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.089   */18.211        */0.282         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.092   */18.212        */0.279         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/TI    1
in_tck_i(R)->in_clk(R)	20.195   18.217/*        0.183/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_tck_i(R)->in_clk(R)	20.167   18.218/*        0.204/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_tck_i(R)->in_clk(R)	20.167   18.218/*        0.204/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_tck_i(R)->in_clk(R)	20.168   18.218/*        0.204/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_tck_i(R)->in_clk(R)	20.206   */18.221        */0.152         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_tck_i(R)->in_clk(R)	20.206   */18.221        */0.152         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.206   */18.221        */0.152         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_tck_i(R)->in_clk(R)	20.206   */18.221        */0.152         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	20.207   */18.221        */0.152         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_tck_i(R)->in_clk(R)	20.207   */18.221        */0.152         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_tck_i(R)->in_clk(R)	20.207   */18.221        */0.152         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_tck_i(R)->in_clk(R)	20.207   */18.221        */0.152         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_tck_i(R)->in_clk(R)	20.172   18.223/*        0.171/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_spi_clk_i(R)->in_clk(R)	20.086   */18.224        */0.284         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/TI    1
in_tck_i(R)->in_clk(R)	20.101   18.228/*        0.268/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	20.105   18.230/*        0.267/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_tck_i(R)->in_clk(R)	20.105   18.231/*        0.267/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	20.107   18.231/*        0.248/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	20.137   18.237/*        0.224/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_tck_i(R)->in_clk(R)	20.137   18.238/*        0.224/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_tck_i(R)->in_clk(R)	20.137   18.238/*        0.224/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_tck_i(R)->in_clk(R)	20.222   */18.239        */0.145         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	20.221   18.241/*        0.151/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_tck_i(R)->in_clk(R)	20.117   18.242/*        0.250/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	20.098   18.245/*        0.258/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_tck_i(R)->in_clk(R)	20.058   */18.247        */0.295         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	20.174   18.249/*        0.194/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_tck_i(R)->in_clk(R)	20.174   18.250/*        0.194/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_tck_i(R)->in_clk(R)	20.174   18.250/*        0.194/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_tck_i(R)->in_clk(R)	20.021   */18.259        */0.349         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_tck_i(R)->in_clk(R)	20.021   */18.259        */0.349         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	20.138   18.263/*        0.240/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	20.138   18.263/*        0.240/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.081   */18.272        */0.286         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.228   */18.287        */0.139         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_middle_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	20.143   18.288/*        0.228/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	20.046   */18.289        */0.323         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_tck_i(R)->in_clk(R)	20.047   */18.290        */0.323         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_tck_i(R)->in_clk(R)	20.047   */18.290        */0.323         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_tck_i(R)->in_clk(R)	20.168   18.291/*        0.188/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_spi_clk_i(R)->in_clk(R)	20.076   */18.292        */0.292         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/TI    1
in_tck_i(R)->in_clk(R)	20.194   18.294/*        0.166/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_tck_i(R)->in_clk(R)	20.169   18.295/*        0.202/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_spi_clk_i(R)->in_clk(R)	20.087   */18.297        */0.284         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/TI    1
in_tck_i(R)->in_clk(R)	20.229   18.304/*        0.139/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_tck_i(R)->in_clk(R)	20.160   18.307/*        0.196/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_tck_i(R)->in_clk(R)	20.221   18.310/*        0.133/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	20.195   18.313/*        0.183/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_tck_i(R)->in_clk(R)	20.195   18.313/*        0.183/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_tck_i(R)->in_clk(R)	20.195   18.313/*        0.183/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_tck_i(R)->in_clk(R)	20.200   18.325/*        0.179/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_tck_i(R)->in_clk(R)	20.192   18.331/*        0.115/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/D    1
in_tck_i(R)->in_clk(R)	20.174   18.333/*        0.195/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_tck_i(R)->in_clk(R)	20.149   18.338/*        0.223/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_tck_i(R)->in_clk(R)	20.024   */18.345        */0.343         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	20.024   */18.345        */0.343         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	20.024   */18.345        */0.343         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_tck_i(R)->in_clk(R)	20.157   18.346/*        0.220/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_tck_i(R)->in_clk(R)	20.081   */18.346        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_tck_i(R)->in_clk(R)	20.157   18.346/*        0.220/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_tck_i(R)->in_clk(R)	20.081   */18.346        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_tck_i(R)->in_clk(R)	20.081   */18.346        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_tck_i(R)->in_clk(R)	20.175   18.347/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.058   */18.349        */0.309         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/TI    1
in_tck_i(R)->in_clk(R)	20.150   18.350/*        0.203/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_tck_i(R)->in_clk(R)	20.183   18.355/*        0.191/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_tck_i(R)->in_clk(R)	20.183   18.355/*        0.191/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	20.096   */18.357        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.110   */18.360        */0.269         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_tck_i(R)->in_clk(R)	20.110   */18.360        */0.269         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_tck_i(R)->in_clk(R)	20.110   */18.361        */0.269         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_tck_i(R)->in_clk(R)	20.198   18.362/*        0.172/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_tck_i(R)->in_clk(R)	20.124   18.365/*        0.232/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	20.305   18.366/*        0.068/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.249   18.368/*        0.128/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_tck_i(R)->in_clk(R)	20.085   18.371/*        0.257/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_tck_i(R)->in_clk(R)	20.085   18.371/*        0.257/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.090   */18.375        */0.279         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/TI    1
in_tck_i(R)->in_clk(R)	20.153   18.375/*        0.224/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_tck_i(R)->in_clk(R)	20.153   18.376/*        0.224/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	20.153   18.376/*        0.224/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	20.160   18.381/*        0.213/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.080   */18.388        */0.287         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/TI    1
in_tck_i(R)->in_clk(R)	20.168   18.389/*        0.209/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_tck_i(R)->in_clk(R)	20.168   18.389/*        0.209/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	20.142   18.395/*        0.219/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_tck_i(R)->in_clk(R)	20.142   18.396/*        0.219/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_tck_i(R)->in_clk(R)	20.142   18.396/*        0.219/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TI    1
in_tck_i(R)->in_clk(R)	20.208   18.396/*        0.165/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_tck_i(R)->in_clk(R)	20.144   18.398/*        0.211/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_tck_i(R)->in_clk(R)	20.117   18.403/*        0.244/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_tck_i(R)->in_clk(R)	20.205   18.405/*        0.149/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_tck_i(R)->in_clk(R)	20.170   18.405/*        0.209/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_tck_i(R)->in_clk(R)	20.170   18.406/*        0.209/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_tck_i(R)->in_clk(R)	20.170   18.406/*        0.209/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_tck_i(R)->in_clk(R)	20.042   */18.407        */0.311         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	20.238   18.410/*        0.136/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_tck_i(R)->in_clk(R)	20.237   18.411/*        0.133/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_tck_i(R)->in_clk(R)	20.212   18.412/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/cpu_fsm_state_reg/D    1
in_tck_i(R)->in_clk(R)	20.175   18.420/*        0.191/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_tck_i(R)->in_clk(R)	20.055   18.420/*        0.287/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	20.055   18.420/*        0.287/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.182   18.423/*        0.174/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_tck_i(R)->in_clk(R)	20.261   18.431/*        0.118/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_tck_i(R)->in_clk(R)	20.196   18.431/*        0.165/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_tck_i(R)->in_clk(R)	20.212   18.434/*        0.165/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_spi_clk_i(R)->in_clk(R)	20.089   */18.435        */0.282         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/TI    1
in_tck_i(R)->in_clk(R)	20.163   18.442/*        0.197/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_tck_i(R)->in_clk(R)	20.008   */18.445        */0.347         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	20.225   18.446/*        0.152/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_spi_clk_i(R)->in_clk(R)	20.082   */18.449        */0.289         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/TI    1
in_tck_i(R)->in_clk(R)	20.199   18.453/*        0.162/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/D    1
in_tck_i(R)->in_clk(R)	20.200   18.453/*        0.156/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_tck_i(R)->in_clk(R)	20.028   */18.455        */0.314         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_tck_i(R)->in_clk(R)	20.028   */18.455        */0.314         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_tck_i(R)->in_clk(R)	20.145   18.455/*        0.225/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_tck_i(R)->in_clk(R)	20.145   18.455/*        0.225/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_tck_i(R)->in_clk(R)	20.145   18.455/*        0.225/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_tck_i(R)->in_clk(R)	20.177   18.456/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_tck_i(R)->in_clk(R)	20.177   18.456/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_tck_i(R)->in_clk(R)	20.054   */18.456        */0.301         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_tck_i(R)->in_clk(R)	20.178   18.457/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_tck_i(R)->in_clk(R)	20.101   18.461/*        0.254/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.184   18.463/*        0.188/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	20.184   18.463/*        0.188/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	20.178   18.464/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_tck_i(R)->in_clk(R)	20.141   18.464/*        0.231/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	20.141   18.464/*        0.231/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_tck_i(R)->in_clk(R)	20.141   18.464/*        0.231/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.044   */18.464        */0.323         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/TI    1
in_clk(R)->in_clk(R)	20.063   */18.465        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.150   18.466/*        0.206/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	20.068   */18.466        */0.305         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_tck_i(R)->in_clk(R)	20.068   */18.466        */0.305         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_tck_i(R)->in_clk(R)	20.068   */18.467        */0.305         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_tck_i(R)->in_clk(R)	20.092   */18.472        */0.278         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_tck_i(R)->in_clk(R)	20.103   */18.472        */0.270         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	20.108   18.472/*        0.265/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.090   */18.473        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/TI    1
in_tck_i(R)->in_clk(R)	20.094   */18.473        */0.277         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_tck_i(R)->in_clk(R)	20.095   */18.475        */0.277         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_tck_i(R)->in_clk(R)	20.197   18.479/*        0.156/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_spi_clk_i(R)->in_clk(R)	20.089   */18.480        */0.282         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/TI    1
in_tck_i(R)->in_clk(R)	20.177   18.481/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	20.150   18.483/*        0.227/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_tck_i(R)->in_clk(R)	20.178   18.483/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	20.178   18.483/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	20.150   18.483/*        0.227/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_tck_i(R)->in_clk(R)	20.151   18.484/*        0.227/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	20.120   18.485/*        0.222/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.073   */18.491        */0.296         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	20.074   */18.492        */0.296         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	20.074   */18.492        */0.296         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.068   */18.492        */0.298         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/TI    1
in_tck_i(R)->in_clk(R)	20.062   */18.498        */0.292         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	20.079   */18.502        */0.255         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	20.181   18.510/*        0.191/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_tck_i(R)->in_clk(R)	20.182   18.511/*        0.191/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_tck_i(R)->in_clk(R)	20.069   */18.511        */0.299         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_tck_i(R)->in_clk(R)	20.069   */18.511        */0.299         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_tck_i(R)->in_clk(R)	20.069   */18.511        */0.299         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_tck_i(R)->in_clk(R)	20.182   18.511/*        0.191/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_tck_i(R)->in_clk(R)	20.232   18.511/*        0.140/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_spi_clk_i(R)->in_clk(R)	20.089   */18.513        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/TI    1
in_tck_i(R)->in_clk(R)	20.087   */18.514        */0.284         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	20.204   18.514/*        0.166/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_tck_i(R)->in_clk(R)	20.239   18.518/*        0.133/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_tck_i(R)->in_clk(R)	20.205   18.521/*        0.151/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_tck_i(R)->in_clk(R)	20.162   18.522/*        0.193/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	20.165   18.522/*        0.188/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_tck_i(R)->in_clk(R)	20.087   */18.523        */0.285         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_tck_i(R)->in_clk(R)	20.088   */18.524        */0.285         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_tck_i(R)->in_clk(R)	20.088   */18.524        */0.285         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	20.171   18.524/*        0.200/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_tck_i(R)->in_clk(R)	20.171   18.524/*        0.200/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_tck_i(R)->in_clk(R)	20.201   18.524/*        0.171/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_tck_i(R)->in_clk(R)	20.172   18.524/*        0.200/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_tck_i(R)->in_clk(R)	20.251   18.530/*        0.120/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_tck_i(R)->in_clk(R)	20.148   18.531/*        0.205/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_tck_i(R)->in_clk(R)	20.222   18.533/*        0.151/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	20.222   18.533/*        0.151/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	19.993   */18.533        */0.368         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	20.223   18.533/*        0.151/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	20.063   */18.534        */0.309         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	20.063   */18.535        */0.309         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	20.063   */18.535        */0.309         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	20.233   18.537/*        0.128/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_spi_clk_i(R)->in_clk(R)	20.087   */18.539        */0.283         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/TI    1
in_clk(R)->in_clk(R)	20.203   18.541/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.209   18.542/*        0.168/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_spi_clk_i(R)->in_clk(R)	20.090   */18.547        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/TI    1
in_tck_i(R)->in_clk(R)	20.056   */18.549        */0.316         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	20.056   */18.549        */0.316         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	20.056   */18.549        */0.316         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_tck_i(R)->in_clk(R)	20.070   */18.549        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	20.071   */18.549        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	20.071   */18.549        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	20.161   18.550/*        0.194/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_tck_i(R)->in_clk(R)	20.081   */18.551        */0.292         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	20.081   */18.551        */0.292         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_tck_i(R)->in_clk(R)	20.081   */18.551        */0.292         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	20.085   */18.555        */0.294         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_tck_i(R)->in_clk(R)	20.015   */18.555        */0.355         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_tck_i(R)->in_clk(R)	20.085   */18.555        */0.294         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_tck_i(R)->in_clk(R)	20.085   */18.555        */0.294         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_tck_i(R)->in_clk(R)	20.219   18.556/*        0.154/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(F)->in_clk(R)	40.048   18.559/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.215   18.562/*        0.140/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_tck_i(R)->in_clk(R)	20.125   18.563/*        0.243/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	20.125   18.563/*        0.243/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	20.237   18.566/*        0.136/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_tck_i(R)->in_clk(R)	20.060   */18.566        */0.296         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	20.145   18.566/*        0.228/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_tck_i(R)->in_clk(R)	20.145   18.566/*        0.228/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	20.146   18.567/*        0.228/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	20.059   */18.568        */0.295         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	20.029   */18.569        */0.350         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	20.219   18.577/*        0.134/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_tck_i(R)->in_clk(R)	20.141   18.578/*        0.236/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_clk(R)	20.225   18.579/*        0.130/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_tck_i(R)->in_clk(R)	20.228   18.581/*        0.144/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_tck_i(R)->in_clk(R)	20.180   18.581/*        0.193/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_tck_i(R)->in_clk(R)	20.094   */18.585        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_tck_i(R)->in_clk(R)	20.094   */18.585        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_tck_i(R)->in_clk(R)	20.094   */18.585        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	19.963   18.585/*        0.000/*         top_inst_peripherals_i/genblk1[5].core_clock_gate/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	20.204   18.586/*        0.150/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_tck_i(R)->in_clk(R)	20.277   18.588/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_tck_i(R)->in_clk(R)	20.188   18.589/*        0.189/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TI    1
in_tck_i(R)->in_clk(R)	20.188   18.589/*        0.189/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.066   */18.590        */0.300         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/TI    1
in_tck_i(R)->in_clk(R)	20.065   18.597/*        0.292/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/TE    1
in_tck_i(R)->in_clk(R)	20.066   18.597/*        0.292/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/TE    1
in_tck_i(R)->in_clk(R)	20.223   18.600/*        0.146/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_tck_i(R)->in_clk(R)	20.135   18.605/*        0.226/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_tck_i(R)->in_clk(R)	20.135   18.605/*        0.226/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_tck_i(R)->in_clk(R)	20.135   18.605/*        0.226/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_tck_i(R)->in_clk(R)	20.206   18.610/*        0.166/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_tck_i(R)->in_clk(R)	20.082   */18.612        */0.287         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	20.082   */18.612        */0.287         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_tck_i(R)->in_clk(R)	20.082   */18.613        */0.287         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	20.243   18.613/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_tck_i(R)->in_clk(R)	20.223   18.618/*        0.144/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_tck_i(R)->in_clk(R)	20.214   18.619/*        0.159/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_tck_i(R)->in_clk(R)	20.044   */18.623        */0.311         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_tck_i(R)->in_clk(R)	20.204   18.625/*        0.169/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_spi_clk_i(R)->in_clk(R)	20.073   */18.627        */0.297         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/TI    1
in_tck_i(R)->in_clk(R)	20.194   18.631/*        0.179/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	20.242   18.633/*        0.130/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_spi_clk_i(R)->in_clk(R)	20.208   18.633/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	20.044   */18.634        */0.312         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_tck_i(R)->in_clk(R)	20.048   */18.635        */0.321         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	20.048   */18.635        */0.321         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	20.048   */18.635        */0.321         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	20.235   18.636/*        0.138/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/D    1
in_tck_i(R)->in_clk(R)	20.078   */18.636        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_tck_i(R)->in_clk(R)	20.078   */18.637        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_tck_i(R)->in_clk(R)	20.078   */18.637        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.279   18.638/*        0.095/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[7]/D    1
in_tck_i(R)->in_clk(R)	20.149   18.638/*        0.212/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_tck_i(R)->in_clk(R)	20.168   18.639/*        0.204/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_tck_i(R)->in_clk(R)	20.168   18.639/*        0.204/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_tck_i(R)->in_clk(R)	20.168   18.639/*        0.204/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_tck_i(R)->in_clk(R)	20.256   18.641/*        0.117/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.040   */18.646        */0.315         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_tck_i(R)->in_clk(R)	20.090   */18.648        */0.279         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_tck_i(R)->in_clk(R)	20.090   */18.649        */0.279         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_tck_i(R)->in_clk(R)	20.235   18.649/*        0.137/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_tck_i(R)->in_clk(R)	20.091   */18.649        */0.279         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_tck_i(R)->in_clk(R)	20.076   */18.655        */0.290         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_tck_i(R)->in_clk(R)	20.054   */18.656        */0.301         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_tck_i(R)->in_clk(R)	20.040   */18.657        */0.321         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	20.221   18.660/*        0.135/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_tck_i(R)->in_clk(R)	20.301   18.661/*        0.054/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/D    1
in_tck_i(R)->in_clk(R)	20.192   18.663/*        0.168/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_tck_i(R)->in_clk(R)	20.086   */18.665        */0.293         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	20.086   */18.665        */0.293         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	20.086   */18.665        */0.293         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_tck_i(R)->in_clk(R)	20.233   18.666/*        0.146/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_tck_i(R)->in_clk(R)	20.026   */18.667        */0.341         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_tck_i(R)->in_clk(R)	20.062   */18.678        */0.308         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_tck_i(R)->in_clk(R)	20.062   */18.678        */0.308         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	20.251   18.679/*        0.122/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_tck_i(R)->in_clk(R)	20.100   */18.679        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	20.100   */18.679        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	20.043   */18.680        */0.310         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	20.032   */18.687        */0.342         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_tck_i(R)->in_clk(R)	20.032   */18.687        */0.342         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	20.032   */18.687        */0.342         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_tck_i(R)->in_clk(R)	20.049   */18.690        */0.330         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_tck_i(R)->in_clk(R)	20.049   */18.690        */0.330         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_tck_i(R)->in_clk(R)	20.203   18.690/*        0.153/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_tck_i(R)->in_clk(R)	20.032   */18.693        */0.322         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	20.073   */18.694        */0.294         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_tck_i(R)->in_clk(R)	20.073   */18.695        */0.294         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_tck_i(R)->in_clk(R)	20.073   */18.695        */0.294         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_tck_i(R)->in_clk(R)	20.146   18.695/*        0.214/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_tck_i(R)->in_clk(R)	20.224   18.696/*        0.147/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_tck_i(R)->in_clk(R)	20.146   18.696/*        0.214/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_tck_i(R)->in_clk(R)	20.146   18.696/*        0.214/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_tck_i(R)->in_clk(R)	20.058   */18.706        */0.297         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_tck_i(R)->in_clk(R)	20.229   */18.707        */0.137         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_tck_i(R)->in_clk(R)	20.054   */18.710        */0.307         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_tck_i(R)->in_clk(R)	20.054   */18.710        */0.307         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TI    1
in_tck_i(R)->in_clk(R)	20.054   */18.710        */0.307         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_tck_i(R)->in_clk(R)	20.087   */18.711        */0.283         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_tck_i(R)->in_clk(R)	20.087   */18.711        */0.283         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TI    1
in_tck_i(R)->in_clk(R)	20.087   */18.711        */0.283         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_tck_i(R)->in_clk(R)	20.218   18.714/*        0.137/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_tck_i(R)->in_clk(R)	20.238   18.715/*        0.131/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_tck_i(R)->in_clk(R)	20.007   */18.723        */0.349         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	20.073   */18.728        */0.292         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(F)->in_clk(R)	40.084   18.734/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.203   18.736/*        0.153/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_tck_i(R)->in_clk(R)	20.076   */18.736        */0.290         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_tck_i(R)->in_clk(R)	20.076   */18.736        */0.290         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_tck_i(R)->in_clk(R)	20.076   */18.737        */0.290         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_tck_i(R)->in_clk(R)	20.048   */18.737        */0.306         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_tck_i(R)->in_clk(R)	20.087   */18.741        */0.286         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_tck_i(R)->in_clk(R)	20.087   */18.741        */0.286         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TI    1
in_tck_i(R)->in_clk(R)	20.057   */18.743        */0.303         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	20.236   18.746/*        0.143/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_tck_i(R)->in_clk(R)	20.234   18.750/*        0.133/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_tck_i(R)->in_clk(R)	20.267   18.752/*        0.090/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/D    1
in_tck_i(R)->in_clk(R)	20.046   */18.752        */0.323         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_tck_i(R)->in_clk(R)	20.203   18.752/*        0.157/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_tck_i(R)->in_clk(R)	20.215   18.754/*        0.140/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_tck_i(R)->in_clk(R)	20.065   */18.756        */0.289         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_tck_i(R)->in_clk(R)	20.022   */18.756        */0.334         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	20.037   */18.762        */0.316         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	20.079   */18.765        */0.290         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_tck_i(R)->in_clk(R)	20.080   */18.766        */0.290         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_tck_i(R)->in_clk(R)	20.063   */18.769        */0.314         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_tck_i(R)->in_clk(R)	20.187   18.771/*        0.168/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_tck_i(R)->in_clk(R)	20.065   */18.772        */0.313         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TI    1
in_tck_i(R)->in_clk(R)	20.246   18.773/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_tck_i(R)->in_clk(R)	20.197   18.791/*        0.182/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_spi_clk_i(R)->in_clk(R)	20.269   18.793/*        0.106/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[3]/D    1
in_tck_i(R)->in_clk(R)	20.066   */18.793        */0.307         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	20.209   18.793/*        0.160/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	20.067   */18.793        */0.307         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	20.067   */18.794        */0.307         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_tck_i(R)->in_clk(R)	20.199   18.796/*        0.154/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_tck_i(R)->in_clk(R)	20.207   18.797/*        0.154/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/D    1
in_tck_i(R)->in_clk(R)	20.243   18.797/*        0.127/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/D    1
in_spi_clk_i(R)->in_clk(R)	20.266   18.797/*        0.109/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[6]/D    1
in_spi_clk_i(R)->in_clk(R)	20.273   18.798/*        0.102/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[0]/D    1
in_tck_i(R)->in_clk(R)	20.228   18.798/*        0.139/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(F)->in_clk(R)	40.042   18.798/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.212   */18.799        */0.157         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_tck_i(R)->in_clk(R)	20.159   18.801/*        0.197/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_spi_clk_i(R)->in_clk(R)	20.279   18.803/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[1]/D    1
in_tck_i(R)->in_clk(R)	20.075   */18.804        */0.278         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	20.201   */18.806        */0.154         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_tck_i(R)->in_clk(R)	20.181   18.811/*        0.193/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_tck_i(R)->in_clk(R)	20.067   */18.812        */0.288         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_tck_i(R)->in_clk(R)	20.216   18.814/*        0.137/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_tck_i(R)->in_clk(R)	20.072   */18.814        */0.282         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	20.212   18.816/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg/D    1
in_tck_i(R)->in_clk(R)	20.241   18.830/*        0.132/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/D    1
in_tck_i(R)->in_clk(R)	20.000   */18.832        */0.361         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	20.257   */18.837        */0.121         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_tck_i(R)->in_clk(R)	20.232   18.837/*        0.134/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(F)->in_clk(R)	40.047   18.855/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/g1332/B    1
in_tck_i(R)->in_clk(R)	20.036   */18.867        */0.342         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	20.036   */18.867        */0.342         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(F)->in_clk(R)	40.093   18.872/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/g1332/B    1
in_tck_i(R)->in_clk(R)	20.214   18.874/*        0.164/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/D    1
in_tck_i(R)->in_clk(R)	20.208   18.885/*        0.146/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_tck_i(R)->in_clk(R)	20.175   18.893/*        0.181/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_tck_i(R)->in_clk(R)	20.225   18.901/*        0.129/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(F)->in_clk(R)	39.942   18.904/*        0.000/*         top_inst_peripherals_i/genblk1[1].core_clock_gate/g13/B    1
in_spi_clk_i(R)->in_clk(R)	20.278   18.906/*        0.097/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[4]/D    1
in_tck_i(R)->in_clk(R)	20.192   18.910/*        0.161/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_tck_i(R)->in_clk(R)	20.238   */18.924        */0.131         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(F)->in_clk(R)	40.054   18.926/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.242   18.945/*        0.111/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_tck_i(R)->in_clk(R)	20.227   */18.954        */0.146         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_tck_i(R)->in_clk(R)	20.111   */18.954        */0.268         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_spi_clk_i(R)->in_clk(R)	20.279   18.954/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[5]/D    1
in_tck_i(R)->in_clk(R)	20.111   */18.954        */0.268         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	20.111   */18.954        */0.268         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(F)->in_clk(R)	40.202   18.959/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/g914/B    1
in_tck_i(R)->in_clk(R)	20.224   */18.968        */0.131         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_tck_i(R)->in_clk(R)	20.229   */18.971        */0.125         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_spi_clk_i(R)->in_clk(R)	20.294   19.004/*        0.081/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[2]/D    1
in_tck_i(R)->in_clk(R)	20.188   19.017/*        0.191/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(F)->in_clk(R)	40.078   19.019/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_cg_cell/g13/B    1
in_spi_clk_i(R)->in_clk(R)	20.284   19.030/*        0.082/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[0]/D    1
in_clk(F)->in_clk(R)	40.082   19.053/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_cg_cell/g13/B    1
in_tck_i(R)->in_clk(R)	20.268   */19.111        */0.111         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(F)->in_clk(R)	39.942   19.140/*        0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/core_clock_gate_i/g13/B    1
in_clk(R)->in_clk(R)	20.352   19.151/*        0.000/*         top_inst_peripherals_i/genblk1[2].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	19.948   */19.333        */0.000         top_inst_peripherals_i/genblk1[0].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_spi_clk_i(R)	20.476   */19.343        */0.043         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[11]/D    1
in_clk(R)->in_tck_i(R)	20.317   19.386/*        0.308/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/TE    1
in_clk(R)->in_tck_i(R)	20.317   19.386/*        0.308/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/TE    1
in_clk(R)->in_tck_i(R)	20.318   19.387/*        0.308/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/TE    1
in_clk(R)->in_tck_i(R)	20.319   19.387/*        0.308/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/TE    1
in_clk(R)->in_tck_i(R)	20.321   19.390/*        0.307/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/TE    1
in_clk(R)->in_tck_i(R)	20.321   19.390/*        0.307/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/TE    1
in_clk(R)->in_tck_i(R)	20.321   19.390/*        0.307/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/TE    1
in_clk(R)->in_tck_i(R)	20.321   19.390/*        0.307/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/TE    1
in_clk(R)->in_tck_i(R)	20.321   19.390/*        0.307/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/TE    1
in_clk(R)->in_tck_i(R)	20.321   19.390/*        0.307/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/TE    1
in_clk(R)->in_tck_i(R)	20.328   19.396/*        0.304/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/TE    1
in_clk(R)->in_clk(R)	19.966   */19.398        */0.000         top_inst_peripherals_i/genblk1[4].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_tck_i(R)	20.332   19.401/*        0.301/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/TE    1
in_clk(R)->in_tck_i(R)	20.333   19.402/*        0.301/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/TE    1
in_clk(R)->in_tck_i(R)	20.333   19.402/*        0.301/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/TE    1
in_clk(R)->in_tck_i(R)	20.333   19.402/*        0.301/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/TE    1
in_clk(R)->in_tck_i(R)	20.334   19.403/*        0.301/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/TE    1
in_clk(R)->in_tck_i(R)	20.333   19.404/*        0.301/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/TE    1
in_clk(R)->in_spi_clk_i(R)	20.435   */19.428        */0.063         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[16]/D    1
in_clk(R)->in_spi_clk_i(R)	20.435   */19.452        */0.063         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[15]/D    1
in_clk(R)->in_spi_clk_i(R)	20.431   */19.457        */0.066         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/D    1
in_clk(R)->in_spi_clk_i(R)	20.433   */19.468        */0.063         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[31]/D    1
in_clk(R)->in_tck_i(R)	20.285   19.475/*        0.343/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/TE    1
in_clk(R)->in_tck_i(R)	20.286   19.478/*        0.342/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/TE    1
in_clk(R)->in_tck_i(R)	20.286   19.480/*        0.342/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/TE    1
in_clk(R)->in_spi_clk_i(R)	20.433   */19.483        */0.064         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[19]/D    1
in_clk(R)->in_tck_i(R)	20.297   19.487/*        0.337/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/TE    1
in_clk(R)->in_tck_i(R)	20.297   19.487/*        0.337/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/TE    1
in_clk(R)->in_tck_i(R)	20.297   19.487/*        0.337/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/TE    1
in_clk(R)->in_tck_i(R)	20.297   19.487/*        0.337/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/TE    1
in_clk(R)->in_tck_i(R)	20.297   19.488/*        0.337/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/TE    1
in_clk(R)->in_spi_clk_i(R)	20.435   */19.490        */0.063         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[13]/D    1
in_clk(R)->in_tck_i(R)	20.302   19.491/*        0.334/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/TE    1
in_clk(R)->in_spi_clk_i(R)	20.427   */19.492        */0.068         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[29]/D    1
in_clk(R)->in_tck_i(R)	20.317   19.505/*        0.326/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/TE    1
in_clk(R)->in_tck_i(R)	20.317   19.506/*        0.326/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/TE    1
in_clk(R)->in_tck_i(R)	20.318   19.506/*        0.326/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/TE    1
in_clk(R)->in_tck_i(R)	20.318   19.507/*        0.326/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/TE    1
in_clk(R)->in_tck_i(R)	20.318   19.507/*        0.326/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/TE    1
in_clk(R)->in_tck_i(R)	20.318   19.507/*        0.326/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/TE    1
in_clk(R)->in_spi_clk_i(R)	20.432   */19.515        */0.064         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[26]/D    1
in_clk(R)->in_spi_clk_i(R)	20.436   */19.526        */0.061         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[18]/D    1
in_clk(R)->in_spi_clk_i(R)	20.433   */19.528        */0.064         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[14]/D    1
in_clk(R)->in_spi_clk_i(R)	20.478   */19.530        */0.041         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[9]/D    1
in_clk(R)->in_spi_clk_i(R)	20.434   */19.533        */0.062         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[30]/D    1
in_clk(R)->in_spi_clk_i(R)	20.432   */19.533        */0.064         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[17]/D    1
in_clk(R)->in_spi_clk_i(R)	20.434   */19.539        */0.062         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[24]/D    1
in_clk(R)->in_spi_clk_i(R)	20.433   */19.541        */0.063         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[20]/D    1
in_clk(R)->in_spi_clk_i(R)	20.434   */19.552        */0.062         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[27]/D    1
in_clk(R)->in_spi_clk_i(R)	20.353   */19.562        */0.142         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/D    1
in_clk(R)->in_spi_clk_i(R)	20.483   */19.570        */0.036         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[10]/D    1
in_clk(R)->in_spi_clk_i(R)	20.383   */19.579        */0.129         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/D    1
in_clk(R)->in_spi_clk_i(R)	20.434   */19.589        */0.063         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[12]/D    1
in_clk(R)->in_spi_clk_i(R)	20.392   */19.601        */0.119         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/D    1
in_clk(R)->in_spi_clk_i(R)	20.433   */19.623        */0.063         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[21]/D    1
in_clk(R)->in_spi_clk_i(R)	20.433   */19.635        */0.064         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[23]/D    1
in_clk(R)->in_spi_clk_i(R)	20.462   */19.638        */0.050         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[8]/D    1
in_clk(R)->in_spi_clk_i(R)	20.378   */19.639        */0.117         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/D    1
in_clk(R)->in_spi_clk_i(R)	20.387   */19.655        */0.126         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/D    1
in_clk(R)->in_spi_clk_i(R)	20.426   */19.672        */0.069         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[25]/D    1
in_clk(R)->in_spi_clk_i(R)	20.430   */19.681        */0.066         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[28]/D    1
in_clk(R)->in_spi_clk_i(R)	20.402   */19.695        */0.108         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/D    1
in_clk(R)->in_spi_clk_i(R)	20.399   */19.703        */0.113         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/D    1
in_clk(R)->in_spi_clk_i(R)	20.377   */19.713        */0.135         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/D    1
in_clk(F)->in_clk(R)	40.061   */19.759        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_cg_cell/g13/B    1
in_clk(F)->in_clk(R)	39.967   */19.854        */0.000         top_inst_peripherals_i/genblk1[4].core_clock_gate/g13/B    1
in_clk(R)->in_tck_i(R)	20.518   */19.862        */0.104         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[0]/D    1
in_clk(F)->in_clk(R)	39.963   */19.924        */0.000         top_inst_peripherals_i/genblk1[5].core_clock_gate/g13/B    1
in_clk(F)->in_clk(R)	39.945   */19.992        */0.000         top_inst_peripherals_i/genblk1[0].core_clock_gate/g13/B    1
in_clk(F)->in_clk(R)	40.059   */20.039        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_spi_clk_i(R)	20.342   */20.070        */0.152         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[3]/D    1
in_clk(R)->in_tck_i(R)	20.514   */20.077        */0.132         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[18]/D    1
in_clk(R)->in_tck_i(R)	20.513   */20.086        */0.130         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[17]/D    1
in_clk(R)->in_spi_clk_i(R)	20.364   20.089/*        0.129/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[4]/D    1
in_clk(R)->in_spi_clk_i(R)	20.348   */20.091        */0.146         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[2]/D    1
in_clk(R)->in_tck_i(R)	20.510   */20.094        */0.135         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[1]/D    1
in_clk(R)->in_tck_i(R)	20.499   */20.104        */0.127         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[5]/D    1
in_clk(R)->in_tck_i(R)	20.515   */20.106        */0.114         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[26]/D    1
in_clk(F)->in_clk(R)	39.979   */20.106        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_tck_i(R)	20.514   */20.110        */0.121         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[29]/D    1
in_clk(R)->in_tck_i(R)	20.506   */20.112        */0.121         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[10]/D    1
in_clk(R)->in_tck_i(R)	20.514   */20.116        */0.113         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[7]/D    1
in_clk(R)->in_spi_clk_i(R)	20.374   */20.121        */0.119         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[6]/D    1
in_clk(R)->in_spi_clk_i(R)	20.377   */20.121        */0.117         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[7]/D    1
in_clk(F)->in_clk(R)	40.064   */20.122        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_spi_clk_i(R)	20.376   */20.124        */0.118         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[5]/D    1
in_clk(R)->in_tck_i(R)	20.520   */20.125        */0.106         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[0]/D    1
in_clk(R)->in_tck_i(R)	20.517   */20.126        */0.112         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[23]/D    1
in_clk(R)->in_tck_i(R)	20.520   */20.126        */0.106         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[21]/D    1
in_clk(R)->in_tck_i(R)	20.519   */20.129        */0.108         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[8]/D    1
in_clk(R)->in_spi_clk_i(R)	20.376   */20.129        */0.118         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[1]/D    1
in_clk(R)->in_tck_i(R)	20.519   */20.131        */0.108         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[12]/D    1
in_clk(R)->in_tck_i(R)	20.527   */20.131        */0.118         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[2]/D    1
in_clk(R)->in_tck_i(R)	20.517   */20.136        */0.110         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[20]/D    1
in_clk(R)->in_tck_i(R)	20.519   */20.136        */0.113         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[30]/D    1
in_clk(R)->in_tck_i(R)	20.455   20.138/*        0.177/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg/D    1
in_clk(R)->in_tck_i(R)	20.516   */20.139        */0.111         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[13]/D    1
in_clk(R)->in_tck_i(R)	20.533   */20.141        */0.101         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[28]/D    1
in_clk(R)->in_tck_i(R)	20.514   */20.142        */0.112         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[22]/D    1
in_clk(R)->in_tck_i(R)	20.518   */20.146        */0.109         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[11]/D    1
in_clk(R)->in_tck_i(R)	20.529   */20.149        */0.105         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[27]/D    1
in_clk(R)->in_tck_i(R)	20.520   */20.149        */0.107         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[14]/D    1
in_clk(R)->in_tck_i(R)	20.510   */20.150        */0.117         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[9]/D    1
in_clk(R)->in_tck_i(R)	20.521   */20.152        */0.107         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[25]/D    1
in_clk(R)->in_tck_i(R)	20.517   */20.162        */0.109         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[4]/D    1
in_clk(R)->in_tck_i(R)	20.522   */20.162        */0.107         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[24]/D    1
in_clk(R)->in_tck_i(R)	20.553   */20.168        */0.092         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[15]/D    1
in_clk(R)->in_tck_i(R)	20.529   */20.179        */0.103         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[31]/D    1
in_clk(R)->in_tck_i(R)	20.513   */20.180        */0.114         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[6]/D    1
in_clk(R)->in_tck_i(R)	20.555   */20.184        */0.090         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[19]/D    1
in_clk(R)->in_tck_i(R)	20.554   */20.197        */0.091         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[3]/D    1
in_clk(R)->in_tck_i(R)	20.554   */20.204        */0.091         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[16]/D    1
in_clk(R)->in_spi_clk_i(R)	20.416   */20.238        */0.078         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[0]/D    1
in_clk(R)->in_tck_i(R)	20.516   */20.355        */0.123         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/D    1
in_clk(R)->in_clk(R)	39.955   */24.759        */0.400         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.136   */24.938        */0.220         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.147   */24.949        */0.215         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.012   */25.057        */0.350         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	39.986   */25.133        */0.368         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	39.986   */25.162        */0.369         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.160   */25.201        */0.197         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.171   */25.212        */0.191         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	39.983   */25.223        */0.374         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.076   */25.294        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.158   */25.296        */0.199         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.168   */25.307        */0.193         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.158   */25.329        */0.199         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.245   */25.335        */0.117         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.168   */25.340        */0.193         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.181   */25.364        */0.176         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.189   */25.372        */0.171         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	39.992   */25.375        */0.362         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	39.969   */25.384        */0.388         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.157   */25.395        */0.204         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.159   */25.397        */0.203         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.248   */25.439        */0.113         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.181   */25.440        */0.173         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][27]/D    1
in_clk(R)->in_clk(R)	40.203   */25.444        */0.157         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][21]/D    1
in_clk(R)->in_clk(R)	40.044   */25.461        */0.311         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.244   */25.487        */0.111         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	39.998   */25.494        */0.356         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.023   */25.499        */0.332         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.213   */25.527        */0.144         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.002   */25.529        */0.352         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.046   */25.531        */0.309         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.223   */25.538        */0.138         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.075   */25.542        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.203   */25.544        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.220   */25.544        */0.136         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][21]/D    1
in_clk(R)->in_clk(R)	40.172   */25.548        */0.189         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.173   */25.550        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.146   */25.558        */0.214         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.148   */25.560        */0.213         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.253   */25.571        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][21]/D    1
in_clk(R)->in_clk(R)	40.045   */25.573        */0.309         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.024   */25.574        */0.337         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	39.976   */25.578        */0.382         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.269   */25.579        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][21]/D    1
in_clk(R)->in_clk(R)	40.258   */25.585        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][21]/D    1
in_clk(R)->in_clk(R)	40.199   */25.589        */0.159         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21]/D    1
in_clk(R)->in_clk(R)	40.258   */25.591        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.264   */25.595        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][22]/D    1
in_clk(R)->in_clk(R)	40.262   */25.597        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21]/D    1
in_clk(R)->in_clk(R)	40.264   */25.608        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/D    1
in_clk(R)->in_clk(R)	39.998   */25.610        */0.360         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.272   */25.621        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][27]/D    1
in_clk(R)->in_clk(R)	40.201   */25.627        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][19]/D    1
in_clk(R)->in_clk(R)	40.262   */25.638        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21]/D    1
in_clk(R)->in_clk(R)	40.187   */25.658        */0.170         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.260   */25.659        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][21]/D    1
in_clk(R)->in_clk(R)	40.253   */25.666        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][16]/D    1
in_clk(R)->in_clk(R)	40.176   */25.666        */0.184         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.176   */25.667        */0.184         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.196   */25.667        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.258   */25.675        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][21]/D    1
in_clk(R)->in_clk(R)	40.234   */25.686        */0.124         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][21]/D    1
in_clk(R)->in_clk(R)	40.170   */25.688        */0.186         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.243   */25.693        */0.119         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.274   */25.697        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][21]/D    1
in_clk(R)->in_clk(R)	40.181   */25.699        */0.180         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.245   */25.705        */0.117         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.173   */25.713        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.173   */25.713        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.260   */25.716        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][21]/D    1
in_clk(R)->in_clk(R)	40.264   */25.718        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][21]/D    1
in_clk(R)->in_clk(R)	40.178   */25.725        */0.182         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.275   */25.728        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][21]/D    1
in_clk(R)->in_clk(R)	40.042   */25.728        */0.314         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.182   */25.728        */0.179         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	39.995   */25.729        */0.360         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.259   */25.734        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][16]/D    1
in_clk(R)->in_clk(R)	40.258   */25.746        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][21]/D    1
in_clk(R)->in_clk(R)	40.269   */25.746        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][19]/D    1
in_clk(R)->in_clk(R)	40.151   */25.749        */0.209         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.153   */25.751        */0.208         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.257   */25.757        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][21]/D    1
in_clk(R)->in_clk(R)	40.254   */25.761        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21]/D    1
in_clk(R)->in_clk(R)	40.158   */25.765        */0.197         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.159   */25.765        */0.197         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.263   */25.776        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][22]/D    1
in_clk(R)->in_clk(R)	40.256   */25.793        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][19]/D    1
in_clk(R)->in_clk(R)	40.278   */25.796        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][21]/D    1
in_clk(R)->in_clk(R)	40.258   */25.796        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][19]/D    1
in_clk(R)->in_clk(R)	39.987   */25.799        */0.367         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.201   */25.799        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][27]/D    1
in_clk(R)->in_clk(R)	40.271   */25.801        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][21]/D    1
in_clk(R)->in_clk(R)	40.282   */25.802        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][27]/D    1
in_clk(R)->in_clk(R)	40.265   */25.802        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][21]/D    1
in_clk(R)->in_clk(R)	40.267   */25.811        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.266   */25.817        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][21]/D    1
in_clk(R)->in_clk(R)	40.263   */25.818        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][19]/D    1
in_clk(R)->in_clk(R)	40.196   */25.821        */0.159         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][21]/D    1
in_clk(R)->in_clk(R)	40.264   */25.824        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][19]/D    1
in_clk(R)->in_clk(R)	40.033   */25.824        */0.324         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.266   */25.824        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][19]/D    1
in_clk(R)->in_clk(R)	40.001   */25.827        */0.354         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.262   */25.831        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][19]/D    1
in_clk(R)->in_clk(R)	40.267   */25.836        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][1]/D    1
in_clk(R)->in_clk(R)	40.275   */25.837        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][27]/D    1
in_clk(R)->in_clk(R)	40.259   */25.839        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][22]/D    1
in_clk(R)->in_clk(R)	40.199   */25.843        */0.161         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][27]/D    1
in_clk(R)->in_clk(R)	40.259   */25.849        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][19]/D    1
in_clk(R)->in_clk(R)	40.259   */25.853        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][19]/D    1
in_clk(R)->in_clk(R)	40.183   */25.856        */0.174         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][1]/D    1
in_clk(R)->in_clk(R)	40.260   */25.861        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21]/D    1
in_clk(R)->in_clk(R)	40.045   */25.861        */0.312         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.196   */25.861        */0.161         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][27]/D    1
in_clk(R)->in_clk(R)	40.173   */25.863        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.261   */25.863        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][16]/D    1
in_clk(R)->in_clk(R)	40.174   */25.864        */0.187         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.254   */25.869        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][19]/D    1
in_clk(R)->in_clk(R)	40.278   */25.873        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21]/D    1
in_clk(R)->in_clk(R)	40.189   */25.874        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.191   */25.875        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.250   */25.875        */0.105         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][19]/D    1
in_clk(R)->in_clk(R)	40.201   */25.879        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][27]/D    1
in_clk(R)->in_clk(R)	40.270   */25.881        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.183   */25.881        */0.179         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.262   */25.881        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][27]/D    1
in_clk(R)->in_clk(R)	40.203   */25.884        */0.150         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.164   */25.887        */0.192         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.268   */25.891        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][19]/D    1
in_clk(R)->in_clk(R)	40.275   */25.893        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][19]/D    1
in_clk(R)->in_clk(R)	40.272   */25.897        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][16]/D    1
in_clk(R)->in_clk(R)	40.176   */25.898        */0.186         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.262   */25.904        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][21]/D    1
in_clk(R)->in_clk(R)	40.272   */25.904        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.166   */25.911        */0.189         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.167   */25.912        */0.189         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.256   */25.914        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22]/D    1
in_clk(R)->in_clk(R)	40.169   */25.915        */0.189         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.260   */25.919        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][27]/D    1
in_clk(R)->in_clk(R)	40.269   */25.924        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][23]/D    1
in_clk(R)->in_clk(R)	40.282   */25.931        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][27]/D    1
in_clk(R)->in_clk(R)	40.261   */25.936        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.269   */25.945        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][16]/D    1
in_clk(R)->in_clk(R)	40.266   */25.945        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][23]/D    1
in_clk(R)->in_clk(R)	40.256   */25.948        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16]/D    1
in_clk(R)->in_clk(R)	40.269   */25.949        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][19]/D    1
in_clk(R)->in_clk(R)	40.262   */25.953        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][27]/D    1
in_clk(R)->in_clk(R)	40.271   */25.955        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][16]/D    1
in_clk(R)->in_clk(R)	40.261   */25.956        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][1]/D    1
in_clk(R)->in_clk(R)	40.261   */25.958        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][23]/D    1
in_clk(R)->in_clk(R)	40.232   */25.962        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][16]/D    1
in_clk(R)->in_clk(R)	40.236   */25.963        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.277   */25.963        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][1]/D    1
in_clk(R)->in_clk(R)	40.158   */25.964        */0.198         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.279   */25.966        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][27]/D    1
in_clk(R)->in_clk(R)	40.220   */25.967        */0.143         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][13]/D    1
in_clk(R)->in_clk(R)	40.268   */25.967        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][19]/D    1
in_clk(R)->in_clk(R)	40.170   */25.976        */0.192         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.187   */25.977        */0.167         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.206   */25.977        */0.150         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][26]/D    1
in_clk(R)->in_clk(R)	40.270   */25.978        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][18]/D    1
in_clk(R)->in_clk(R)	40.189   */25.978        */0.167         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.219   */25.980        */0.141         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][27]/D    1
in_clk(R)->in_clk(R)	39.984   */25.982        */0.370         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.247   */25.984        */0.109         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][16]/D    1
in_clk(R)->in_clk(R)	40.270   */25.985        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][16]/D    1
in_clk(R)->in_clk(R)	40.264   */25.987        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][22]/D    1
in_clk(R)->in_clk(R)	40.168   */25.992        */0.187         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.270   */25.992        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][16]/D    1
in_clk(R)->in_clk(R)	40.276   */25.993        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][16]/D    1
in_clk(R)->in_clk(R)	40.267   */25.998        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][1]/D    1
in_clk(R)->in_clk(R)	40.256   */25.999        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][16]/D    1
in_clk(R)->in_clk(R)	40.272   */26.001        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][27]/D    1
in_clk(R)->in_clk(R)	40.269   */26.001        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][27]/D    1
in_clk(R)->in_clk(R)	40.266   */26.003        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][23]/D    1
in_clk(R)->in_clk(R)	40.180   */26.004        */0.182         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.153   */26.005        */0.200         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.150   */26.005        */0.204         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.259   */26.005        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][18]/D    1
in_clk(R)->in_clk(R)	40.262   */26.009        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][23]/D    1
in_clk(R)->in_clk(R)	40.277   */26.011        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][1]/D    1
in_clk(R)->in_clk(R)	40.262   */26.011        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][25]/D    1
in_clk(R)->in_clk(R)	40.271   */26.012        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.199   */26.013        */0.157         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.199   */26.013        */0.157         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.274   */26.013        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][23]/D    1
in_clk(R)->in_clk(R)	40.166   */26.018        */0.195         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.235   */26.020        */0.123         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][16]/D    1
in_clk(R)->in_clk(R)	40.268   */26.029        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][23]/D    1
in_clk(R)->in_clk(R)	40.185   */26.035        */0.175         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][27]/D    1
in_clk(R)->in_clk(R)	40.249   */26.040        */0.108         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.263   */26.044        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/D    1
in_clk(R)->in_clk(R)	40.266   */26.045        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][18]/D    1
in_clk(R)->in_clk(R)	40.272   */26.046        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.249   */26.047        */0.105         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][23]/D    1
in_clk(R)->in_clk(R)	40.253   */26.050        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][18]/D    1
in_clk(R)->in_clk(R)	40.186   */26.051        */0.172         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.265   */26.052        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][23]/D    1
in_clk(R)->in_clk(R)	40.163   */26.054        */0.194         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.220   */26.054        */0.143         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][11]/D    1
in_clk(R)->in_clk(R)	40.258   */26.058        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][22]/D    1
in_clk(R)->in_clk(R)	40.189   */26.062        */0.170         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][1]/D    1
in_clk(R)->in_clk(R)	40.188   */26.063        */0.169         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27]/D    1
in_clk(R)->in_clk(R)	40.251   */26.063        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25]/D    1
in_clk(R)->in_clk(R)	40.288   */26.064        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][27]/D    1
in_clk(R)->in_clk(R)	40.045   */26.065        */0.311         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.201   */26.066        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.281   */26.068        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][1]/D    1
in_clk(R)->in_clk(R)	40.250   */26.068        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27]/D    1
in_clk(R)->in_clk(R)	40.270   */26.069        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][1]/D    1
in_clk(R)->in_clk(R)	40.269   */26.070        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][1]/D    1
in_clk(R)->in_clk(R)	40.240   */26.072        */0.116         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16]/D    1
in_clk(R)->in_clk(R)	40.274   */26.073        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][1]/D    1
in_clk(R)->in_clk(R)	40.199   */26.074        */0.161         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.268   */26.075        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][20]/D    1
in_clk(R)->in_clk(R)	40.211   */26.076        */0.146         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][26]/D    1
in_clk(R)->in_clk(R)	40.270   */26.076        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][20]/D    1
in_clk(R)->in_clk(R)	40.204   */26.076        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][13]/D    1
in_clk(R)->in_clk(R)	40.266   */26.077        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][18]/D    1
in_clk(R)->in_clk(R)	40.275   */26.078        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][22]/D    1
in_clk(R)->in_clk(R)	40.205   */26.078        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][1]/D    1
in_clk(R)->in_clk(R)	40.273   */26.081        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][20]/D    1
in_clk(R)->in_clk(R)	40.270   */26.081        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][23]/D    1
in_clk(R)->in_clk(R)	40.202   */26.083        */0.157         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][16]/D    1
in_clk(R)->in_clk(R)	40.258   */26.085        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][19]/D    1
in_clk(R)->in_clk(R)	40.261   */26.086        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][1]/D    1
in_clk(R)->in_clk(R)	40.267   */26.090        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23]/D    1
in_clk(R)->in_clk(R)	40.268   */26.091        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.272   */26.095        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16]/D    1
in_clk(R)->in_clk(R)	40.236   */26.095        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.257   */26.096        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][13]/D    1
in_clk(R)->in_clk(R)	40.267   */26.096        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.270   */26.096        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][23]/D    1
in_clk(R)->in_clk(R)	40.209   */26.097        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.225   */26.097        */0.135         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][22]/D    1
in_clk(R)->in_clk(R)	40.277   */26.099        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][20]/D    1
in_clk(R)->in_clk(R)	40.263   */26.099        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][23]/D    1
in_clk(R)->in_clk(R)	40.288   */26.101        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16]/D    1
in_clk(R)->in_clk(R)	40.210   */26.104        */0.150         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.215   */26.104        */0.144         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.211   */26.104        */0.150         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.259   */26.106        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][27]/D    1
in_clk(R)->in_clk(R)	40.265   */26.108        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.270   */26.109        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][20]/D    1
in_clk(R)->in_clk(R)	40.236   */26.110        */0.121         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][8]/D    1
in_clk(R)->in_clk(R)	40.107   */26.111        */0.255         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.272   */26.113        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][13]/D    1
in_clk(R)->in_clk(R)	40.282   */26.115        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][1]/D    1
in_clk(R)->in_clk(R)	40.196   */26.118        */0.164         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][0]/D    1
in_clk(R)->in_clk(R)	40.199   */26.118        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][8]/D    1
in_clk(R)->in_clk(R)	40.257   */26.122        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22]/D    1
in_clk(R)->in_clk(R)	40.278   */26.123        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][1]/D    1
in_clk(R)->in_clk(R)	40.197   */26.125        */0.161         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][0]/D    1
in_clk(R)->in_clk(R)	40.282   */26.128        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][13]/D    1
in_clk(R)->in_clk(R)	40.270   */26.128        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][20]/D    1
in_clk(R)->in_clk(R)	40.213   */26.129        */0.145         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][13]/D    1
in_clk(R)->in_clk(R)	40.270   */26.136        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][16]/D    1
in_clk(R)->in_clk(R)	40.265   */26.137        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][8]/D    1
in_clk(R)->in_clk(R)	40.040   */26.140        */0.317         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.200   */26.140        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][28]/D    1
in_clk(R)->in_clk(R)	40.272   */26.140        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][13]/D    1
in_clk(R)->in_clk(R)	40.272   */26.141        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][18]/D    1
in_clk(R)->in_clk(R)	40.269   */26.143        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.261   */26.143        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][1]/D    1
in_clk(R)->in_clk(R)	40.011   */26.145        */0.351         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.268   */26.146        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][18]/D    1
in_clk(R)->in_clk(R)	40.274   */26.146        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][1]/D    1
in_clk(R)->in_clk(R)	40.249   */26.146        */0.110         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][1]/D    1
in_clk(R)->in_clk(R)	40.160   */26.147        */0.195         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.214   */26.147        */0.147         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][23]/D    1
in_clk(R)->in_clk(R)	40.197   */26.147        */0.160         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][26]/D    1
in_clk(R)->in_clk(R)	40.276   */26.148        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][13]/D    1
in_clk(R)->in_clk(R)	40.164   */26.150        */0.193         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.254   */26.152        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][14]/D    1
in_clk(R)->in_clk(R)	40.280   */26.153        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][27]/D    1
in_clk(R)->in_clk(R)	40.164   */26.154        */0.193         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.255   */26.154        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27]/D    1
in_clk(R)->in_clk(R)	40.277   */26.156        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][1]/D    1
in_clk(R)->in_clk(R)	40.240   */26.156        */0.116         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][24]/D    1
in_clk(R)->in_clk(R)	40.262   */26.156        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][18]/D    1
in_clk(R)->in_clk(R)	40.267   */26.158        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][18]/D    1
in_clk(R)->in_clk(R)	40.267   */26.159        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][13]/D    1
in_clk(R)->in_clk(R)	40.257   */26.159        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][0]/D    1
in_clk(R)->in_clk(R)	40.258   */26.160        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][14]/D    1
in_clk(R)->in_clk(R)	40.255   */26.160        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][8]/D    1
in_clk(R)->in_clk(R)	40.174   */26.160        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.170   */26.160        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.256   */26.160        */0.106         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][8]/D    1
in_clk(R)->in_clk(R)	40.205   */26.161        */0.152         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][28]/D    1
in_clk(R)->in_clk(R)	40.262   */26.161        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][27]/D    1
in_clk(R)->in_clk(R)	40.167   */26.162        */0.194         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.168   */26.162        */0.194         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.268   */26.166        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][1]/D    1
in_clk(R)->in_clk(R)	40.265   */26.167        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][22]/D    1
in_clk(R)->in_clk(R)	40.270   */26.167        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][20]/D    1
in_clk(R)->in_clk(R)	40.269   */26.170        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][27]/D    1
in_clk(R)->in_clk(R)	40.262   */26.172        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][8]/D    1
in_clk(R)->in_clk(R)	40.273   */26.173        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][16]/D    1
in_clk(R)->in_clk(R)	40.186   */26.174        */0.169         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][26]/D    1
in_clk(R)->in_clk(R)	40.211   */26.174        */0.144         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.217   */26.175        */0.140         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][26]/D    1
in_clk(R)->in_clk(R)	40.227   */26.176        */0.130         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29]/D    1
in_clk(R)->in_clk(R)	40.273   */26.176        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][26]/D    1
in_clk(R)->in_clk(R)	40.271   */26.176        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][20]/D    1
in_clk(R)->in_clk(R)	40.197   */26.178        */0.162         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][13]/D    1
in_clk(R)->in_clk(R)	40.209   */26.178        */0.145         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.209   */26.179        */0.145         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.276   */26.179        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29]/D    1
in_clk(R)->in_clk(R)	40.169   */26.180        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.218   */26.182        */0.132         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.199   */26.182        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][28]/D    1
in_clk(R)->in_clk(R)	40.261   */26.184        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][12]/D    1
in_clk(R)->in_clk(R)	40.287   */26.184        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][1]/D    1
in_clk(R)->in_clk(R)	40.258   */26.184        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.176   */26.186        */0.183         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.258   */26.186        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][25]/D    1
in_clk(R)->in_clk(R)	40.280   */26.187        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][11]/D    1
in_clk(R)->in_clk(R)	40.263   */26.188        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][14]/D    1
in_clk(R)->in_clk(R)	40.276   */26.189        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][20]/D    1
in_clk(R)->in_clk(R)	40.264   */26.192        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][23]/D    1
in_clk(R)->in_clk(R)	40.267   */26.193        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][20]/D    1
in_clk(R)->in_clk(R)	40.182   */26.193        */0.181         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29]/D    1
in_clk(R)->in_clk(R)	40.229   */26.195        */0.127         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.263   */26.196        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][13]/D    1
in_clk(R)->in_clk(R)	40.239   */26.196        */0.120         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][16]/D    1
in_clk(R)->in_clk(R)	40.215   */26.199        */0.144         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][0]/D    1
in_clk(R)->in_clk(R)	40.230   */26.200        */0.128         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.278   */26.201        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][1]/D    1
in_clk(R)->in_clk(R)	40.216   */26.204        */0.144         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.261   */26.204        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][0]/D    1
in_clk(R)->in_clk(R)	40.203   */26.204        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][0]/D    1
in_clk(R)->in_clk(R)	40.217   */26.205        */0.144         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.270   */26.206        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][21]/D    1
in_clk(R)->in_clk(R)	40.268   */26.206        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.211   */26.206        */0.147         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][29]/D    1
in_clk(R)->in_clk(R)	40.185   */26.207        */0.174         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][3]/D    1
in_clk(R)->in_clk(R)	40.274   */26.207        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][18]/D    1
in_clk(R)->in_clk(R)	40.272   */26.208        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/D    1
in_clk(R)->in_clk(R)	40.265   */26.208        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D    1
in_clk(R)->in_clk(R)	40.263   */26.208        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29]/D    1
in_clk(R)->in_clk(R)	40.290   */26.208        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][8]/D    1
in_clk(R)->in_clk(R)	40.196   */26.209        */0.160         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][28]/D    1
in_clk(R)->in_clk(R)	40.260   */26.211        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.253   */26.213        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][13]/D    1
in_clk(R)->in_clk(R)	40.221   */26.213        */0.143         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][26]/D    1
in_clk(R)->in_clk(R)	40.186   */26.214        */0.169         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][8]/D    1
in_clk(R)->in_clk(R)	40.276   */26.218        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][13]/D    1
in_clk(R)->in_clk(R)	40.203   */26.218        */0.160         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][28]/D    1
in_clk(R)->in_clk(R)	40.268   */26.218        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][22]/D    1
in_clk(R)->in_clk(R)	40.280   */26.219        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][3]/D    1
in_clk(R)->in_clk(R)	40.262   */26.219        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][8]/D    1
in_clk(R)->in_clk(R)	40.267   */26.219        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][18]/D    1
in_clk(R)->in_clk(R)	40.260   */26.220        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.262   */26.221        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26]/D    1
in_clk(R)->in_clk(R)	40.277   */26.222        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.275   */26.222        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][22]/D    1
in_clk(R)->in_clk(R)	40.193   */26.223        */0.164         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.204   */26.223        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.204   */26.223        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.274   */26.223        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][20]/D    1
in_clk(R)->in_clk(R)	40.174   */26.227        */0.186         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.270   */26.227        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21]/D    1
in_clk(R)->in_clk(R)	40.175   */26.227        */0.186         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.206   */26.228        */0.151         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][26]/D    1
in_clk(R)->in_clk(R)	40.266   */26.230        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][10]/D    1
in_clk(R)->in_clk(R)	40.269   */26.230        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][27]/D    1
in_clk(R)->in_clk(R)	40.264   */26.230        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][23]/D    1
in_clk(R)->in_clk(R)	40.256   */26.231        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][23]/D    1
in_clk(R)->in_clk(R)	40.167   */26.231        */0.187         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.243   */26.232        */0.109         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][11]/D    1
in_clk(R)->in_clk(R)	40.175   */26.232        */0.181         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][15]/D    1
in_clk(R)->in_clk(R)	40.289   */26.233        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][13]/D    1
in_clk(R)->in_clk(R)	40.107   */26.234        */0.228         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.264   */26.234        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][3]/D    1
in_clk(R)->in_clk(R)	40.267   */26.234        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][8]/D    1
in_clk(R)->in_clk(R)	40.173   */26.235        */0.182         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.174   */26.236        */0.182         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.273   */26.236        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][16]/D    1
in_clk(R)->in_clk(R)	40.258   */26.237        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][27]/D    1
in_clk(R)->in_clk(R)	40.208   */26.238        */0.150         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.266   */26.239        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][13]/D    1
in_clk(R)->in_clk(R)	40.176   */26.239        */0.182         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.271   */26.239        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][3]/D    1
in_clk(R)->in_clk(R)	40.280   */26.241        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.203   */26.242        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.199   */26.243        */0.159         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][31]/D    1
in_clk(R)->in_clk(R)	40.269   */26.244        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.285   */26.244        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][13]/D    1
in_clk(R)->in_clk(R)	40.175   */26.245        */0.184         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][11]/D    1
in_clk(R)->in_clk(R)	40.268   */26.245        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][23]/D    1
in_clk(R)->in_clk(R)	40.261   */26.245        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][0]/D    1
in_clk(R)->in_clk(R)	40.288   */26.245        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][13]/D    1
in_clk(R)->in_clk(R)	40.264   */26.246        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.198   */26.246        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][3]/D    1
in_clk(R)->in_clk(R)	40.170   */26.247        */0.184         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.172   */26.248        */0.185         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.270   */26.250        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28]/D    1
in_clk(R)->in_clk(R)	40.273   */26.251        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][3]/D    1
in_clk(R)->in_clk(R)	40.174   */26.251        */0.184         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.220   */26.251        */0.141         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.259   */26.252        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][24]/D    1
in_clk(R)->in_clk(R)	40.259   */26.252        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][3]/D    1
in_clk(R)->in_clk(R)	40.260   */26.253        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][14]/D    1
in_clk(R)->in_clk(R)	40.288   */26.254        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][1]/D    1
in_clk(R)->in_clk(R)	40.184   */26.255        */0.173         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25]/D    1
in_clk(R)->in_clk(R)	40.182   */26.255        */0.175         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.151   */26.255        */0.199         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.151   */26.255        */0.199         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.263   */26.256        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16]/D    1
in_clk(R)->in_clk(R)	40.037   */26.257        */0.321         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.264   */26.257        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][26]/D    1
in_clk(R)->in_clk(R)	40.267   */26.257        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][20]/D    1
in_clk(R)->in_clk(R)	40.275   */26.258        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][11]/D    1
in_clk(R)->in_clk(R)	40.268   */26.259        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][1]/D    1
in_clk(R)->in_clk(R)	40.163   */26.259        */0.194         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.149   */26.260        */0.205         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.221   */26.261        */0.133         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][13]/D    1
in_clk(R)->in_clk(R)	40.262   */26.261        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][22]/D    1
in_clk(R)->in_clk(R)	40.259   */26.261        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][25]/D    1
in_clk(R)->in_clk(R)	40.265   */26.262        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29]/D    1
in_clk(R)->in_clk(R)	40.152   */26.262        */0.205         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.264   */26.262        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][3]/D    1
in_clk(R)->in_clk(R)	40.273   */26.262        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][13]/D    1
in_clk(R)->in_clk(R)	40.265   */26.263        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][3]/D    1
in_clk(R)->in_clk(R)	40.254   */26.263        */0.107         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][4]/D    1
in_clk(R)->in_clk(R)	40.195   */26.265        */0.162         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][22]/D    1
in_clk(R)->in_clk(R)	40.160   */26.265        */0.196         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.169   */26.265        */0.190         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.193   */26.265        */0.169         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.266   */26.266        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][3]/D    1
in_clk(R)->in_clk(R)	40.263   */26.266        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26]/D    1
in_clk(R)->in_clk(R)	40.262   */26.266        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][12]/D    1
in_clk(R)->in_clk(R)	40.288   */26.266        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][13]/D    1
in_clk(R)->in_clk(R)	40.257   */26.266        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][3]/D    1
in_clk(R)->in_clk(R)	40.257   */26.268        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][3]/D    1
in_clk(R)->in_clk(R)	40.158   */26.268        */0.201         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.261   */26.269        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][13]/D    1
in_clk(R)->in_clk(R)	40.253   */26.269        */0.105         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][3]/D    1
in_clk(R)->in_clk(R)	40.241   */26.270        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.252   */26.271        */0.107         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][0]/D    1
in_clk(R)->in_clk(R)	40.257   */26.272        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][8]/D    1
in_clk(R)->in_clk(R)	40.257   */26.273        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][29]/D    1
in_clk(R)->in_clk(R)	40.269   */26.273        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][28]/D    1
in_clk(R)->in_clk(R)	40.264   */26.273        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][29]/D    1
in_clk(R)->in_clk(R)	40.258   */26.273        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][8]/D    1
in_clk(R)->in_clk(R)	40.268   */26.274        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][22]/D    1
in_clk(R)->in_clk(R)	40.182   */26.274        */0.175         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8]/D    1
in_clk(R)->in_clk(R)	40.257   */26.274        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][18]/D    1
in_clk(R)->in_clk(R)	40.237   */26.275        */0.120         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][14]/D    1
in_clk(R)->in_clk(R)	40.257   */26.275        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][20]/D    1
in_clk(R)->in_clk(R)	40.265   */26.275        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][18]/D    1
in_clk(R)->in_clk(R)	40.153   */26.277        */0.205         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.153   */26.277        */0.205         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.267   */26.277        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][1]/D    1
in_clk(R)->in_clk(R)	40.275   */26.278        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][3]/D    1
in_clk(R)->in_clk(R)	40.261   */26.278        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][8]/D    1
in_clk(R)->in_clk(R)	40.185   */26.281        */0.172         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][8]/D    1
in_clk(R)->in_clk(R)	40.174   */26.281        */0.183         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.264   */26.282        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][20]/D    1
in_clk(R)->in_clk(R)	40.263   */26.282        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][9]/D    1
in_clk(R)->in_clk(R)	40.201   */26.283        */0.161         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.159   */26.284        */0.197         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.182   */26.285        */0.173         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.259   */26.285        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][26]/D    1
in_clk(R)->in_clk(R)	40.183   */26.286        */0.173         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.253   */26.286        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][22]/D    1
in_clk(R)->in_clk(R)	40.263   */26.286        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][26]/D    1
in_clk(R)->in_clk(R)	40.268   */26.286        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][14]/D    1
in_clk(R)->in_clk(R)	40.258   */26.286        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][3]/D    1
in_clk(R)->in_clk(R)	40.266   */26.286        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.262   */26.287        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][1]/D    1
in_clk(R)->in_clk(R)	40.257   */26.287        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][31]/D    1
in_clk(R)->in_clk(R)	40.180   */26.288        */0.179         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.185   */26.288        */0.173         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.263   */26.290        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][22]/D    1
in_clk(R)->in_clk(R)	40.207   */26.290        */0.150         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.165   */26.291        */0.192         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.269   */26.292        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][14]/D    1
in_clk(R)->in_clk(R)	40.260   */26.293        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][29]/D    1
in_clk(R)->in_clk(R)	40.190   */26.293        */0.168         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.262   */26.293        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][14]/D    1
in_clk(R)->in_clk(R)	40.194   */26.293        */0.162         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.195   */26.294        */0.161         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.264   */26.294        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][22]/D    1
in_clk(R)->in_clk(R)	40.259   */26.295        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][25]/D    1
in_clk(R)->in_clk(R)	40.170   */26.295        */0.192         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.255   */26.298        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25]/D    1
in_clk(R)->in_clk(R)	40.275   */26.299        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][11]/D    1
in_clk(R)->in_clk(R)	40.258   */26.299        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][20]/D    1
in_clk(R)->in_clk(R)	40.272   */26.300        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22]/D    1
in_clk(R)->in_clk(R)	40.204   */26.302        */0.152         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.275   */26.302        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.266   */26.304        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.279   */26.305        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][13]/D    1
in_clk(R)->in_clk(R)	40.276   */26.305        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][12]/D    1
in_clk(R)->in_clk(R)	40.260   */26.305        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12]/D    1
in_clk(R)->in_clk(R)	40.272   */26.306        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.202   */26.307        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.261   */26.307        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.282   */26.307        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][0]/D    1
in_clk(R)->in_clk(R)	40.202   */26.307        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.163   */26.307        */0.192         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.163   */26.308        */0.192         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.272   */26.308        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][0]/D    1
in_clk(R)->in_clk(R)	40.205   */26.308        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.197   */26.310        */0.161         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.266   */26.311        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][8]/D    1
in_clk(R)->in_clk(R)	40.261   */26.311        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][14]/D    1
in_clk(R)->in_clk(R)	40.268   */26.311        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][5]/D    1
in_clk(R)->in_clk(R)	40.267   */26.312        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][14]/D    1
in_clk(R)->in_clk(R)	40.215   */26.312        */0.147         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.263   */26.313        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][3]/D    1
in_clk(R)->in_clk(R)	40.269   */26.313        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][0]/D    1
in_clk(R)->in_clk(R)	40.260   */26.314        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][10]/D    1
in_clk(R)->in_clk(R)	40.277   */26.314        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][14]/D    1
in_clk(R)->in_clk(R)	40.257   */26.314        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][26]/D    1
in_clk(R)->in_clk(R)	40.276   */26.314        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][11]/D    1
in_clk(R)->in_clk(R)	40.267   */26.314        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][11]/D    1
in_clk(R)->in_clk(R)	40.194   */26.315        */0.162         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][12]/D    1
in_clk(R)->in_clk(R)	40.281   */26.315        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][0]/D    1
in_clk(R)->in_clk(R)	40.240   */26.315        */0.120         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][11]/D    1
in_clk(R)->in_clk(R)	40.275   */26.317        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][11]/D    1
in_clk(R)->in_clk(R)	40.264   */26.318        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.204   */26.319        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.259   */26.320        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][25]/D    1
in_clk(R)->in_clk(R)	40.273   */26.320        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][29]/D    1
in_clk(R)->in_clk(R)	40.266   */26.320        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][25]/D    1
in_clk(R)->in_clk(R)	40.276   */26.320        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][18]/D    1
in_clk(R)->in_clk(R)	40.259   */26.321        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][2]/D    1
in_clk(R)->in_clk(R)	40.284   */26.322        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.265   */26.323        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][20]/D    1
in_clk(R)->in_clk(R)	40.257   */26.324        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][24]/D    1
in_clk(R)->in_clk(R)	40.269   */26.324        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][12]/D    1
in_clk(R)->in_clk(R)	40.222   */26.324        */0.134         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][11]/D    1
in_clk(R)->in_clk(R)	40.276   */26.325        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][11]/D    1
in_clk(R)->in_clk(R)	40.252   */26.327        */0.105         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.268   */26.327        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][22]/D    1
in_clk(R)->in_clk(R)	40.267   */26.327        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][29]/D    1
in_clk(R)->in_clk(R)	40.254   */26.327        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29]/D    1
in_clk(R)->in_clk(R)	40.263   */26.328        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][25]/D    1
in_clk(R)->in_clk(R)	40.269   */26.329        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][14]/D    1
in_clk(R)->in_clk(R)	40.269   */26.329        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][26]/D    1
in_clk(R)->in_clk(R)	40.269   */26.329        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][14]/D    1
in_clk(R)->in_clk(R)	40.184   */26.329        */0.174         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.232   */26.331        */0.127         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11]/D    1
in_clk(R)->in_clk(R)	40.267   */26.331        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][28]/D    1
in_clk(R)->in_clk(R)	40.263   */26.332        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][29]/D    1
in_clk(R)->in_clk(R)	40.261   */26.332        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][28]/D    1
in_clk(R)->in_clk(R)	40.279   */26.332        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][11]/D    1
in_clk(R)->in_clk(R)	40.279   */26.332        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.274   */26.332        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][14]/D    1
in_clk(R)->in_clk(R)	40.280   */26.333        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][8]/D    1
in_clk(R)->in_clk(R)	40.259   */26.333        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][24]/D    1
in_clk(R)->in_clk(R)	40.282   */26.334        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28]/D    1
in_clk(R)->in_clk(R)	40.209   */26.335        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.267   */26.336        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][10]/D    1
in_clk(R)->in_clk(R)	40.263   */26.336        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][0]/D    1
in_clk(R)->in_clk(R)	40.273   */26.336        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][14]/D    1
in_clk(R)->in_clk(R)	40.202   */26.338        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][2]/D    1
in_clk(R)->in_clk(R)	40.259   */26.339        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][0]/D    1
in_clk(R)->in_clk(R)	40.265   */26.341        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][24]/D    1
in_clk(R)->in_clk(R)	40.258   */26.342        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][3]/D    1
in_clk(R)->in_clk(R)	40.257   */26.342        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][24]/D    1
in_clk(R)->in_clk(R)	40.246   */26.342        */0.111         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][24]/D    1
in_clk(R)->in_clk(R)	40.160   */26.343        */0.190         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.160   */26.343        */0.190         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.270   */26.343        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][9]/D    1
in_clk(R)->in_clk(R)	40.264   */26.344        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][8]/D    1
in_clk(R)->in_clk(R)	40.261   */26.345        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][14]/D    1
in_clk(R)->in_clk(R)	40.268   */26.345        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][8]/D    1
in_clk(R)->in_clk(R)	40.263   */26.346        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][25]/D    1
in_clk(R)->in_clk(R)	40.277   */26.346        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.256   */26.346        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][12]/D    1
in_clk(R)->in_clk(R)	40.273   */26.347        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][28]/D    1
in_clk(R)->in_clk(R)	40.253   */26.347        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][3]/D    1
in_clk(R)->in_clk(R)	40.256   */26.349        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][24]/D    1
in_clk(R)->in_clk(R)	40.264   */26.350        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][11]/D    1
in_clk(R)->in_clk(R)	40.273   */26.350        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][8]/D    1
in_clk(R)->in_clk(R)	40.193   */26.351        */0.166         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][20]/D    1
in_clk(R)->in_clk(R)	40.241   */26.354        */0.115         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][15]/D    1
in_clk(R)->in_clk(R)	40.190   */26.355        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.190   */26.356        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.169   */26.356        */0.187         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.274   */26.356        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][0]/D    1
in_clk(R)->in_clk(R)	40.288   */26.356        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][28]/D    1
in_clk(R)->in_clk(R)	40.258   */26.356        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][11]/D    1
in_clk(R)->in_clk(R)	40.272   */26.357        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.271   */26.357        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28]/D    1
in_clk(R)->in_clk(R)	40.258   */26.357        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][2]/D    1
in_clk(R)->in_clk(R)	40.275   */26.359        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][18]/D    1
in_clk(R)->in_clk(R)	40.193   */26.359        */0.164         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.272   */26.359        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][13]/D    1
in_clk(R)->in_clk(R)	40.263   */26.360        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][28]/D    1
in_clk(R)->in_clk(R)	40.270   */26.360        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26]/D    1
in_clk(R)->in_clk(R)	40.213   */26.361        */0.140         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][9]/D    1
in_clk(R)->in_clk(R)	40.274   */26.361        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][0]/D    1
in_clk(R)->in_clk(R)	40.189   */26.363        */0.171         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][3]/D    1
in_clk(R)->in_clk(R)	40.259   */26.365        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][29]/D    1
in_clk(R)->in_clk(R)	40.178   */26.366        */0.183         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.201   */26.366        */0.154         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][29]/D    1
in_clk(R)->in_clk(R)	40.203   */26.366        */0.151         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.238   */26.367        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.269   */26.368        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][22]/D    1
in_clk(R)->in_clk(R)	40.180   */26.368        */0.182         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.257   */26.368        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][2]/D    1
in_clk(R)->in_clk(R)	40.200   */26.369        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28]/D    1
in_clk(R)->in_clk(R)	40.258   */26.369        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/D    1
in_clk(R)->in_clk(R)	40.272   */26.371        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.260   */26.372        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][14]/D    1
in_clk(R)->in_clk(R)	40.191   */26.372        */0.166         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][9]/D    1
in_clk(R)->in_clk(R)	40.274   */26.374        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][1]/D    1
in_clk(R)->in_clk(R)	40.277   */26.374        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][12]/D    1
in_clk(R)->in_clk(R)	40.209   */26.374        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][31]/D    1
in_clk(R)->in_clk(R)	40.235   */26.374        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][28]/D    1
in_clk(R)->in_clk(R)	40.258   */26.375        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22]/D    1
in_clk(R)->in_clk(R)	40.264   */26.376        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][5]/D    1
in_clk(R)->in_clk(R)	40.274   */26.376        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][3]/D    1
in_clk(R)->in_clk(R)	40.261   */26.377        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][26]/D    1
in_clk(R)->in_clk(R)	40.275   */26.378        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][28]/D    1
in_clk(R)->in_clk(R)	40.208   */26.378        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.254   */26.379        */0.104         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][0]/D    1
in_clk(R)->in_clk(R)	40.144   */26.379        */0.210         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.266   */26.379        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.265   */26.380        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][26]/D    1
in_clk(R)->in_clk(R)	40.280   */26.381        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.268   */26.381        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][22]/D    1
in_clk(R)->in_clk(R)	40.211   */26.381        */0.146         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][31]/D    1
in_clk(R)->in_clk(R)	40.150   */26.382        */0.207         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.217   */26.382        */0.140         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][28]/D    1
in_clk(R)->in_clk(R)	40.272   */26.384        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][25]/D    1
in_clk(R)->in_clk(R)	40.270   */26.387        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26]/D    1
in_clk(R)->in_clk(R)	40.256   */26.389        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][2]/D    1
in_clk(R)->in_clk(R)	40.188   */26.389        */0.174         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.276   */26.390        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][10]/D    1
in_clk(R)->in_clk(R)	40.256   */26.392        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][26]/D    1
in_clk(R)->in_clk(R)	40.160   */26.392        */0.202         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.201   */26.392        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][2]/D    1
in_clk(R)->in_clk(R)	40.262   */26.393        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][29]/D    1
in_clk(R)->in_clk(R)	40.260   */26.393        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][24]/D    1
in_clk(R)->in_clk(R)	40.262   */26.393        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][28]/D    1
in_clk(R)->in_clk(R)	40.265   */26.393        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][25]/D    1
in_clk(R)->in_clk(R)	40.266   */26.394        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][25]/D    1
in_clk(R)->in_clk(R)	40.261   */26.395        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][11]/D    1
in_clk(R)->in_clk(R)	40.271   */26.395        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.256   */26.396        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22]/D    1
in_clk(R)->in_clk(R)	40.190   */26.396        */0.167         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.261   */26.396        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][29]/D    1
in_clk(R)->in_clk(R)	40.255   */26.397        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25]/D    1
in_clk(R)->in_clk(R)	40.267   */26.397        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26]/D    1
in_clk(R)->in_clk(R)	40.263   */26.397        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][2]/D    1
in_clk(R)->in_clk(R)	40.197   */26.400        */0.159         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][28]/D    1
in_clk(R)->in_clk(R)	40.257   */26.401        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][24]/D    1
in_clk(R)->in_clk(R)	40.284   26.402/*        0.079/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.263   */26.403        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.266   */26.403        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][0]/D    1
in_clk(R)->in_clk(R)	40.268   */26.403        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][10]/D    1
in_clk(R)->in_clk(R)	40.267   */26.404        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26]/D    1
in_clk(R)->in_clk(R)	40.275   */26.404        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][10]/D    1
in_clk(R)->in_clk(R)	40.274   */26.405        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][26]/D    1
in_clk(R)->in_clk(R)	40.281   */26.405        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.269   */26.406        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][0]/D    1
in_clk(R)->in_clk(R)	40.221   */26.407        */0.142         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][31]/D    1
in_clk(R)->in_clk(R)	40.215   */26.408        */0.144         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][9]/D    1
in_clk(R)->in_clk(R)	40.266   */26.408        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.258   */26.410        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][10]/D    1
in_clk(R)->in_clk(R)	40.206   */26.411        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.225   */26.412        */0.135         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][11]/D    1
in_clk(R)->in_clk(R)	40.192   */26.412        */0.164         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.192   */26.412        */0.164         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.265   */26.412        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.266   */26.412        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][2]/D    1
in_clk(R)->in_clk(R)	40.263   */26.412        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][26]/D    1
in_clk(R)->in_clk(R)	40.258   */26.414        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][5]/D    1
in_clk(R)->in_clk(R)	40.263   */26.414        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][3]/D    1
in_clk(R)->in_clk(R)	40.258   */26.416        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][26]/D    1
in_clk(R)->in_clk(R)	40.170   */26.416        */0.184         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.263   */26.417        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][2]/D    1
in_clk(R)->in_clk(R)	40.266   */26.417        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][0]/D    1
in_clk(R)->in_clk(R)	40.175   */26.417        */0.182         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.259   */26.417        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][28]/D    1
in_clk(R)->in_clk(R)	40.200   */26.418        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.253   */26.418        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][12]/D    1
in_clk(R)->in_clk(R)	40.271   */26.418        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][2]/D    1
in_clk(R)->in_clk(R)	40.271   */26.419        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.280   */26.419        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][28]/D    1
in_clk(R)->in_clk(R)	40.252   */26.419        */0.105         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][24]/D    1
in_clk(R)->in_clk(R)	40.268   */26.421        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][0]/D    1
in_clk(R)->in_clk(R)	40.267   */26.421        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][29]/D    1
in_clk(R)->in_clk(R)	40.180   */26.422        */0.179         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.276   */26.422        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.257   */26.425        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9]/D    1
in_clk(R)->in_clk(R)	40.282   */26.425        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][19]/D    1
in_clk(R)->in_clk(R)	40.283   */26.426        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][19]/D    1
in_clk(R)->in_clk(R)	40.261   */26.427        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][29]/D    1
in_clk(R)->in_clk(R)	40.246   */26.427        */0.108         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][24]/D    1
in_clk(R)->in_clk(R)	40.268   */26.428        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][3]/D    1
in_clk(R)->in_clk(R)	40.183   */26.428        */0.174         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.269   */26.428        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.184   */26.429        */0.166         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.280   */26.429        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][2]/D    1
in_clk(R)->in_clk(R)	40.276   */26.429        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][10]/D    1
in_clk(R)->in_clk(R)	40.229   */26.431        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][15]/D    1
in_clk(R)->in_clk(R)	40.271   */26.431        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][28]/D    1
in_clk(R)->in_clk(R)	40.262   */26.432        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28]/D    1
in_clk(R)->in_clk(R)	40.266   */26.432        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][11]/D    1
in_clk(R)->in_clk(R)	40.282   */26.433        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19]/D    1
in_clk(R)->in_clk(R)	40.264   */26.434        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][12]/D    1
in_clk(R)->in_clk(R)	40.268   */26.435        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][5]/D    1
in_clk(R)->in_clk(R)	40.263   */26.436        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.272   */26.436        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][24]/D    1
in_clk(R)->in_clk(R)	40.288   */26.437        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28]/D    1
in_clk(R)->in_clk(R)	40.258   */26.437        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][9]/D    1
in_clk(R)->in_clk(R)	40.269   */26.437        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][10]/D    1
in_clk(R)->in_clk(R)	40.269   */26.437        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][2]/D    1
in_clk(R)->in_clk(R)	40.288   */26.437        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][28]/D    1
in_clk(R)->in_clk(R)	40.262   */26.438        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][11]/D    1
in_clk(R)->in_clk(R)	40.261   */26.439        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][9]/D    1
in_clk(R)->in_clk(R)	40.271   */26.439        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][22]/D    1
in_clk(R)->in_clk(R)	40.264   */26.440        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][24]/D    1
in_clk(R)->in_clk(R)	40.232   */26.441        */0.127         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][11]/D    1
in_clk(R)->in_clk(R)	40.264   */26.442        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][24]/D    1
in_clk(R)->in_clk(R)	40.288   */26.443        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][11]/D    1
in_clk(R)->in_clk(R)	40.271   */26.443        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][2]/D    1
in_clk(R)->in_clk(R)	40.262   */26.443        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][11]/D    1
in_clk(R)->in_clk(R)	40.199   */26.444        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.233   */26.444        */0.120         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][3]/D    1
in_clk(R)->in_clk(R)	40.268   */26.445        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][25]/D    1
in_clk(R)->in_clk(R)	40.186   */26.445        */0.173         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][2]/D    1
in_clk(R)->in_clk(R)	40.262   */26.445        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][5]/D    1
in_clk(R)->in_clk(R)	40.276   */26.447        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.269   */26.448        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][19]/D    1
in_clk(R)->in_clk(R)	40.269   */26.449        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][0]/D    1
in_clk(R)->in_clk(R)	40.221   */26.450        */0.133         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][15]/D    1
in_clk(R)->in_clk(R)	40.231   */26.450        */0.122         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][3]/D    1
in_clk(R)->in_clk(R)	40.207   */26.451        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29]/D    1
in_clk(R)->in_clk(R)	40.271   */26.452        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][0]/D    1
in_clk(R)->in_clk(R)	40.185   */26.454        */0.172         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.190   */26.455        */0.167         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.272   */26.456        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][24]/D    1
in_clk(R)->in_clk(R)	40.272   */26.456        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19]/D    1
in_clk(R)->in_clk(R)	40.274   */26.456        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][5]/D    1
in_clk(R)->in_clk(R)	40.261   */26.457        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][9]/D    1
in_clk(R)->in_clk(R)	40.257   */26.457        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][17]/D    1
in_clk(R)->in_clk(R)	40.268   */26.457        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][25]/D    1
in_clk(R)->in_clk(R)	40.273   */26.458        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][19]/D    1
in_clk(R)->in_clk(R)	40.267   */26.458        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][12]/D    1
in_clk(R)->in_clk(R)	40.194   */26.458        */0.141         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.207   */26.460        */0.151         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.258   */26.461        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][17]/D    1
in_clk(R)->in_clk(R)	40.262   */26.464        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][2]/D    1
in_clk(R)->in_clk(R)	40.257   */26.464        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26]/D    1
in_clk(R)->in_clk(R)	40.255   */26.465        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.277   */26.466        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][13]/D    1
in_clk(R)->in_clk(R)	40.267   */26.468        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][12]/D    1
in_clk(R)->in_clk(R)	40.268   */26.468        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][24]/D    1
in_clk(R)->in_clk(R)	40.258   */26.469        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29]/D    1
in_clk(R)->in_clk(R)	40.270   */26.469        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][29]/D    1
in_clk(R)->in_clk(R)	40.200   */26.470        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.279   */26.470        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][11]/D    1
in_clk(R)->in_clk(R)	40.194   */26.470        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.205   */26.470        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.255   */26.470        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][12]/D    1
in_clk(R)->in_clk(R)	40.265   */26.471        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][5]/D    1
in_clk(R)->in_clk(R)	40.263   */26.471        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][22]/D    1
in_clk(R)->in_clk(R)	40.273   */26.471        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][4]/D    1
in_clk(R)->in_clk(R)	40.213   */26.471        */0.142         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.213   */26.471        */0.142         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.272   */26.473        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][25]/D    1
in_clk(R)->in_clk(R)	40.206   */26.473        */0.151         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.255   */26.473        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][12]/D    1
in_clk(R)->in_clk(R)	40.251   */26.474        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][10]/D    1
in_clk(R)->in_clk(R)	40.205   */26.474        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][31]/D    1
in_clk(R)->in_clk(R)	40.275   */26.477        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][9]/D    1
in_clk(R)->in_clk(R)	40.212   */26.477        */0.140         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][2]/D    1
in_clk(R)->in_clk(R)	40.263   */26.477        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][31]/D    1
in_clk(R)->in_clk(R)	40.255   */26.477        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][2]/D    1
in_clk(R)->in_clk(R)	40.256   */26.478        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][30]/D    1
in_clk(R)->in_clk(R)	40.212   */26.479        */0.146         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.282   */26.479        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][2]/D    1
in_clk(R)->in_clk(R)	40.263   */26.479        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][4]/D    1
in_clk(R)->in_clk(R)	40.306   */26.480        */0.063         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.204   */26.481        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.268   */26.481        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][23]/D    1
in_clk(R)->in_clk(R)	40.169   */26.482        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/D    1
in_clk(R)->in_clk(R)	40.255   */26.484        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][15]/D    1
in_clk(R)->in_clk(R)	40.283   */26.484        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][10]/D    1
in_clk(R)->in_clk(R)	40.257   */26.485        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][26]/D    1
in_clk(R)->in_clk(R)	40.187   */26.485        */0.166         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.262   */26.485        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][5]/D    1
in_clk(R)->in_clk(R)	40.237   */26.488        */0.122         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][9]/D    1
in_clk(R)->in_clk(R)	40.199   */26.488        */0.162         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.201   */26.489        */0.157         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][7]/D    1
in_clk(R)->in_clk(R)	40.201   */26.490        */0.161         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.275   */26.493        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][9]/D    1
in_clk(R)->in_clk(R)	40.233   */26.493        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.260   */26.495        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][19]/D    1
in_clk(R)->in_clk(R)	40.235   */26.496        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][13]/D    1
in_clk(R)->in_clk(R)	40.270   */26.496        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.166   */26.496        */0.189         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.168   */26.497        */0.189         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.270   */26.500        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][9]/D    1
in_clk(R)->in_clk(R)	40.190   */26.500        */0.169         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][2]/D    1
in_clk(R)->in_clk(R)	40.273   */26.501        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][24]/D    1
in_clk(R)->in_clk(R)	40.262   */26.502        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][9]/D    1
in_clk(R)->in_clk(R)	40.273   */26.503        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2]/D    1
in_clk(R)->in_clk(R)	40.224   */26.503        */0.132         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][2]/D    1
in_clk(R)->in_clk(R)	40.270   */26.505        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][9]/D    1
in_clk(R)->in_clk(R)	40.234   */26.505        */0.123         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][9]/D    1
in_clk(R)->in_clk(R)	40.267   */26.506        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][9]/D    1
in_clk(R)->in_clk(R)	40.267   */26.507        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][12]/D    1
in_clk(R)->in_clk(R)	40.273   */26.508        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][5]/D    1
in_clk(R)->in_clk(R)	40.263   */26.508        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][4]/D    1
in_clk(R)->in_clk(R)	40.275   */26.509        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28]/D    1
in_clk(R)->in_clk(R)	40.274   */26.510        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][4]/D    1
in_clk(R)->in_clk(R)	40.256   */26.511        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][4]/D    1
in_clk(R)->in_clk(R)	40.257   */26.512        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][5]/D    1
in_clk(R)->in_clk(R)	40.281   */26.514        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.262   */26.514        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][19]/D    1
in_clk(R)->in_clk(R)	40.205   */26.516        */0.150         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.231   */26.516        */0.130         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][12]/D    1
in_clk(R)->in_clk(R)	40.254   */26.517        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][4]/D    1
in_clk(R)->in_clk(R)	40.277   */26.518        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][4]/D    1
in_clk(R)->in_clk(R)	40.268   */26.518        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][31]/D    1
in_clk(R)->in_clk(R)	40.262   */26.518        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][15]/D    1
in_clk(R)->in_clk(R)	40.258   */26.521        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][2]/D    1
in_clk(R)->in_clk(R)	40.262   */26.521        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][11]/D    1
in_clk(R)->in_clk(R)	40.258   */26.521        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][4]/D    1
in_clk(R)->in_clk(R)	40.230   */26.522        */0.123         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][2]/D    1
in_clk(R)->in_clk(R)	40.211   */26.523        */0.138         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.282   */26.525        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][3]/D    1
in_clk(R)->in_clk(R)	40.246   */26.526        */0.110         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][17]/D    1
in_clk(R)->in_clk(R)	40.281   */26.528        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][10]/D    1
in_clk(R)->in_clk(R)	40.255   */26.529        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][16]/D    1
in_clk(R)->in_clk(R)	40.271   */26.530        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][30]/D    1
in_clk(R)->in_clk(R)	40.256   */26.530        */0.104         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][30]/D    1
in_clk(R)->in_clk(R)	40.282   */26.530        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][3]/D    1
in_clk(R)->in_clk(R)	40.262   */26.531        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][5]/D    1
in_clk(R)->in_clk(R)	40.273   */26.531        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][4]/D    1
in_clk(R)->in_clk(R)	40.165   */26.533        */0.192         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.161   */26.534        */0.194         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.175   */26.534        */0.181         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][5]/D    1
in_clk(R)->in_clk(R)	40.223   */26.536        */0.133         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.274   */26.537        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][12]/D    1
in_clk(R)->in_clk(R)	40.178   */26.538        */0.172         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.178   */26.538        */0.172         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.265   */26.539        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][7]/D    1
in_clk(R)->in_clk(R)	40.259   */26.540        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][31]/D    1
in_clk(R)->in_clk(R)	40.267   */26.540        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][30]/D    1
in_clk(R)->in_clk(R)	40.266   */26.540        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][2]/D    1
in_clk(R)->in_clk(R)	40.258   */26.541        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][4]/D    1
in_clk(R)->in_clk(R)	40.272   */26.543        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][17]/D    1
in_clk(R)->in_clk(R)	40.175   */26.543        */0.186         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.261   */26.543        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][16]/D    1
in_clk(R)->in_clk(R)	40.240   */26.546        */0.119         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][14]/D    1
in_clk(R)->in_clk(R)	40.267   */26.546        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.274   */26.547        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][30]/D    1
in_clk(R)->in_clk(R)	40.267   */26.549        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][17]/D    1
in_clk(R)->in_clk(R)	40.268   */26.550        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][9]/D    1
in_clk(R)->in_clk(R)	40.265   */26.550        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.242   */26.551        */0.117         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][6]/D    1
in_clk(R)->in_clk(R)	40.188   */26.551        */0.169         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.272   */26.551        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0]/D    1
in_clk(R)->in_clk(R)	40.255   */26.553        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][4]/D    1
in_clk(R)->in_clk(R)	40.227   */26.553        */0.131         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.264   */26.555        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][17]/D    1
in_clk(R)->in_clk(R)	40.149   */26.555        */0.206         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.251   */26.556        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][4]/D    1
in_clk(R)->in_clk(R)	40.260   */26.557        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][15]/D    1
in_clk(R)->in_clk(R)	40.269   */26.557        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31]/D    1
in_clk(R)->in_clk(R)	40.274   */26.558        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][10]/D    1
in_clk(R)->in_clk(R)	40.153   */26.558        */0.204         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.278   */26.558        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][4]/D    1
in_clk(R)->in_clk(R)	40.256   */26.560        */0.105         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][31]/D    1
in_clk(R)->in_clk(R)	40.259   */26.560        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31]/D    1
in_clk(R)->in_clk(R)	40.272   */26.561        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.280   */26.563        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][31]/D    1
in_clk(R)->in_clk(R)	40.280   */26.566        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.154   */26.566        */0.203         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.269   */26.567        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.150   */26.567        */0.204         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.163   */26.568        */0.199         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.256   */26.570        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][25]/D    1
in_clk(R)->in_clk(R)	40.263   */26.570        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][5]/D    1
in_clk(R)->in_clk(R)	40.273   */26.571        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][30]/D    1
in_clk(R)->in_clk(R)	40.258   */26.572        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][19]/D    1
in_clk(R)->in_clk(R)	40.173   */26.572        */0.177         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.173   */26.572        */0.177         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.197   */26.574        */0.157         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.276   */26.574        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.189   */26.575        */0.169         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][12]/D    1
in_clk(R)->in_clk(R)	40.198   */26.575        */0.157         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.284   */26.575        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.273   */26.576        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][10]/D    1
in_clk(R)->in_clk(R)	40.259   */26.576        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][31]/D    1
in_clk(R)->in_clk(R)	40.165   */26.576        */0.197         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.269   */26.577        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.272   */26.579        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][9]/D    1
in_clk(R)->in_clk(R)	40.261   */26.583        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][19]/D    1
in_clk(R)->in_clk(R)	40.260   */26.583        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][5]/D    1
in_clk(R)->in_clk(R)	40.257   */26.583        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][12]/D    1
in_clk(R)->in_clk(R)	40.254   */26.584        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.271   */26.586        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][30]/D    1
in_clk(R)->in_clk(R)	40.182   */26.586        */0.174         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.255   */26.586        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][25]/D    1
in_clk(R)->in_clk(R)	40.255   */26.587        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29]/D    1
in_clk(R)->in_clk(R)	40.279   */26.587        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][11]/D    1
in_clk(R)->in_clk(R)	40.148   */26.590        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.270   */26.590        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.270   */26.592        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][9]/D    1
in_clk(R)->in_clk(R)	40.264   */26.592        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][5]/D    1
in_clk(R)->in_clk(R)	40.194   */26.593        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.266   */26.594        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][15]/D    1
in_clk(R)->in_clk(R)	40.200   */26.595        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.201   */26.596        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.216   */26.596        */0.139         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.273   */26.596        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][25]/D    1
in_clk(R)->in_clk(R)	40.267   */26.597        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][31]/D    1
in_clk(R)->in_clk(R)	40.265   */26.597        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][19]/D    1
in_clk(R)->in_clk(R)	40.266   */26.598        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][19]/D    1
in_clk(R)->in_clk(R)	40.266   */26.598        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][4]/D    1
in_clk(R)->in_clk(R)	40.271   */26.598        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][30]/D    1
in_clk(R)->in_clk(R)	40.272   */26.599        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.268   */26.601        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4]/D    1
in_clk(R)->in_clk(R)	40.272   */26.601        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][7]/D    1
in_clk(R)->in_clk(R)	40.258   */26.603        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][31]/D    1
in_clk(R)->in_clk(R)	40.270   */26.603        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][30]/D    1
in_clk(R)->in_clk(R)	40.255   */26.603        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][15]/D    1
in_clk(R)->in_clk(R)	40.272   */26.603        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][31]/D    1
in_clk(R)->in_clk(R)	40.269   */26.605        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.262   */26.606        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12]/D    1
in_clk(R)->in_clk(R)	40.271   */26.607        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][23]/D    1
in_clk(R)->in_clk(R)	40.256   */26.608        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.263   */26.608        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][30]/D    1
in_clk(R)->in_clk(R)	40.264   */26.609        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][31]/D    1
in_clk(R)->in_clk(R)	40.259   */26.610        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][15]/D    1
in_clk(R)->in_clk(R)	40.274   */26.611        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][30]/D    1
in_clk(R)->in_clk(R)	40.224   */26.611        */0.130         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][9]/D    1
in_clk(R)->in_clk(R)	40.284   26.611/*        0.079/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.275   */26.611        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][2]/D    1
in_clk(R)->in_clk(R)	40.261   */26.611        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][17]/D    1
in_clk(R)->in_clk(R)	40.258   */26.615        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][5]/D    1
in_clk(R)->in_clk(R)	40.276   */26.615        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.259   */26.616        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][17]/D    1
in_clk(R)->in_clk(R)	40.275   */26.617        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][15]/D    1
in_clk(R)->in_clk(R)	40.274   */26.618        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][30]/D    1
in_clk(R)->in_clk(R)	40.264   */26.618        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][30]/D    1
in_clk(R)->in_clk(R)	40.287   */26.619        */0.070         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.271   */26.620        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.268   */26.620        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][31]/D    1
in_clk(R)->in_clk(R)	40.276   */26.621        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][30]/D    1
in_clk(R)->in_clk(R)	40.262   */26.622        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][6]/D    1
in_clk(R)->in_clk(R)	40.273   */26.623        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][16]/D    1
in_clk(R)->in_clk(R)	40.255   */26.624        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][15]/D    1
in_clk(R)->in_clk(R)	40.266   */26.626        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][5]/D    1
in_clk(R)->in_clk(R)	40.275   */26.626        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][16]/D    1
in_clk(R)->in_clk(R)	40.288   */26.627        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29]/D    1
in_clk(R)->in_clk(R)	40.286   */26.627        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][4]/D    1
in_clk(R)->in_clk(R)	40.193   */26.629        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.255   */26.629        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/D    1
in_clk(R)->in_clk(R)	40.193   */26.629        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.276   */26.629        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][10]/D    1
in_clk(R)->in_clk(R)	40.270   */26.629        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][17]/D    1
in_clk(R)->in_clk(R)	40.205   */26.630        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.205   */26.630        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.250   */26.631        */0.107         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.268   */26.632        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][15]/D    1
in_clk(R)->in_clk(R)	40.268   */26.632        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31]/D    1
in_clk(R)->in_clk(R)	40.276   */26.632        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][30]/D    1
in_clk(R)->in_clk(R)	40.275   */26.633        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][5]/D    1
in_clk(R)->in_clk(R)	40.199   */26.634        */0.158         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.263   */26.635        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.279   */26.637        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][16]/D    1
in_clk(R)->in_clk(R)	40.261   */26.639        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][15]/D    1
in_clk(R)->in_clk(R)	40.258   */26.639        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][27]/D    1
in_clk(R)->in_clk(R)	40.258   */26.640        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.267   */26.642        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.286   */26.644        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][4]/D    1
in_clk(R)->in_clk(R)	40.282   */26.644        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][31]/D    1
in_clk(R)->in_clk(R)	40.270   */26.645        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][15]/D    1
in_clk(R)->in_clk(R)	40.254   */26.645        */0.106         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][2]/D    1
in_clk(R)->in_clk(R)	40.273   */26.646        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][17]/D    1
in_clk(R)->in_clk(R)	40.260   */26.647        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][17]/D    1
in_clk(R)->in_clk(R)	40.203   */26.647        */0.157         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][10]/D    1
in_clk(R)->in_clk(R)	40.256   */26.647        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][15]/D    1
in_clk(R)->in_clk(R)	40.202   */26.648        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.215   */26.648        */0.142         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][7]/D    1
in_clk(R)->in_clk(R)	40.234   */26.650        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.270   */26.651        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][15]/D    1
in_clk(R)->in_clk(R)	40.283   */26.651        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.278   */26.652        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.256   */26.653        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][6]/D    1
in_clk(R)->in_clk(R)	40.277   */26.656        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][4]/D    1
in_clk(R)->in_clk(R)	40.276   */26.657        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][17]/D    1
in_clk(R)->in_clk(R)	40.264   */26.657        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.265   */26.657        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][17]/D    1
in_clk(R)->in_clk(R)	40.274   */26.658        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][4]/D    1
in_clk(R)->in_clk(R)	40.276   */26.658        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][30]/D    1
in_clk(R)->in_clk(R)	40.191   */26.660        */0.145         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.273   */26.664        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/D    1
in_clk(R)->in_clk(R)	40.180   */26.664        */0.179         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.274   */26.664        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][5]/D    1
in_clk(R)->in_clk(R)	40.180   */26.664        */0.179         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.264   */26.664        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15]/D    1
in_clk(R)->in_clk(R)	40.289   */26.667        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/D    1
in_clk(R)->in_clk(R)	40.280   */26.668        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.271   */26.671        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][1]/D    1
in_clk(R)->in_clk(R)	40.269   */26.672        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][29]/D    1
in_clk(R)->in_clk(R)	40.282   */26.673        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.221   26.673/*        0.143/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.257   */26.675        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][7]/D    1
in_clk(R)->in_clk(R)	40.277   */26.675        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][4]/D    1
in_clk(R)->in_clk(R)	40.250   */26.677        */0.110         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.263   */26.678        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.196   */26.681        */0.162         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17]/D    1
in_clk(R)->in_clk(R)	40.264   */26.682        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15]/D    1
in_clk(R)->in_clk(R)	40.266   */26.684        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][17]/D    1
in_clk(R)->in_clk(R)	40.260   */26.688        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.162   */26.690        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.211   */26.690        */0.147         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31]/D    1
in_clk(R)->in_clk(R)	40.162   */26.690        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.280   */26.693        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][4]/D    1
in_clk(R)->in_clk(R)	40.273   */26.695        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][17]/D    1
in_clk(R)->in_clk(R)	40.272   */26.697        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.279   */26.697        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][31]/D    1
in_clk(R)->in_clk(R)	40.259   */26.699        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][6]/D    1
in_clk(R)->in_clk(R)	40.280   */26.700        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.165   */26.701        */0.189         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.290   */26.701        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][9]/D    1
in_clk(R)->in_clk(R)	40.307   */26.702        */0.062         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.171   */26.702        */0.185         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.264   */26.704        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][5]/D    1
in_clk(R)->in_clk(R)	40.281   */26.707        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.269   */26.707        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][20]/D    1
in_clk(R)->in_clk(R)	40.268   */26.714        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20]/D    1
in_clk(R)->in_clk(R)	40.152   */26.717        */0.198         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.276   */26.719        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.271   */26.720        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][20]/D    1
in_clk(R)->in_clk(R)	40.282   */26.720        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.258   */26.723        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23]/D    1
in_clk(R)->in_clk(R)	40.276   */26.725        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][10]/D    1
in_clk(R)->in_clk(R)	40.251   */26.726        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.260   */26.728        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][15]/D    1
in_clk(R)->in_clk(R)	40.278   */26.728        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31]/D    1
in_clk(R)->in_clk(R)	40.161   */26.729        */0.195         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.090   */26.729        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.201   */26.731        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][5]/D    1
in_clk(R)->in_clk(R)	40.167   */26.731        */0.191         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.252   */26.732        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][23]/D    1
in_clk(R)->in_clk(R)	40.091   */26.734        */0.265         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.253   */26.734        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][23]/D    1
in_clk(R)->in_clk(R)	40.237   */26.734        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.265   */26.735        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][31]/D    1
in_clk(R)->in_clk(R)	40.284   */26.735        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][4]/D    1
in_clk(R)->in_clk(R)	40.265   */26.735        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.217   */26.736        */0.140         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.282   */26.737        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.192   */26.738        */0.164         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.266   */26.738        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][14]/D    1
in_clk(R)->in_clk(R)	40.264   */26.739        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23]/D    1
in_clk(R)->in_clk(R)	40.280   */26.739        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.196   */26.740        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.266   */26.740        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.268   */26.742        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][10]/D    1
in_clk(R)->in_clk(R)	40.264   */26.743        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][23]/D    1
in_clk(R)->in_clk(R)	40.264   */26.743        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][10]/D    1
in_clk(R)->in_clk(R)	40.263   */26.744        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][7]/D    1
in_clk(R)->in_clk(R)	40.198   */26.744        */0.151         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.261   */26.744        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15]/D    1
in_clk(R)->in_clk(R)	40.263   */26.745        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23]/D    1
in_clk(R)->in_clk(R)	40.271   */26.748        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][8]/D    1
in_clk(R)->in_clk(R)	40.257   */26.749        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][31]/D    1
in_clk(R)->in_clk(R)	40.269   */26.749        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][6]/D    1
in_clk(R)->in_clk(R)	40.282   */26.749        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][4]/D    1
in_clk(R)->in_clk(R)	40.269   */26.749        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][23]/D    1
in_clk(R)->in_clk(R)	40.269   */26.749        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][13]/D    1
in_clk(R)->in_clk(R)	40.277   */26.750        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18]/D    1
in_clk(R)->in_clk(R)	40.277   */26.750        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][18]/D    1
in_clk(R)->in_clk(R)	40.267   */26.750        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23]/D    1
in_clk(R)->in_clk(R)	40.221   */26.751        */0.136         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.267   */26.752        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][4]/D    1
in_clk(R)->in_clk(R)	40.274   */26.752        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][13]/D    1
in_clk(R)->in_clk(R)	40.264   */26.753        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][10]/D    1
in_clk(R)->in_clk(R)	40.211   */26.753        */0.143         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.269   */26.753        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][23]/D    1
in_clk(R)->in_clk(R)	40.285   */26.753        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.277   */26.753        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][18]/D    1
in_clk(R)->in_clk(R)	40.213   */26.754        */0.144         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.267   */26.755        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][13]/D    1
in_clk(R)->in_clk(R)	40.264   */26.756        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][6]/D    1
in_clk(R)->in_clk(R)	40.259   */26.756        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31]/D    1
in_clk(R)->in_clk(R)	40.257   */26.757        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][6]/D    1
in_clk(R)->in_clk(R)	40.215   */26.757        */0.143         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.209   */26.758        */0.146         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.265   */26.758        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][14]/D    1
in_clk(R)->in_clk(R)	40.267   */26.759        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][6]/D    1
in_clk(R)->in_clk(R)	40.265   */26.760        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][15]/D    1
in_clk(R)->in_clk(R)	40.240   */26.760        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.274   */26.761        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.254   */26.763        */0.104         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.268   */26.764        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][14]/D    1
in_clk(R)->in_clk(R)	40.272   */26.764        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][8]/D    1
in_clk(R)->in_clk(R)	40.259   */26.765        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][18]/D    1
in_clk(R)->in_clk(R)	40.168   */26.766        */0.189         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.268   */26.766        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][7]/D    1
in_clk(R)->in_clk(R)	40.280   */26.768        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.270   */26.768        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][18]/D    1
in_clk(R)->in_clk(R)	40.266   */26.768        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][14]/D    1
in_clk(R)->in_clk(R)	40.254   */26.770        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][31]/D    1
in_clk(R)->in_clk(R)	40.263   */26.770        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][6]/D    1
in_clk(R)->in_clk(R)	40.253   */26.772        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][17]/D    1
in_clk(R)->in_clk(R)	40.175   */26.773        */0.185         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.277   */26.774        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][8]/D    1
in_clk(R)->in_clk(R)	40.262   */26.775        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/D    1
in_clk(R)->in_clk(R)	40.274   */26.776        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][8]/D    1
in_clk(R)->in_clk(R)	40.173   */26.776        */0.184         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.263   */26.776        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18]/D    1
in_clk(R)->in_clk(R)	40.201   */26.777        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][10]/D    1
in_clk(R)->in_clk(R)	40.258   */26.778        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][6]/D    1
in_clk(R)->in_clk(R)	40.166   */26.778        */0.184         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.272   */26.778        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][18]/D    1
in_clk(R)->in_clk(R)	40.166   */26.778        */0.184         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.282   */26.779        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][20]/D    1
in_clk(R)->in_clk(R)	40.274   */26.780        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][18]/D    1
in_clk(R)->in_clk(R)	40.256   */26.781        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][6]/D    1
in_clk(R)->in_clk(R)	40.272   */26.782        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][20]/D    1
in_clk(R)->in_clk(R)	40.283   */26.782        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][20]/D    1
in_clk(R)->in_clk(R)	40.275   */26.784        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.232   */26.784        */0.127         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10]/D    1
in_clk(R)->in_clk(R)	40.259   */26.787        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][15]/D    1
in_clk(R)->in_clk(R)	40.263   */26.789        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.175   */26.790        */0.181         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.286   */26.790        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][20]/D    1
in_clk(R)->in_clk(R)	40.282   */26.791        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.248   */26.792        */0.109         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.273   */26.792        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][20]/D    1
in_clk(R)->in_clk(R)	40.264   */26.794        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][4]/D    1
in_clk(R)->in_clk(R)	40.273   */26.795        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.280   */26.795        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.272   */26.797        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.267   */26.801        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][7]/D    1
in_clk(R)->in_clk(R)	40.178   */26.803        */0.172         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.250   */26.803        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][3]/D    1
in_clk(R)->in_clk(R)	40.223   */26.804        */0.134         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.230   */26.804        */0.124         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.236   */26.805        */0.120         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.275   */26.805        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][20]/D    1
in_clk(R)->in_clk(R)	40.267   */26.806        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][12]/D    1
in_clk(R)->in_clk(R)	40.253   */26.806        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.263   */26.806        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][13]/D    1
in_clk(R)->in_clk(R)	40.251   */26.807        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.267   */26.809        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.267   */26.810        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][7]/D    1
in_clk(R)->in_clk(R)	40.271   */26.812        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][7]/D    1
in_clk(R)->in_clk(R)	40.193   */26.812        */0.162         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.187   */26.813        */0.169         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.259   */26.813        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][3]/D    1
in_clk(R)->in_clk(R)	40.262   */26.813        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][2]/D    1
in_clk(R)->in_clk(R)	40.267   */26.816        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][7]/D    1
in_clk(R)->in_clk(R)	40.265   */26.816        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][6]/D    1
in_clk(R)->in_clk(R)	40.192   */26.817        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.275   */26.819        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][6]/D    1
in_clk(R)->in_clk(R)	40.262   */26.819        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][14]/D    1
in_clk(R)->in_clk(R)	40.165   */26.819        */0.190         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.167   */26.821        */0.190         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.278   */26.821        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][17]/D    1
in_clk(R)->in_clk(R)	40.159   */26.822        */0.196         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.244   */26.822        */0.113         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.159   */26.822        */0.196         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.268   */26.822        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][7]/D    1
in_clk(R)->in_clk(R)	40.268   */26.823        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][5]/D    1
in_clk(R)->in_clk(R)	40.168   */26.824        */0.190         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.273   */26.824        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][6]/D    1
in_clk(R)->in_clk(R)	40.265   */26.827        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][25]/D    1
in_clk(R)->in_clk(R)	40.241   */26.828        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.241   */26.829        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.265   */26.831        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][3]/D    1
in_clk(R)->in_clk(R)	40.260   */26.836        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][18]/D    1
in_clk(R)->in_clk(R)	40.231   */26.837        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.266   */26.837        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.265   */26.838        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26]/D    1
in_clk(R)->in_clk(R)	40.257   26.839/*        0.094/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.273   */26.839        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14]/D    1
in_clk(R)->in_clk(R)	40.282   */26.840        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][18]/D    1
in_clk(R)->in_clk(R)	40.260   */26.841        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.269   */26.841        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][25]/D    1
in_clk(R)->in_clk(R)	40.267   */26.841        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.272   */26.842        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0]/D    1
in_clk(R)->in_clk(R)	40.178   */26.842        */0.178         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.266   */26.846        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][7]/D    1
in_clk(R)->in_clk(R)	40.275   */26.847        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][14]/D    1
in_clk(R)->in_clk(R)	40.263   */26.847        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][26]/D    1
in_clk(R)->in_clk(R)	40.269   */26.850        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][25]/D    1
in_clk(R)->in_clk(R)	40.268   */26.854        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][8]/D    1
in_clk(R)->in_clk(R)	40.274   */26.856        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18]/D    1
in_clk(R)->in_clk(R)	40.167   */26.857        */0.187         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.240   */26.857        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.270   */26.857        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][20]/D    1
in_clk(R)->in_clk(R)	40.169   */26.858        */0.188         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.275   */26.858        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][18]/D    1
in_clk(R)->in_clk(R)	40.199   */26.860        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.171   */26.862        */0.187         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.269   */26.862        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.279   */26.862        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.283   */26.863        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7]/D    1
in_clk(R)->in_clk(R)	40.277   */26.864        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][18]/D    1
in_clk(R)->in_clk(R)	40.285   */26.866        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.206   */26.866        */0.144         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.252   */26.866        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][2]/D    1
in_clk(R)->in_clk(R)	40.267   */26.867        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][25]/D    1
in_clk(R)->in_clk(R)	40.203   */26.869        */0.151         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.266   */26.877        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][11]/D    1
in_clk(R)->in_clk(R)	40.152   */26.877        */0.203         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.153   */26.878        */0.203         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.252   */26.879        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.252   */26.879        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.288   26.880/*        0.076/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.217   */26.880        */0.139         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.246   */26.884        */0.108         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25]/D    1
in_clk(R)->in_clk(R)	40.266   */26.884        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22]/D    1
in_clk(R)->in_clk(R)	40.274   */26.884        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][15]/D    1
in_clk(R)->in_clk(R)	40.219   */26.884        */0.143         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.276   */26.885        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][20]/D    1
in_clk(R)->in_clk(R)	40.258   */26.886        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][6]/D    1
in_clk(R)->in_clk(R)	40.257   */26.887        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][25]/D    1
in_clk(R)->in_clk(R)	40.261   */26.890        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0]/D    1
in_clk(R)->in_clk(R)	40.222   */26.891        */0.134         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.275   */26.892        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28]/D    1
in_clk(R)->in_clk(R)	40.266   */26.893        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][4]/D    1
in_clk(R)->in_clk(R)	40.267   */26.894        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][11]/D    1
in_clk(R)->in_clk(R)	40.266   */26.894        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12]/D    1
in_clk(R)->in_clk(R)	40.258   */26.895        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14]/D    1
in_clk(R)->in_clk(R)	40.269   */26.897        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][22]/D    1
in_clk(R)->in_clk(R)	40.266   */26.897        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][12]/D    1
in_clk(R)->in_clk(R)	40.171   */26.899        */0.185         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.266   */26.901        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][4]/D    1
in_clk(R)->in_clk(R)	40.282   */26.901        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][5]/D    1
in_clk(R)->in_clk(R)	40.264   */26.902        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.252   */26.904        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][25]/D    1
in_clk(R)->in_clk(R)	40.268   */26.905        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.269   */26.908        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][12]/D    1
in_clk(R)->in_clk(R)	40.252   */26.910        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][15]/D    1
in_clk(R)->in_clk(R)	40.240   */26.913        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.266   */26.914        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][14]/D    1
in_clk(R)->in_clk(R)	40.198   */26.921        */0.160         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][7]/D    1
in_clk(R)->in_clk(R)	40.267   */26.926        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14]/D    1
in_clk(R)->in_clk(R)	40.264   */26.929        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5]/D    1
in_clk(R)->in_clk(R)	40.275   */26.930        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][8]/D    1
in_clk(R)->in_clk(R)	40.280   */26.931        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.269   */26.931        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][8]/D    1
in_clk(R)->in_clk(R)	40.247   */26.931        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.265   */26.934        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][8]/D    1
in_clk(R)->in_clk(R)	40.266   */26.940        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][25]/D    1
in_clk(R)->in_clk(R)	40.259   */26.940        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.278   */26.940        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14]/D    1
in_clk(R)->in_clk(R)	40.102   */26.941        */0.252         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.274   */26.944        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][8]/D    1
in_clk(R)->in_clk(R)	40.265   */26.946        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][7]/D    1
in_clk(R)->in_clk(R)	40.257   */26.950        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.255   */26.951        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][6]/D    1
in_clk(R)->in_clk(R)	40.250   */26.954        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.263   */26.955        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][22]/D    1
in_clk(R)->in_clk(R)	40.261   */26.956        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5]/D    1
in_clk(R)->in_clk(R)	40.254   */26.961        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.260   */26.962        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][29]/D    1
in_clk(R)->in_clk(R)	40.267   */26.963        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.248   */26.969        */0.106         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][12]/D    1
in_clk(R)->in_clk(R)	40.258   */26.969        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.269   */26.971        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][9]/D    1
in_clk(R)->in_clk(R)	40.271   */26.975        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][9]/D    1
in_clk(R)->in_clk(R)	40.262   */26.979        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][0]/D    1
in_clk(R)->in_clk(R)	40.276   */26.979        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.266   */26.981        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][12]/D    1
in_clk(R)->in_clk(R)	40.262   */26.988        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][12]/D    1
in_clk(R)->in_clk(R)	40.271   */26.989        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24]/D    1
in_clk(R)->in_clk(R)	40.283   */26.993        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][24]/D    1
in_clk(R)->in_clk(R)	40.283   */26.996        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][24]/D    1
in_clk(R)->in_clk(R)	40.283   */26.997        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][6]/D    1
in_clk(R)->in_clk(R)	40.239   */26.998        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.255   */26.999        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.263   */26.999        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.279   */27.000        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.256   */27.005        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][31]/D    1
in_clk(R)->in_clk(R)	40.262   */27.006        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.275   */27.008        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.271   */27.008        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.269   */27.009        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][24]/D    1
in_clk(R)->in_clk(R)	40.238   */27.009        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.248   */27.010        */0.108         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][12]/D    1
in_clk(R)->in_clk(R)	40.240   */27.016        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.260   */27.020        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][10]/D    1
in_clk(R)->in_clk(R)	40.266   */27.022        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][17]/D    1
in_clk(R)->in_clk(R)	40.264   */27.022        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.264   */27.024        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.258   */27.028        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.247   */27.029        */0.107         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][29]/D    1
in_clk(R)->in_clk(R)	40.276   */27.030        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.260   */27.031        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.258   */27.035        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][10]/D    1
in_clk(R)->in_clk(R)	40.267   */27.036        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.258   */27.037        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][7]/D    1
in_clk(R)->in_clk(R)	40.256   */27.037        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][11]/D    1
in_clk(R)->in_clk(R)	40.263   */27.038        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.260   */27.039        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][28]/D    1
in_clk(R)->in_clk(R)	40.265   */27.039        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][10]/D    1
in_clk(R)->in_clk(R)	40.283   */27.042        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.272   */27.044        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][24]/D    1
in_clk(R)->in_clk(R)	40.267   */27.046        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.264   */27.046        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29]/D    1
in_clk(R)->in_clk(R)	40.253   */27.046        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24]/D    1
in_clk(R)->in_clk(R)	40.264   */27.054        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.267   */27.055        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][12]/D    1
in_clk(R)->in_clk(R)	40.264   */27.055        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.267   */27.057        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][29]/D    1
in_clk(R)->in_clk(R)	40.270   */27.057        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][9]/D    1
in_clk(R)->in_clk(R)	40.263   */27.060        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24]/D    1
in_clk(R)->in_clk(R)	40.263   */27.060        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.279   */27.063        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][30]/D    1
in_clk(R)->in_clk(R)	40.245   */27.067        */0.106         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.245   */27.069        */0.110         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.261   */27.069        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.267   */27.072        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][5]/D    1
in_clk(R)->in_clk(R)	40.272   */27.073        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.273   */27.074        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][24]/D    1
in_clk(R)->in_clk(R)	40.281   */27.075        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][7]/D    1
in_clk(R)->in_clk(R)	40.284   */27.075        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][5]/D    1
in_clk(R)->in_clk(R)	40.273   */27.075        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24]/D    1
in_clk(R)->in_clk(R)	40.274   */27.075        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24]/D    1
in_clk(R)->in_clk(R)	40.271   */27.078        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.249   */27.082        */0.106         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][10]/D    1
in_clk(R)->in_clk(R)	40.246   */27.084        */0.108         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][10]/D    1
in_clk(R)->in_clk(R)	40.274   */27.086        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24]/D    1
in_clk(R)->in_clk(R)	40.281   27.086/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.262   */27.087        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.278   */27.090        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.256   */27.097        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.258   */27.101        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.269   */27.101        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.245   */27.101        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.268   */27.104        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][9]/D    1
in_clk(R)->in_clk(R)	40.268   */27.107        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][5]/D    1
in_clk(R)->in_clk(R)	40.255   */27.110        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][10]/D    1
in_clk(R)->in_clk(R)	40.258   */27.117        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][30]/D    1
in_clk(R)->in_clk(R)	40.234   */27.117        */0.118         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][6]/D    1
in_clk(R)->in_clk(R)	40.265   */27.117        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][7]/D    1
in_clk(R)->in_clk(R)	40.271   27.124/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]/D    1
in_clk(R)->in_clk(R)	40.260   */27.125        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][10]/D    1
in_clk(R)->in_clk(R)	40.265   */27.126        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.259   */27.129        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.279   */27.129        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.252   */27.132        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][24]/D    1
in_clk(R)->in_clk(R)	40.264   */27.137        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][30]/D    1
in_clk(R)->in_clk(R)	40.266   */27.141        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.267   */27.146        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][30]/D    1
in_clk(R)->in_clk(R)	40.269   */27.146        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30]/D    1
in_clk(R)->in_clk(R)	40.270   */27.148        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.271   */27.149        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][30]/D    1
in_clk(R)->in_clk(R)	40.274   */27.150        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][15]/D    1
in_clk(R)->in_clk(R)	40.266   */27.177        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][17]/D    1
in_clk(R)->in_clk(R)	40.260   */27.188        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.286   */27.188        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.256   */27.190        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.259   */27.191        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.256   */27.192        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][30]/D    1
in_clk(R)->in_clk(R)	40.256   */27.192        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][30]/D    1
in_clk(R)->in_clk(R)	40.268   */27.201        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][17]/D    1
in_clk(R)->in_clk(R)	40.261   */27.205        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][30]/D    1
in_clk(R)->in_clk(R)	40.263   */27.205        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.255   */27.206        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][30]/D    1
in_clk(R)->in_clk(R)	40.255   */27.208        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][15]/D    1
in_clk(R)->in_clk(R)	40.274   */27.208        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][17]/D    1
in_clk(R)->in_clk(R)	40.267   */27.210        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.263   */27.211        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.271   */27.212        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17]/D    1
in_clk(R)->in_clk(R)	40.262   */27.214        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][30]/D    1
in_clk(R)->in_clk(R)	40.274   */27.216        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][17]/D    1
in_clk(R)->in_clk(R)	40.263   */27.222        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][30]/D    1
in_clk(R)->in_clk(R)	40.268   */27.225        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][30]/D    1
in_clk(R)->in_clk(R)	40.268   */27.232        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.267   */27.234        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][6]/D    1
in_clk(R)->in_clk(R)	40.274   */27.238        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][15]/D    1
in_clk(R)->in_clk(R)	40.275   */27.240        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][15]/D    1
in_clk(R)->in_clk(R)	40.265   */27.240        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][7]/D    1
in_clk(R)->in_clk(R)	40.260   */27.247        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][17]/D    1
in_clk(R)->in_clk(R)	40.271   27.259/*        0.085/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]/D    1
in_clk(R)->in_clk(R)	40.246   */27.259        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.258   */27.261        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.272   27.261/*        0.084/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.269   */27.277        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][17]/D    1
in_clk(R)->in_clk(R)	40.272   */27.278        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][17]/D    1
in_clk(R)->in_clk(R)	40.275   */27.284        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][17]/D    1
in_clk(R)->in_clk(R)	40.278   */27.291        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.268   27.294/*        0.087/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]/D    1
in_clk(R)->in_clk(R)	40.281   */27.297        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][6]/D    1
in_clk(R)->in_clk(R)	40.266   */27.297        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.282   */27.315        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][6]/D    1
in_clk(R)->in_clk(R)	40.261   */27.317        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.258   */27.317        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.274   */27.317        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.274   */27.320        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.259   */27.321        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.282   */27.321        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][6]/D    1
in_clk(R)->in_clk(R)	40.272   27.329/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]/D    1
in_clk(R)->in_clk(R)	40.283   27.329/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/D    1
in_clk(R)->in_clk(R)	40.277   */27.331        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][7]/D    1
in_clk(R)->in_clk(R)	40.276   */27.333        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][7]/D    1
in_clk(R)->in_clk(R)	40.282   27.334/*        0.072/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]/D    1
in_clk(R)->in_clk(R)	40.257   */27.338        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17]/D    1
in_clk(R)->in_clk(R)	40.273   27.344/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]/D    1
in_clk(R)->in_clk(R)	40.267   27.357/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.258   */27.358        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.267   */27.359        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][7]/D    1
in_clk(R)->in_clk(R)	40.276   */27.361        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.258   */27.364        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.262   */27.366        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.281   27.368/*        0.081/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]/D    1
in_clk(R)->in_clk(R)	40.282   */27.369        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][6]/D    1
in_clk(R)->in_clk(R)	40.282   */27.375        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][6]/D    1
in_clk(R)->in_clk(R)	40.262   */27.379        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.268   */27.380        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.269   */27.381        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.278   */27.384        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.269   */27.385        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.272   */27.390        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.271   */27.403        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][6]/D    1
in_clk(R)->in_clk(R)	40.272   */27.404        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6]/D    1
in_clk(R)->in_clk(R)	40.266   */27.410        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.273   */27.415        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][6]/D    1
in_clk(R)->in_clk(R)	40.265   */27.417        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.275   */27.418        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6]/D    1
in_clk(R)->in_clk(R)	40.265   */27.419        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][7]/D    1
in_clk(R)->in_clk(R)	40.258   */27.430        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.268   */27.438        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.239   */27.444        */0.104         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.265   */27.444        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.259   */27.444        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.255   */27.451        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.265   */27.453        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.274   */27.456        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	40.277   27.459/*        0.085/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]/D    1
in_clk(R)->in_clk(R)	40.258   27.465/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.263   */27.481        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.246   27.482/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.286   27.485/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.260   */27.487        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.252   */27.487        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.260   */27.488        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7]/D    1
in_clk(R)->in_clk(R)	40.261   */27.488        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.252   */27.488        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][7]/D    1
in_clk(R)->in_clk(R)	40.271   27.493/*        0.085/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]/D    1
in_clk(R)->in_clk(R)	40.259   */27.495        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.260   */27.496        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7]/D    1
in_clk(R)->in_clk(R)	40.255   */27.496        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/D    1
in_clk(R)->in_clk(R)	40.259   */27.496        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.266   */27.502        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][7]/D    1
in_clk(R)->in_clk(R)	40.274   27.502/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	40.264   */27.503        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.254   */27.505        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.270   */27.507        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.251   */27.508        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.262   */27.509        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.270   */27.512        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.261   */27.513        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.248   */27.519        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.270   */27.520        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.276   */27.521        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.271   */27.521        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.272   27.522/*        0.084/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D    1
in_clk(R)->in_clk(R)	40.269   27.526/*        0.086/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]/D    1
in_clk(R)->in_clk(R)	40.271   27.535/*        0.084/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.270   27.536/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.270   27.538/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.259   27.542/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.260   */27.556        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.282   */27.572        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.263   27.614/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.277   27.621/*        0.085/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]/D    1
in_clk(R)->in_clk(R)	40.257   */27.627        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.269   27.650/*        0.086/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]/D    1
in_clk(R)->in_clk(R)	40.286   27.652/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.291   27.659/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.298   27.696/*        0.066/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.257   */27.698        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.266   27.698/*        0.086/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.255   27.701/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.265   27.704/*        0.087/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.286   27.720/*        0.077/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.278   27.722/*        0.075/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.264   */27.728        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.258   */27.733        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.265   */27.735        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.258   */27.736        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.286   */27.740        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.280   */27.750        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.279   27.751/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.246   */27.777        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.261   */27.790        */0.103         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	40.265   */27.792        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.262   */27.796        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.255   */27.796        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.258   */27.805        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.258   */27.807        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.256   */27.808        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.257   */27.808        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.258   */27.812        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.280   */27.841        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/D    1
in_clk(R)->in_clk(R)	40.287   */27.843        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/D    1
in_clk(R)->in_clk(R)	40.271   */27.868        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]/D    1
in_clk(R)->in_clk(R)	40.260   */27.891        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.280   */27.904        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.258   */27.919        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]/D    1
in_clk(R)->in_clk(R)	40.271   */27.919        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]/D    1
in_clk(R)->in_clk(R)	40.261   */27.934        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	40.262   */27.934        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]/D    1
in_clk(R)->in_clk(R)	40.274   */27.937        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]/D    1
in_clk(R)->in_clk(R)	40.274   */27.938        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]/D    1
in_clk(R)->in_clk(R)	40.274   */27.953        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]/D    1
in_clk(R)->in_clk(R)	40.260   */27.983        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]/D    1
in_clk(R)->in_clk(R)	40.271   */28.000        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]/D    1
in_clk(R)->in_clk(R)	40.276   */28.014        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]/D    1
in_clk(R)->in_clk(R)	40.270   */28.015        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]/D    1
in_clk(R)->in_clk(R)	40.289   28.138/*        0.074/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.261   28.277/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.032   28.301/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.033   28.301/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.033   28.301/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.033   28.301/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.032   28.301/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.018   28.307/*        0.316/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.019   28.307/*        0.316/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.043   28.314/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.043   28.314/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.044   28.314/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.043   28.315/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.043   28.315/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.045   28.318/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.044   28.319/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.045   28.320/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.051   28.321/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.053   28.322/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.053   28.322/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.053   28.322/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.052   28.322/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.053   28.322/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.053   28.322/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.045   28.333/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.045   28.334/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.045   28.334/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.060   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.060   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.060   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.060   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.060   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.060   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.060   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.059   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.060   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.060   28.346/*        0.298/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.059   28.349/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.059   28.350/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.060   28.351/*        0.296/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.060   28.353/*        0.296/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.066   28.354/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.066   28.354/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.066   28.354/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.066   28.354/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.066   28.354/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.061   28.358/*        0.294/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.071   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.071   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.071   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.071   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.071   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.071   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.071   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.070   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.070   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.070   28.359/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.070   28.360/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.252   28.397/*        0.100/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]/D    1
in_clk(R)->in_clk(R)	39.931   28.404/*        0.397/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.931   28.404/*        0.397/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.967   28.410/*        0.378/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	39.967   28.410/*        0.378/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	39.967   28.410/*        0.378/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	39.968   28.411/*        0.378/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	39.968   28.411/*        0.378/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	39.968   28.412/*        0.378/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	39.968   28.412/*        0.378/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.262   28.419/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.052   28.423/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.058   28.429/*        0.301/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.058   28.430/*        0.301/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.058   28.430/*        0.301/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.061   28.433/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.056   28.433/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.056   28.433/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.056   28.433/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.056   28.433/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.056   28.433/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.056   28.433/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.056   28.433/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.060   28.433/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.056   28.433/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.056   28.434/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.062   28.434/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.062   28.434/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.056   28.434/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.055   28.434/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.062   28.434/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.062   28.434/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.062   28.435/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.061   28.435/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.061   28.435/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.060   28.435/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.060   28.435/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.057   28.435/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.061   28.436/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.057   28.436/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.060   28.436/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.062   28.436/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.062   28.436/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.057   28.436/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.057   28.437/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.057   28.437/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.058   28.438/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.058   28.438/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.058   28.438/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	39.970   28.442/*        0.381/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	39.997   28.444/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.000   28.444/*        0.365/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	39.972   28.445/*        0.378/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.000   28.445/*        0.365/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.000   28.445/*        0.365/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.001   28.447/*        0.365/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	39.977   28.449/*        0.377/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.982   28.454/*        0.374/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.983   28.454/*        0.374/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	39.983   28.454/*        0.374/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.268   28.460/*        0.080/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	39.987   28.461/*        0.369/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	39.987   28.461/*        0.369/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	39.987   28.461/*        0.369/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	39.987   28.461/*        0.369/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.003   28.516/*        0.350/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.288   */28.517        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.006   28.518/*        0.350/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.006   28.518/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.006   28.518/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.006   28.518/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.006   28.518/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.006   28.518/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.017   28.529/*        0.345/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.017   28.530/*        0.345/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.016   28.531/*        0.345/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.287   */28.545        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/D    1
in_clk(R)->in_clk(R)	40.268   28.554/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	40.043   28.574/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.044   28.575/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.044   28.575/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.044   28.576/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.045   28.576/*        0.309/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.045   28.578/*        0.309/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.046   28.579/*        0.309/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.049   28.580/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.045   28.580/*        0.309/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.045   28.580/*        0.309/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.046   28.581/*        0.309/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.046   28.582/*        0.309/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.053   28.590/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.053   28.590/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.053   28.591/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.053   28.592/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.054   28.593/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.066   28.597/*        0.296/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.066   28.597/*        0.296/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.066   28.597/*        0.296/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.298   28.603/*        0.071/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_req_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.004   28.627/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.004   28.627/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.005   28.628/*        0.349/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.059   28.668/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.059   28.668/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.059   28.668/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.059   28.668/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.059   28.669/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.058   28.669/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.060   28.670/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.060   28.671/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.060   28.671/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.059   28.671/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.060   28.671/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.059   28.672/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.059   28.672/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	39.981   28.681/*        0.373/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	39.981   28.681/*        0.373/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	39.981   28.681/*        0.373/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.303   28.682/*        0.066/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/branch_in_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.074   28.684/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.074   28.684/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.075   28.685/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.075   28.685/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.075   28.685/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.074   28.685/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	39.987   28.686/*        0.368/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	39.988   28.688/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.988   28.689/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.988   28.689/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.988   28.689/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.988   28.690/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	39.988   28.690/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.988   28.690/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.988   28.690/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	39.960   28.749/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	39.960   28.749/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	39.959   28.749/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.960   28.749/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	39.959   28.749/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.960   28.749/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	39.959   28.749/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.959   28.749/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	39.959   28.750/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	39.959   28.750/*        0.396/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.016   28.755/*        0.348/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.967   28.756/*        0.390/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.968   28.758/*        0.382/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	39.963   28.758/*        0.392/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	39.975   28.768/*        0.387/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.974   28.769/*        0.387/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.277   28.771/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.287   28.775/*        0.077/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.290   28.806/*        0.075/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.278   */28.820        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_we_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.030   28.868/*        0.339/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	40.030   28.868/*        0.339/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.030   28.868/*        0.339/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.030   28.868/*        0.339/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	40.287   28.881/*        0.077/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.054   28.883/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.054   28.884/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.054   28.884/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.054   28.884/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.054   28.884/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.054   28.884/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.053   28.884/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.053   28.884/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.053   28.885/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.297   28.889/*        0.069/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.065   28.896/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.299   28.901/*        0.066/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.302   28.907/*        0.064/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.065   28.919/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/TE    1
in_clk(R)->in_clk(R)	40.024   28.929/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.024   28.929/*        0.311/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.067   28.963/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	40.065   28.966/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.065   28.967/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.065   28.967/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.065   28.967/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.064   28.967/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.064   28.967/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.064   28.968/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.068   28.969/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.069   28.970/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.069   28.970/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.070   28.970/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.064   28.971/*        0.292/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.070   28.971/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.070   28.971/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.071   28.971/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.071   28.972/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.037   */28.973        */0.318         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.037   */28.973        */0.318         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.038   */28.973        */0.318         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.038   */28.973        */0.318         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.038   */28.974        */0.318         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.289   28.981/*        0.076/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.303   */28.981        */0.061         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_en_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.060   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.060   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.060   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.060   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.060   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.060   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.060   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.061   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.061   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.061   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.061   28.981/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.059   28.982/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.059   28.982/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.064   28.987/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.064   28.988/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.064   28.988/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.065   28.988/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.064   28.989/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.064   28.990/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.297   29.003/*        0.068/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.297   29.005/*        0.068/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.303   */29.005        */0.062         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_we_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.238   29.034/*        0.125/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.300   */29.041        */0.067         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.303   */29.046        */0.065         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.047   29.065/*        0.308/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.047   29.065/*        0.308/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.048   29.065/*        0.308/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.048   29.065/*        0.308/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.053   29.065/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.048   29.065/*        0.308/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.066   29.066/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.054   29.066/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.066   29.066/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.066   29.066/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.054   29.066/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.066   29.066/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.066   29.067/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.054   29.067/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.066   29.067/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.054   29.067/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.054   29.067/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.054   29.067/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.066   29.067/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.055   29.068/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.054   29.068/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.054   29.068/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.054   29.068/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.054   29.068/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.055   29.068/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.054   29.068/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.054   29.068/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.054   29.068/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.068   29.070/*        0.288/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.068   29.070/*        0.288/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.068   29.070/*        0.288/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.068   29.071/*        0.288/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.068   29.072/*        0.288/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.068   29.073/*        0.288/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.068   29.074/*        0.288/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.068   29.075/*        0.288/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.065   29.078/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.065   29.080/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.064   29.080/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.275   29.098/*        0.035/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.275   29.098/*        0.035/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.275   29.099/*        0.035/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.277   29.099/*        0.033/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.277   29.099/*        0.033/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.277   29.100/*        0.033/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.277   29.100/*        0.033/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.277   29.100/*        0.032/*         top_inst_core_region_i/instr_mem/is_boot_q_reg/RN    1
in_clk(R)->in_clk(R)	40.277   29.100/*        0.033/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.277   29.101/*        0.033/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.277   29.101/*        0.033/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.059   29.126/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.059   29.129/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.059   29.130/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.059   29.130/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.059   29.130/*        0.291/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.074   29.141/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.074   29.141/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.074   29.141/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.074   29.141/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.074   29.141/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.074   29.141/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.075   29.141/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.075   29.142/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.075   29.142/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.074   29.142/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.074   29.142/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.074   29.142/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.074   29.142/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.075   29.142/*        0.284/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.043   29.153/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.043   29.153/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.042   29.153/*        0.307/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.044   29.153/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.044   29.153/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.048   29.158/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.049   29.159/*        0.301/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	39.967   29.160/*        0.391/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	40.048   29.162/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.047   29.163/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.049   29.164/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.049   29.164/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.034   29.165/*        0.323/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.034   29.165/*        0.323/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.035   29.166/*        0.323/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.025   29.166/*        0.335/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.049   29.167/*        0.299/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.026   29.168/*        0.335/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.334   29.168/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/RN    1
in_clk(R)->in_clk(R)	40.027   29.168/*        0.335/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.027   29.168/*        0.335/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.334   29.168/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/RN    1
in_clk(R)->in_clk(R)	40.334   29.169/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	40.334   29.169/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	40.027   29.169/*        0.335/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.027   29.169/*        0.335/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.334   29.171/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/RN    1
in_clk(R)->in_clk(R)	40.062   29.172/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.062   29.172/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.062   29.172/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.061   29.173/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.061   29.173/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.061   29.173/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.062   29.173/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.062   29.173/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.349   29.182/*        0.011/*         top_inst_peripherals_i/apb_uart_i/SOUT_reg/SN    1
in_clk(R)->in_clk(R)	39.995   29.189/*        0.374/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	40.047   29.190/*        0.317/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.048   29.191/*        0.317/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	40.048   29.191/*        0.317/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.990   29.205/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	39.989   29.206/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.991   29.206/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.990   29.206/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.991   29.206/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	39.991   29.206/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	39.991   29.207/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.272   29.210/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_carry_q_reg/D    1
in_clk(R)->in_clk(R)	39.998   29.213/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	39.998   29.213/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	39.999   29.214/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	39.999   29.214/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	39.999   29.214/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.999   29.214/*        0.351/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.049   29.225/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.049   29.225/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.049   29.225/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.049   29.225/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.049   29.225/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.049   29.226/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.049   29.226/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.049   29.226/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.049   29.227/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.049   29.228/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.049   29.228/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.049   29.228/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.049   29.228/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.024   29.228/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.024   29.228/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.049   29.229/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.049   29.229/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.049   29.229/*        0.305/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.312   29.232/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	40.312   29.233/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	40.312   29.233/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/RN    1
in_clk(R)->in_clk(R)	40.312   29.233/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/RN    1
in_clk(R)->in_clk(R)	40.317   29.238/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/RN    1
in_clk(R)->in_clk(R)	40.057   29.247/*        0.292/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.058   29.248/*        0.292/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.060   29.248/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.060   29.248/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.059   29.248/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.060   29.248/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.072   29.248/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.072   29.249/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.072   29.249/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.072   29.249/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.060   29.250/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.340   29.261/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/RN    1
in_clk(R)->in_clk(R)	40.341   29.261/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	40.341   29.261/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	40.341   29.261/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	40.340   29.261/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/RN    1
in_clk(R)->in_clk(R)	40.341   29.262/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/RN    1
in_clk(R)->in_clk(R)	40.341   29.262/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	40.341   29.262/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/RN    1
in_clk(R)->in_clk(R)	40.341   29.262/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/RN    1
in_clk(R)->in_clk(R)	40.060   29.262/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.340   29.262/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	40.340   29.262/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	40.060   29.263/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.061   29.263/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.061   29.263/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.061   29.263/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.060   29.263/*        0.290/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.348   29.268/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	40.348   29.268/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	40.348   29.269/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/RN    1
in_clk(R)->in_clk(R)	40.085   29.272/*        0.279/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.085   29.272/*        0.279/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.086   29.272/*        0.279/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.068   29.272/*        0.286/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.024   29.273/*        0.330/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.085   29.273/*        0.279/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.086   29.273/*        0.277/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.085   29.273/*        0.279/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.087   29.273/*        0.277/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.087   29.274/*        0.277/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.087   29.274/*        0.277/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.087   29.274/*        0.277/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.088   29.274/*        0.277/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.087   29.275/*        0.277/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.087   29.277/*        0.277/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/TE    1
in_clk(R)->in_clk(R)	40.032   29.280/*        0.326/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.281   29.313/*        0.069/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	40.281   29.313/*        0.069/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	39.987   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	39.988   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	39.988   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	39.988   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.988   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.988   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	39.988   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.300   29.332/*        0.059/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/RN    1
in_clk(R)->in_clk(R)	39.987   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.987   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	39.988   29.332/*        0.370/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.301   29.333/*        0.059/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/RN    1
in_clk(R)->in_clk(R)	40.301   29.333/*        0.059/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	40.051   29.333/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.051   29.333/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.051   29.333/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.051   29.333/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.051   29.334/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.050   29.335/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.053   29.336/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.053   29.336/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.053   29.337/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/TE    1
in_clk(R)->in_clk(R)	40.053   29.337/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.053   29.337/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.053   29.337/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.053   29.337/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.994   29.341/*        0.362/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.994   29.341/*        0.362/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.310   29.342/*        0.055/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	40.310   29.342/*        0.055/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	40.311   29.342/*        0.055/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	40.054   29.348/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.318   29.350/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	40.318   29.350/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	40.060   29.351/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.311   29.351/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.311   29.351/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.311   29.351/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.061   29.355/*        0.297/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.333   29.372/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.333   29.372/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.332   29.373/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.333   29.373/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.334   29.374/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	40.334   29.374/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	40.335   29.375/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	40.335   29.376/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.335   29.376/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	40.335   29.376/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/RN    1
in_clk(R)->in_clk(R)	40.337   29.376/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.340   29.380/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.340   29.381/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.321   29.416/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/RN    1
in_clk(R)->in_clk(R)	40.321   29.416/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	40.321   29.416/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	40.321   29.416/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	40.321   29.416/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/RN    1
in_clk(R)->in_clk(R)	40.325   29.420/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	40.325   29.420/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	40.325   29.420/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	40.325   29.420/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	40.325   29.420/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	40.325   29.421/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/RN    1
in_clk(R)->in_clk(R)	40.325   29.421/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	40.325   29.421/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	40.314   29.434/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.019   29.442/*        0.348/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	40.074   29.445/*        0.282/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/TE    1
in_clk(R)->in_clk(R)	40.328   29.447/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.330   29.448/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.330   29.448/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.330   29.448/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/RN    1
in_clk(R)->in_clk(R)	40.330   29.449/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	40.330   29.449/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	40.330   29.449/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.330   29.449/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/RN    1
in_clk(R)->in_clk(R)	40.330   29.449/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.330   29.449/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/RN    1
in_clk(R)->in_clk(R)	40.330   29.449/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/RN    1
in_clk(R)->in_clk(R)	40.331   29.450/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.331   29.451/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.331   29.451/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	40.328   29.451/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.328   29.452/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.328   29.452/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.328   29.452/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.328   29.453/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	40.327   29.453/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/RN    1
in_clk(R)->in_clk(R)	40.328   29.453/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	40.334   29.457/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	40.336   29.460/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.336   29.460/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.336   29.462/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.345   29.463/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	40.345   29.464/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	40.345   29.464/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	40.345   29.464/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.300   29.468/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	40.300   29.469/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	40.300   29.469/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	40.350   29.473/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/RN    1
in_clk(R)->in_clk(R)	40.350   29.473/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.350   29.473/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.351   29.474/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.352   29.476/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.313   29.479/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/RN    1
in_clk(R)->in_clk(R)	40.313   29.479/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/RN    1
in_clk(R)->in_clk(R)	40.313   29.480/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/RN    1
in_clk(R)->in_clk(R)	40.313   29.480/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/RN    1
in_clk(R)->in_clk(R)	40.313   29.480/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	40.314   29.480/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	40.318   29.485/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/RN    1
in_clk(R)->in_clk(R)	40.318   29.485/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/RN    1
in_clk(R)->in_clk(R)	40.318   29.485/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/RN    1
in_clk(R)->in_clk(R)	40.318   29.485/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	40.318   29.485/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/RN    1
in_clk(R)->in_clk(R)	40.318   29.485/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/RN    1
in_clk(R)->in_clk(R)	40.318   29.486/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/RN    1
in_clk(R)->in_clk(R)	40.318   29.486/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/RN    1
in_clk(R)->in_clk(R)	40.318   29.486/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/RN    1
in_clk(R)->in_clk(R)	40.324   29.492/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/RN    1
in_clk(R)->in_clk(R)	40.323   29.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.323   29.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.323   29.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.323   29.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.323   29.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.323   29.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.323   29.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.324   29.493/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.324   29.493/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.324   29.493/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.324   29.493/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.324   29.493/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.326   29.495/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.326   29.496/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.325   29.496/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.327   29.496/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.328   29.498/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.328   29.498/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.328   29.498/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.268   29.500/*        0.081/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.333   29.501/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	40.333   29.501/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	40.333   29.501/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	40.333   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	40.334   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/RN    1
in_clk(R)->in_clk(R)	40.334   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	40.335   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	40.334   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	40.335   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/RN    1
in_clk(R)->in_clk(R)	40.334   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	40.335   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	40.335   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/RN    1
in_clk(R)->in_clk(R)	40.334   29.502/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	40.340   29.507/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/RN    1
in_clk(R)->in_clk(R)	40.243   */29.511        */0.119         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/id_valid_q_reg/D    1
in_clk(R)->in_clk(R)	40.346   29.514/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	40.346   29.514/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	40.346   29.514/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	40.350   29.517/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	40.313   29.518/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.313   29.518/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.313   29.518/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.322   29.527/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.323   29.528/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.323   29.528/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	40.323   29.528/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.323   29.528/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.323   29.528/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/RN    1
in_clk(R)->in_clk(R)	40.323   29.528/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.323   29.528/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.323   29.529/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.323   29.529/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.237   */29.533        */0.118         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/D    1
in_clk(R)->in_clk(R)	40.330   29.535/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	40.331   29.535/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.300   29.546/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/RN    1
in_clk(R)->in_clk(R)	40.300   29.546/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	40.300   29.546/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	40.344   29.548/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/RN    1
in_clk(R)->in_clk(R)	40.345   29.550/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/RN    1
in_clk(R)->in_clk(R)	40.345   29.550/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	40.314   29.560/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	40.314   29.560/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	40.314   29.560/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/RN    1
in_clk(R)->in_clk(R)	40.312   29.563/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.319   29.566/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/RN    1
in_clk(R)->in_clk(R)	40.319   29.566/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/RN    1
in_clk(R)->in_clk(R)	40.319   29.570/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.326   29.572/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	40.326   29.572/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/RN    1
in_clk(R)->in_clk(R)	40.326   29.572/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/RN    1
in_clk(R)->in_clk(R)	40.326   29.572/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/RN    1
in_clk(R)->in_clk(R)	40.320   29.572/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.320   29.573/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.326   29.573/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/RN    1
in_clk(R)->in_clk(R)	40.323   29.575/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_we_lsu_reg/RN    1
in_clk(R)->in_clk(R)	40.323   29.576/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.323   29.576/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_we_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.323   29.577/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.333   29.579/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	40.342   29.593/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.343   29.593/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.343   29.593/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.342   29.594/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_en_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.342   29.594/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_we_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.342   29.595/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.351   29.597/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	40.351   29.598/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/RN    1
in_clk(R)->in_clk(R)	40.345   29.599/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_misaligned_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.344   29.599/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.301   29.603/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.062   */29.608        */0.288         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.269   29.613/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.311   29.613/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/RN    1
in_clk(R)->in_clk(R)	40.311   29.613/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	40.364   29.615/*        0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[0]/SN    1
in_clk(R)->in_clk(R)	40.364   29.615/*        0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[1]/SN    1
in_clk(R)->in_clk(R)	40.317   29.619/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.317   29.619/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.319   29.621/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.311   29.632/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/RN    1
in_clk(R)->in_clk(R)	40.310   29.632/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/RN    1
in_clk(R)->in_clk(R)	40.311   29.632/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	40.311   29.632/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/RN    1
in_clk(R)->in_clk(R)	40.310   29.632/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/RN    1
in_clk(R)->in_clk(R)	40.313   29.634/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/RN    1
in_clk(R)->in_clk(R)	40.313   29.634/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/RN    1
in_clk(R)->in_clk(R)	40.313   29.635/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.313   29.636/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.313   29.636/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.304   29.648/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/RN    1
in_clk(R)->in_clk(R)	40.304   29.648/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/RN    1
in_clk(R)->in_clk(R)	40.304   29.648/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/RN    1
in_clk(R)->in_clk(R)	40.304   29.648/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/RN    1
in_clk(R)->in_clk(R)	40.304   29.648/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/RN    1
in_clk(R)->in_clk(R)	40.304   29.648/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/RN    1
in_clk(R)->in_clk(R)	40.304   29.649/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/RN    1
in_clk(R)->in_clk(R)	40.329   29.650/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	40.329   29.650/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	40.329   29.650/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/RN    1
in_clk(R)->in_clk(R)	40.329   29.650/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/RN    1
in_clk(R)->in_clk(R)	40.329   29.650/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/RN    1
in_clk(R)->in_clk(R)	40.329   29.650/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/RN    1
in_clk(R)->in_clk(R)	40.329   29.650/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/RN    1
in_clk(R)->in_clk(R)	40.329   29.651/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/RN    1
in_clk(R)->in_clk(R)	40.322   29.663/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.320   29.664/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.322   29.664/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.320   29.665/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.322   29.665/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.320   29.665/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.322   29.665/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.322   29.666/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.323   29.667/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.323   29.667/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.330   29.676/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.293   29.681/*        0.071/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_done_q_reg/D    1
in_clk(R)->in_clk(R)	40.342   29.683/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.342   29.683/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.342   29.683/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.342   29.683/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.344   29.686/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/branch_in_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.344   29.686/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_req_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.344   29.686/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.344   29.686/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.222   */29.693        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[6]/D    1
in_clk(R)->in_clk(R)	40.193   29.694/*        0.131/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.061   29.696/*        0.306/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.061   29.696/*        0.306/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.061   29.696/*        0.306/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.061   29.696/*        0.306/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.061   29.696/*        0.306/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.375   29.698/*        -0.003/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.375   29.698/*        -0.003/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.331   29.707/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/RN    1
in_clk(R)->in_clk(R)	40.331   29.707/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/RN    1
in_clk(R)->in_clk(R)	40.332   29.707/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/RN    1
in_clk(R)->in_clk(R)	40.332   29.707/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/RN    1
in_clk(R)->in_clk(R)	40.332   29.707/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/RN    1
in_clk(R)->in_clk(R)	40.332   29.707/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/RN    1
in_clk(R)->in_clk(R)	40.332   29.707/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/RN    1
in_clk(R)->in_clk(R)	40.332   29.708/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/RN    1
in_clk(R)->in_clk(R)	40.332   29.708/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/RN    1
in_clk(R)->in_clk(R)	40.332   29.708/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/RN    1
in_clk(R)->in_clk(R)	40.331   29.708/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/RN    1
in_clk(R)->in_clk(R)	40.345   29.721/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/RN    1
in_clk(R)->in_clk(R)	40.344   29.722/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	40.344   29.722/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/RN    1
in_clk(R)->in_clk(R)	40.344   29.722/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/RN    1
in_clk(R)->in_clk(R)	40.345   29.723/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/RN    1
in_clk(R)->in_clk(R)	40.345   29.723/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/RN    1
in_clk(R)->in_clk(R)	40.230   29.728/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.322   29.729/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	40.233   29.733/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.233   29.733/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.234   29.735/*        0.117/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.233   29.735/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.330   29.736/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/RN    1
in_clk(R)->in_clk(R)	40.330   29.736/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/RN    1
in_clk(R)->in_clk(R)	40.330   29.736/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/RN    1
in_clk(R)->in_clk(R)	40.330   29.736/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	40.330   29.736/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/RN    1
in_clk(R)->in_clk(R)	40.330   29.736/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.330   29.736/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/RN    1
in_clk(R)->in_clk(R)	40.330   29.736/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/RN    1
in_clk(R)->in_clk(R)	40.330   29.737/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.330   29.737/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	40.234   29.737/*        0.117/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.331   29.737/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	40.331   29.737/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/RN    1
in_clk(R)->in_clk(R)	40.331   29.737/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/RN    1
in_clk(R)->in_clk(R)	40.331   29.738/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/RN    1
in_clk(R)->in_clk(R)	40.331   29.738/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/RN    1
in_clk(R)->in_clk(R)	40.332   29.740/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.332   29.740/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.250   29.748/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.282   */29.750        */0.075         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_we_lsu_reg/D    1
in_clk(R)->in_clk(R)	40.297   29.754/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	40.298   29.755/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	40.298   29.755/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	40.298   29.755/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	40.298   29.755/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/RN    1
in_clk(R)->in_clk(R)	40.298   29.755/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	40.298   29.755/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	40.298   29.755/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	40.260   29.760/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.260   29.760/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.264   29.762/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.264   29.762/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.263   29.762/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.263   29.762/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.263   29.762/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.263   29.762/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.263   29.762/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.263   29.762/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.263   29.763/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.258   */29.767        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	40.318   29.775/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/RN    1
in_clk(R)->in_clk(R)	40.318   29.776/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	40.324   29.781/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	40.323   29.782/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/RN    1
in_clk(R)->in_clk(R)	40.324   29.782/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	40.324   29.782/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	40.331   29.788/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	40.331   29.788/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	40.254   29.800/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/RN    1
in_clk(R)->in_clk(R)	40.343   29.800/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/RN    1
in_clk(R)->in_clk(R)	40.254   29.800/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/RN    1
in_clk(R)->in_clk(R)	40.254   29.800/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	40.343   29.800/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	40.254   29.800/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	40.343   29.800/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	40.254   29.800/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	40.344   29.800/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	40.344   29.800/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	40.344   29.800/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	40.344   29.801/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/RN    1
in_clk(R)->in_clk(R)	40.344   29.801/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	40.255   29.801/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.255   29.801/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.255   29.801/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.343   29.801/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	40.343   29.801/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/RN    1
in_clk(R)->in_clk(R)	40.343   29.801/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/RN    1
in_clk(R)->in_clk(R)	40.343   29.801/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	40.344   29.801/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/RN    1
in_clk(R)->in_clk(R)	40.343   29.801/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	40.344   29.801/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/RN    1
in_clk(R)->in_clk(R)	40.344   29.801/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/RN    1
in_clk(R)->in_clk(R)	40.344   29.802/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/RN    1
in_clk(R)->in_clk(R)	40.344   29.802/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	40.344   29.802/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/RN    1
in_clk(R)->in_clk(R)	40.344   29.802/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/RN    1
in_clk(R)->in_clk(R)	40.344   29.802/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	40.344   29.802/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/RN    1
in_clk(R)->in_clk(R)	40.270   29.817/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/RN    1
in_clk(R)->in_clk(R)	40.078   */29.817        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.271   29.817/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/RN    1
in_clk(R)->in_clk(R)	40.271   29.818/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	40.272   29.818/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.272   29.818/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.277   29.823/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.277   29.823/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	40.277   29.823/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	40.277   29.823/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	40.277   29.823/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.277   29.823/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/RN    1
in_clk(R)->in_clk(R)	40.240   29.831/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	40.241   29.832/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	40.241   29.832/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	40.241   29.832/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/RN    1
in_clk(R)->in_clk(R)	40.306   29.845/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/RN    1
in_clk(R)->in_clk(R)	40.306   29.845/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/RN    1
in_clk(R)->in_clk(R)	40.306   29.845/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/RN    1
in_clk(R)->in_clk(R)	40.306   29.845/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/RN    1
in_clk(R)->in_clk(R)	40.306   29.846/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/RN    1
in_clk(R)->in_clk(R)	40.306   29.846/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/RN    1
in_clk(R)->in_clk(R)	40.310   29.849/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/RN    1
in_clk(R)->in_clk(R)	40.302   */29.849        */0.067         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_misaligned_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.310   29.849/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/RN    1
in_clk(R)->in_clk(R)	40.310   29.849/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/RN    1
in_clk(R)->in_clk(R)	40.310   29.849/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/RN    1
in_clk(R)->in_clk(R)	40.310   29.849/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/RN    1
in_clk(R)->in_clk(R)	40.310   29.849/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/RN    1
in_clk(R)->in_clk(R)	40.310   29.850/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/RN    1
in_clk(R)->in_clk(R)	40.310   29.850/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/RN    1
in_clk(R)->in_clk(R)	40.310   29.850/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/RN    1
in_clk(R)->in_clk(R)	40.261   29.854/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	40.261   29.854/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/RN    1
in_clk(R)->in_clk(R)	40.319   29.855/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.318   29.855/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.318   29.855/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.267   29.858/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	40.267   29.859/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/RN    1
in_clk(R)->in_clk(R)	40.266   29.859/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/RN    1
in_clk(R)->in_clk(R)	40.274   */29.862        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[28]/D    1
in_clk(R)->in_clk(R)	40.106   */29.863        */0.258         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.287   29.879/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/RN    1
in_clk(R)->in_clk(R)	40.287   29.880/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/RN    1
in_clk(R)->in_clk(R)	40.287   29.880/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/RN    1
in_clk(R)->in_clk(R)	40.287   29.880/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/RN    1
in_clk(R)->in_clk(R)	40.267   */29.882        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	40.299   29.886/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	40.300   29.887/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	40.265   29.889/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[1]/D    1
in_clk(R)->in_clk(R)	40.274   */29.890        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	40.318   29.897/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.318   29.897/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.319   29.900/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	40.319   29.900/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	40.319   29.900/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/RN    1
in_clk(R)->in_clk(R)	40.319   29.900/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	40.319   29.900/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	40.322   29.901/*        0.029/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.322   29.901/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.322   29.901/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.322   29.902/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.320   29.907/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	40.320   29.907/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	40.320   29.907/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	40.320   29.907/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/RN    1
in_clk(R)->in_clk(R)	40.320   29.908/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/RN    1
in_clk(R)->in_clk(R)	40.320   29.908/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/RN    1
in_clk(R)->in_clk(R)	40.266   */29.908        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[29]/D    1
in_clk(R)->in_clk(R)	40.335   29.915/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.335   29.915/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.335   29.915/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.331   29.919/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/RN    1
in_clk(R)->in_clk(R)	40.267   */29.919        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	40.331   29.919/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/RN    1
in_clk(R)->in_clk(R)	40.331   29.919/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/RN    1
in_clk(R)->in_clk(R)	40.332   29.920/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/RN    1
in_clk(R)->in_clk(R)	40.332   29.920/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/RN    1
in_clk(R)->in_clk(R)	40.332   29.920/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/RN    1
in_clk(R)->in_clk(R)	40.332   29.920/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/RN    1
in_clk(R)->in_clk(R)	40.332   29.920/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/RN    1
in_clk(R)->in_clk(R)	40.332   29.920/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/RN    1
in_clk(R)->in_clk(R)	40.302   29.926/*        0.053/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/RN    1
in_clk(R)->in_clk(R)	40.304   29.927/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/RN    1
in_clk(R)->in_clk(R)	40.305   29.928/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/RN    1
in_clk(R)->in_clk(R)	40.305   29.928/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/RN    1
in_clk(R)->in_clk(R)	40.305   29.928/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/RN    1
in_clk(R)->in_clk(R)	40.305   29.928/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/RN    1
in_clk(R)->in_clk(R)	40.304   29.928/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/RN    1
in_clk(R)->in_clk(R)	40.305   29.928/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/RN    1
in_clk(R)->in_clk(R)	40.305   29.928/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/RN    1
in_clk(R)->in_clk(R)	40.305   29.928/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/RN    1
in_clk(R)->in_clk(R)	40.305   29.928/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/RN    1
in_clk(R)->in_clk(R)	40.304   29.929/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/RN    1
in_clk(R)->in_clk(R)	40.305   29.931/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/RN    1
in_clk(R)->in_clk(R)	40.305   29.932/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/RN    1
in_clk(R)->in_clk(R)	40.344   29.932/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/RN    1
in_clk(R)->in_clk(R)	40.309   29.932/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/RN    1
in_clk(R)->in_clk(R)	40.309   29.932/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/RN    1
in_clk(R)->in_clk(R)	40.309   29.932/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/RN    1
in_clk(R)->in_clk(R)	40.309   29.932/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/RN    1
in_clk(R)->in_clk(R)	40.309   29.932/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/RN    1
in_clk(R)->in_clk(R)	40.345   29.933/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	40.345   29.933/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	40.235   */29.936        */0.113         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[7]/D    1
in_clk(R)->in_clk(R)	40.259   */29.939        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	40.313   29.942/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/RN    1
in_clk(R)->in_clk(R)	40.313   29.942/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/RN    1
in_clk(R)->in_clk(R)	40.313   29.943/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/RN    1
in_clk(R)->in_clk(R)	40.312   29.943/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/RN    1
in_clk(R)->in_clk(R)	40.311   29.943/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/RN    1
in_clk(R)->in_clk(R)	40.313   29.943/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/RN    1
in_clk(R)->in_clk(R)	40.312   29.960/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/RN    1
in_clk(R)->in_clk(R)	40.313   29.960/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	40.312   29.960/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	40.312   29.960/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	40.313   29.961/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	40.313   29.961/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	40.313   29.961/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	40.313   29.961/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/RN    1
in_clk(R)->in_clk(R)	40.313   29.961/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	40.312   29.961/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	40.336   29.965/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/RN    1
in_clk(R)->in_clk(R)	40.336   29.965/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/RN    1
in_clk(R)->in_clk(R)	40.336   29.965/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/RN    1
in_clk(R)->in_clk(R)	40.336   29.965/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/RN    1
in_clk(R)->in_clk(R)	40.336   29.965/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/RN    1
in_clk(R)->in_clk(R)	40.262   */29.965        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	40.336   29.965/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/RN    1
in_clk(R)->in_clk(R)	40.336   29.966/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/RN    1
in_clk(R)->in_clk(R)	40.336   29.966/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/RN    1
in_clk(R)->in_clk(R)	40.336   29.966/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/RN    1
in_clk(R)->in_clk(R)	40.336   29.966/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/RN    1
in_clk(R)->in_clk(R)	40.336   29.966/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/RN    1
in_clk(R)->in_clk(R)	40.336   29.966/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/RN    1
in_clk(R)->in_clk(R)	40.320   29.968/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	40.320   29.969/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/RN    1
in_clk(R)->in_clk(R)	40.273   29.977/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.273   29.977/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.275   29.979/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.275   29.979/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.223   */29.980        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[8]/D    1
in_clk(R)->in_clk(R)	40.318   29.984/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/RN    1
in_clk(R)->in_clk(R)	40.318   29.984/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/RN    1
in_clk(R)->in_clk(R)	39.512   */29.985        */0.845         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	40.259   */29.987        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[24]/D    1
in_clk(R)->in_clk(R)	40.342   29.989/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	40.088   */29.994        */0.263         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/RN    1
in_clk(R)->in_clk(R)	40.328   29.995/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/RN    1
in_clk(R)->in_clk(R)	40.329   29.995/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/RN    1
in_clk(R)->in_clk(R)	40.328   29.996/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/RN    1
in_clk(R)->in_clk(R)	40.329   29.996/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/RN    1
in_clk(R)->in_clk(R)	40.329   29.996/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/RN    1
in_clk(R)->in_clk(R)	40.329   29.996/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/RN    1
in_clk(R)->in_clk(R)	40.050   */29.998        */0.300         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.272   */30.004        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[26]/D    1
in_clk(R)->in_clk(R)	40.255   30.011/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/RN    1
in_clk(R)->in_clk(R)	40.255   30.011/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/RN    1
in_clk(R)->in_clk(R)	40.255   30.012/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/RN    1
in_clk(R)->in_clk(R)	40.256   30.012/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/RN    1
in_clk(R)->in_clk(R)	40.256   30.012/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/RN    1
in_clk(R)->in_clk(R)	40.256   30.012/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/RN    1
in_clk(R)->in_clk(R)	40.255   30.013/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/RN    1
in_clk(R)->in_clk(R)	40.257   30.014/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/RN    1
in_clk(R)->in_clk(R)	40.309   30.015/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.310   30.015/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.310   30.015/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.310   30.015/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.310   30.016/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.310   30.016/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.311   30.016/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.311   30.016/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.312   30.017/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	39.530   */30.017        */0.822         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	40.260   30.017/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/RN    1
in_clk(R)->in_clk(R)	40.261   30.017/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/RN    1
in_clk(R)->in_clk(R)	40.261   30.017/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/RN    1
in_clk(R)->in_clk(R)	40.313   30.017/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.313   30.018/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.316   30.020/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.316   30.020/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.316   30.020/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.316   30.020/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.316   30.020/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.316   30.021/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.317   30.021/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.316   30.021/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.321   30.026/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.307   30.030/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	40.312   30.033/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	40.312   30.033/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	40.312   30.033/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	40.312   30.033/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/RN    1
in_clk(R)->in_clk(R)	40.313   30.034/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/RN    1
in_clk(R)->in_clk(R)	40.313   30.034/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	40.313   30.034/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	40.313   30.034/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/RN    1
in_clk(R)->in_clk(R)	40.313   30.035/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/RN    1
in_clk(R)->in_clk(R)	40.314   30.035/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.315   30.036/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/RN    1
in_clk(R)->in_clk(R)	40.315   30.037/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	40.315   30.037/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/RN    1
in_clk(R)->in_clk(R)	40.315   30.037/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/RN    1
in_clk(R)->in_clk(R)	40.315   30.038/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	40.317   30.038/*        0.033/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.315   30.038/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	40.285   30.041/*        0.076/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/RN    1
in_clk(R)->in_clk(R)	40.285   30.041/*        0.076/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/RN    1
in_clk(R)->in_clk(R)	40.341   30.044/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/csr_req_q_reg/RN    1
in_clk(R)->in_clk(R)	40.231   30.046/*        0.121/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]/D    1
in_clk(R)->in_clk(R)	40.085   */30.059        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.356   30.059/*        0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.356   30.060/*        0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.358   30.061/*        0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.100   */30.063        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.361   30.064/*        -0.002/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/RN    1
in_clk(R)->in_clk(R)	40.361   30.064/*        -0.002/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.363   30.066/*        -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	40.246   */30.066        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[11]/D    1
in_clk(R)->in_clk(R)	40.317   30.067/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/RN    1
in_clk(R)->in_clk(R)	39.606   */30.069        */0.736         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	40.327   30.077/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/RN    1
in_clk(R)->in_clk(R)	40.320   30.081/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/RN    1
in_clk(R)->in_clk(R)	40.320   30.081/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	40.314   30.081/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/RN    1
in_clk(R)->in_clk(R)	40.321   30.081/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	40.320   30.081/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/RN    1
in_clk(R)->in_clk(R)	40.320   30.082/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/RN    1
in_clk(R)->in_clk(R)	40.321   30.082/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/RN    1
in_clk(R)->in_clk(R)	40.321   30.082/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/RN    1
in_clk(R)->in_clk(R)	40.333   30.083/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/RN    1
in_clk(R)->in_clk(R)	39.200   30.086/*        1.138/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	40.303   30.086/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.303   30.086/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.303   30.086/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.304   30.087/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.303   30.087/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.303   30.087/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	39.196   30.090/*        1.138/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	40.309   30.092/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.311   30.094/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.311   30.094/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.311   30.094/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.311   30.095/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.311   30.095/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.311   30.095/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.311   30.096/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.262   */30.096        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[21]/D    1
in_clk(R)->in_clk(R)	40.311   30.096/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.311   30.097/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.311   30.097/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.311   30.097/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.339   30.100/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/RN    1
in_clk(R)->in_clk(R)	40.339   30.100/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/RN    1
in_clk(R)->in_clk(R)	40.339   30.100/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/RN    1
in_clk(R)->in_clk(R)	40.339   30.100/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/RN    1
in_clk(R)->in_clk(R)	40.339   30.100/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/RN    1
in_clk(R)->in_clk(R)	40.339   30.100/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/RN    1
in_clk(R)->in_clk(R)	40.339   30.100/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/RN    1
in_clk(R)->in_clk(R)	40.339   30.100/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/RN    1
in_clk(R)->in_clk(R)	40.339   30.101/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/RN    1
in_clk(R)->in_clk(R)	39.223   30.103/*        1.129/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	40.215   */30.105        */0.154         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.346   30.107/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/RN    1
in_clk(R)->in_clk(R)	40.346   30.107/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/RN    1
in_clk(R)->in_clk(R)	40.252   */30.107        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[12]/D    1
in_clk(R)->in_clk(R)	40.341   30.108/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/RN    1
in_clk(R)->in_clk(R)	40.341   30.108/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/RN    1
in_clk(R)->in_clk(R)	40.341   30.108/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/RN    1
in_clk(R)->in_clk(R)	40.341   30.108/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/RN    1
in_clk(R)->in_clk(R)	39.228   30.109/*        1.129/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	40.307   30.109/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	40.342   30.109/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/RN    1
in_clk(R)->in_clk(R)	40.342   30.109/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/RN    1
in_clk(R)->in_clk(R)	40.342   30.109/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/RN    1
in_clk(R)->in_clk(R)	40.342   30.109/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/RN    1
in_clk(R)->in_clk(R)	40.342   30.109/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/RN    1
in_clk(R)->in_clk(R)	40.307   30.110/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	40.342   30.110/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/RN    1
in_clk(R)->in_clk(R)	39.234   30.110/*        1.108/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	40.343   30.111/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/RN    1
in_clk(R)->in_clk(R)	40.343   30.111/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/RN    1
in_clk(R)->in_clk(R)	40.253   */30.111        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[20]/D    1
in_clk(R)->in_clk(R)	39.243   30.114/*        1.109/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	39.248   30.117/*        1.109/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	39.234   30.120/*        1.108/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	39.534   */30.124        */0.830         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	39.556   */30.126        */0.787         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	40.217   30.131/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.217   30.131/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.329   30.132/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/RN    1
in_clk(R)->in_clk(R)	40.331   30.132/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.218   30.133/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.218   30.133/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.218   30.133/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.219   30.133/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.332   30.133/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.219   30.133/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.332   30.133/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.332   30.133/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.332   30.133/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.253   */30.137        */0.095         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[18]/D    1
in_clk(R)->in_clk(R)	40.337   30.138/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/RN    1
in_clk(R)->in_clk(R)	40.337   30.138/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.336   30.138/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	40.337   30.138/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	40.337   30.138/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	40.337   30.138/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/RN    1
in_clk(R)->in_clk(R)	40.337   30.138/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	40.337   30.139/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	40.337   30.139/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/RN    1
in_clk(R)->in_clk(R)	40.338   30.140/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	40.338   30.140/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	39.239   30.140/*        1.112/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	39.248   30.144/*        1.112/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	39.252   30.147/*        1.112/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	40.308   30.148/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/RN    1
in_clk(R)->in_clk(R)	40.259   */30.149        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[25]/D    1
in_clk(R)->in_clk(R)	39.509   */30.149        */0.843         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	40.231   */30.151        */0.116         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[9]/D    1
in_clk(R)->in_clk(R)	40.272   */30.156        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[27]/D    1
in_clk(R)->in_clk(R)	39.248   30.158/*        1.112/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	40.330   30.167/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/RN    1
in_clk(R)->in_clk(R)	40.330   30.168/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/RN    1
in_clk(R)->in_clk(R)	40.261   */30.171        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[13]/D    1
in_clk(R)->in_clk(R)	40.336   30.173/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/RN    1
in_clk(R)->in_clk(R)	40.336   30.173/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/RN    1
in_clk(R)->in_clk(R)	40.336   30.174/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/RN    1
in_clk(R)->in_clk(R)	40.336   30.174/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/RN    1
in_clk(R)->in_clk(R)	40.336   30.174/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/RN    1
in_clk(R)->in_clk(R)	40.336   30.174/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/RN    1
in_clk(R)->in_clk(R)	40.336   30.174/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/RN    1
in_clk(R)->in_clk(R)	40.336   30.174/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/RN    1
in_clk(R)->in_clk(R)	40.336   30.174/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/RN    1
in_clk(R)->in_clk(R)	40.337   30.175/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/RN    1
in_clk(R)->in_clk(R)	40.337   30.175/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/RN    1
in_clk(R)->in_clk(R)	40.338   30.176/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/RN    1
in_clk(R)->in_clk(R)	40.263   */30.178        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[30]/D    1
in_clk(R)->in_clk(R)	40.267   30.182/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.268   30.182/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.249   */30.184        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[17]/D    1
in_clk(R)->in_clk(R)	40.268   30.184/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.268   30.184/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.269   30.184/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.268   30.184/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.256   */30.186        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[16]/D    1
in_clk(R)->in_clk(R)	40.260   */30.187        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[19]/D    1
in_clk(R)->in_clk(R)	40.295   30.189/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	40.295   30.189/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/RN    1
in_clk(R)->in_clk(R)	40.295   30.189/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	40.295   30.189/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	40.299   30.193/*        0.057/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/RN    1
in_clk(R)->in_clk(R)	40.110   */30.195        */0.253         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	39.285   */30.196        */1.053         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	39.271   */30.197        */1.052         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	39.281   */30.198        */1.053         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	39.607   */30.203        */0.758         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	40.085   */30.210        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.317   30.217/*        0.033/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.317   30.217/*        0.033/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.317   30.218/*        0.033/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.319   30.219/*        0.033/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	39.312   */30.221        */1.052         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	40.306   30.223/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/RN    1
in_clk(R)->in_clk(R)	40.306   30.224/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/RN    1
in_clk(R)->in_clk(R)	40.306   30.224/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/RN    1
in_clk(R)->in_clk(R)	40.306   30.224/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/RN    1
in_clk(R)->in_clk(R)	40.311   30.227/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.263   */30.227        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[10]/D    1
in_clk(R)->in_clk(R)	40.311   30.227/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/RN    1
in_clk(R)->in_clk(R)	40.311   30.227/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/RN    1
in_clk(R)->in_clk(R)	40.312   30.227/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/RN    1
in_clk(R)->in_clk(R)	40.312   30.228/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/RN    1
in_clk(R)->in_clk(R)	40.225   30.228/*        0.119/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.311   30.228/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.311   30.228/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.328   30.229/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.315   30.230/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.315   30.230/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.328   30.231/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/RN    1
in_clk(R)->in_clk(R)	40.315   30.231/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.315   30.231/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.315   30.231/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/core_busy_q_reg/RN    1
in_clk(R)->in_clk(R)	40.331   30.232/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.331   30.232/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.314   30.232/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.528   */30.232        */0.829         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	40.331   30.232/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.331   30.233/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.331   30.233/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iBaudStepD_reg/RN    1
in_clk(R)->in_clk(R)	40.331   30.233/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.331   30.233/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.331   30.234/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.331   30.234/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.331   30.235/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.336   30.236/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.323   30.238/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.340   30.240/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iEMPTY_reg/SN    1
in_clk(R)->in_clk(R)	40.326   30.241/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.327   30.241/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.329   30.244/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.330   30.244/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.329   30.244/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.333   30.249/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.333   30.250/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.333   30.250/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/RN    1
in_clk(R)->in_clk(R)	40.333   30.250/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/RN    1
in_clk(R)->in_clk(R)	40.333   30.250/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/RN    1
in_clk(R)->in_clk(R)	40.333   30.250/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/RN    1
in_clk(R)->in_clk(R)	40.333   30.251/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/RN    1
in_clk(R)->in_clk(R)	40.333   30.251/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/RN    1
in_clk(R)->in_clk(R)	40.262   */30.251        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[14]/D    1
in_clk(R)->in_clk(R)	40.334   30.251/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/RN    1
in_clk(R)->in_clk(R)	40.335   30.251/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/RN    1
in_clk(R)->in_clk(R)	40.335   30.251/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/RN    1
in_clk(R)->in_clk(R)	40.335   30.251/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/RN    1
in_clk(R)->in_clk(R)	40.334   30.252/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/RN    1
in_clk(R)->in_clk(R)	40.334   30.252/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/RN    1
in_clk(R)->in_clk(R)	39.525   */30.256        */0.809         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	40.247   */30.257        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[22]/D    1
in_clk(R)->in_clk(R)	39.527   */30.258        */0.811         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	39.564   */30.261        */0.786         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	40.351   30.265/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0]/SN    1
in_clk(R)->in_clk(R)	39.532   */30.268        */0.802         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	39.514   */30.268        */0.808         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	40.262   */30.270        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[15]/D    1
in_clk(R)->in_clk(R)	40.305   30.286/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	39.540   */30.286        */0.798         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	39.598   */30.289        */0.762         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	40.310   30.291/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/RN    1
in_clk(R)->in_clk(R)	40.310   30.291/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/RN    1
in_clk(R)->in_clk(R)	40.311   30.291/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/RN    1
in_clk(R)->in_clk(R)	40.311   30.291/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/RN    1
in_clk(R)->in_clk(R)	40.310   30.292/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/RN    1
in_clk(R)->in_clk(R)	40.310   30.292/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/RN    1
in_clk(R)->in_clk(R)	40.311   30.292/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/RN    1
in_clk(R)->in_clk(R)	40.314   30.294/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/RN    1
in_clk(R)->in_clk(R)	40.297   30.295/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.297   30.295/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.315   30.296/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.290   30.299/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.045   */30.299        */0.305         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.290   30.299/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.291   30.299/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.291   30.300/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.311   30.302/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/RN    1
in_clk(R)->in_clk(R)	40.279   30.303/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/RN    1
in_clk(R)->in_clk(R)	40.280   30.303/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/RN    1
in_clk(R)->in_clk(R)	40.280   30.304/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/RN    1
in_clk(R)->in_clk(R)	40.280   30.304/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/RN    1
in_clk(R)->in_clk(R)	40.313   30.304/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/RN    1
in_clk(R)->in_clk(R)	40.281   30.304/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/RN    1
in_clk(R)->in_clk(R)	40.281   30.304/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/RN    1
in_clk(R)->in_clk(R)	40.317   30.307/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/RN    1
in_clk(R)->in_clk(R)	40.317   30.307/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/RN    1
in_clk(R)->in_clk(R)	40.317   30.307/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/RN    1
in_clk(R)->in_clk(R)	40.317   30.307/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/RN    1
in_clk(R)->in_clk(R)	40.317   30.307/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/RN    1
in_clk(R)->in_clk(R)	40.317   30.307/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/RN    1
in_clk(R)->in_clk(R)	40.286   30.309/*        0.072/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/RN    1
in_clk(R)->in_clk(R)	40.286   30.310/*        0.072/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/RN    1
in_clk(R)->in_clk(R)	40.311   30.313/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.331   30.314/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/RN    1
in_clk(R)->in_clk(R)	40.331   30.314/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/RN    1
in_clk(R)->in_clk(R)	40.331   30.314/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/RN    1
in_clk(R)->in_clk(R)	40.334   30.315/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.334   30.315/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.334   30.316/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.334   30.316/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.334   30.316/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.334   30.316/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.318   30.317/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.318   30.317/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.318   30.318/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.318   30.318/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.317   30.319/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.320   30.319/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.321   30.324/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.335   30.324/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	40.335   30.324/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/RN    1
in_clk(R)->in_clk(R)	40.335   30.324/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/RN    1
in_clk(R)->in_clk(R)	40.335   30.324/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/RN    1
in_clk(R)->in_clk(R)	40.335   30.324/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/RN    1
in_clk(R)->in_clk(R)	40.244   30.327/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.324   30.331/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	40.324   30.331/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	40.325   30.332/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	40.325   30.332/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/RN    1
in_clk(R)->in_clk(R)	40.325   30.332/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.325   30.332/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	40.325   30.332/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.325   30.332/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/RN    1
in_clk(R)->in_clk(R)	40.325   30.332/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	40.325   30.332/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.325   30.333/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.325   30.333/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.325   30.333/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	40.325   30.333/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	40.325   30.334/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.325   30.335/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.194   30.337/*        0.175/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.107   */30.339        */0.257         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.342   30.344/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.342   30.344/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.342   30.344/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.342   30.344/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	40.342   30.344/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.261   */30.344        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[23]/D    1
in_clk(R)->in_clk(R)	40.342   30.345/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.342   30.345/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.342   30.345/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.342   30.345/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.343   30.345/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.342   30.345/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.342   30.346/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.343   30.346/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.343   30.346/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.343   30.346/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.343   30.346/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.343   30.346/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.343   30.347/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.350   30.349/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.350   30.349/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.352   30.350/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.266   30.353/*        0.063/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.265   30.353/*        0.063/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.355   30.353/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg/RN    1
in_clk(R)->in_clk(R)	40.355   30.353/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.357   30.355/*        0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.356   30.355/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2]/SN    1
in_clk(R)->in_clk(R)	40.269   30.355/*        0.060/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.269   30.355/*        0.060/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.269   30.356/*        0.060/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.358   30.356/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	40.356   30.361/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.271   30.364/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/RN    1
in_clk(R)->in_clk(R)	40.272   30.365/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/RN    1
in_clk(R)->in_clk(R)	40.278   30.371/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/RN    1
in_clk(R)->in_clk(R)	40.279   30.371/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/RN    1
in_clk(R)->in_clk(R)	40.279   30.371/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/RN    1
in_clk(R)->in_clk(R)	40.279   30.371/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/RN    1
in_clk(R)->in_clk(R)	40.377   30.375/*        -0.019/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[4]/SN    1
in_clk(R)->in_clk(R)	40.377   30.375/*        -0.019/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[3]/SN    1
in_clk(R)->in_clk(R)	40.104   */30.392        */0.260         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.309   30.396/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.311   30.400/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.312   30.400/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.315   30.402/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.315   30.402/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.315   30.402/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.315   30.402/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.315   30.403/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.315   30.403/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.313   30.405/*        0.055/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/RN    1
in_clk(R)->in_clk(R)	40.313   30.405/*        0.055/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/RN    1
in_clk(R)->in_clk(R)	40.318   30.407/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.253   30.411/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.254   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.254   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.254   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.254   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.254   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.255   30.412/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.333   30.420/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.334   30.420/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.084   */30.422        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.332   30.423/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.334   30.423/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]/RN    1
in_clk(R)->in_clk(R)	40.332   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.332   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.332   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.332   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.332   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.332   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.332   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.333   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.332   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.333   30.424/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.333   30.425/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.332   30.425/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.333   30.425/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.275   30.432/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.275   30.432/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.085   */30.434        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	39.621   30.449/*        0.721/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	40.304   30.450/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/RN    1
in_clk(R)->in_clk(R)	40.303   30.450/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/RN    1
in_clk(R)->in_clk(R)	40.303   30.450/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/RN    1
in_clk(R)->in_clk(R)	40.303   30.450/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/RN    1
in_clk(R)->in_clk(R)	40.303   30.451/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/RN    1
in_clk(R)->in_clk(R)	40.303   30.451/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/RN    1
in_clk(R)->in_clk(R)	39.621   30.452/*        0.721/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	40.267   */30.455        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[31]/D    1
in_clk(R)->in_clk(R)	40.310   30.456/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/RN    1
in_clk(R)->in_clk(R)	40.309   30.456/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/RN    1
in_clk(R)->in_clk(R)	40.309   30.456/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/RN    1
in_clk(R)->in_clk(R)	40.309   30.456/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/RN    1
in_clk(R)->in_clk(R)	40.310   30.456/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/RN    1
in_clk(R)->in_clk(R)	40.310   30.456/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/RN    1
in_clk(R)->in_clk(R)	40.310   30.456/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/RN    1
in_clk(R)->in_clk(R)	40.308   30.456/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/RN    1
in_clk(R)->in_clk(R)	40.309   30.457/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/RN    1
in_clk(R)->in_clk(R)	40.310   30.457/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/RN    1
in_clk(R)->in_clk(R)	40.310   30.457/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/RN    1
in_clk(R)->in_clk(R)	40.310   30.457/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/RN    1
in_clk(R)->in_clk(R)	40.310   30.457/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/RN    1
in_clk(R)->in_clk(R)	39.603   */30.465        */0.758         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	39.632   30.471/*        0.720/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	39.625   30.471/*        0.727/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	39.630   30.473/*        0.727/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	40.268   30.476/*        0.087/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]/D    1
in_clk(R)->in_clk(R)	40.311   30.477/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.311   30.477/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.311   30.477/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.311   30.477/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.311   30.477/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.311   30.477/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.311   30.478/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.311   30.479/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.311   30.479/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.311   30.479/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.311   30.479/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.311   30.480/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.311   30.480/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	39.744   30.481/*        0.598/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	39.755   30.483/*        0.598/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	39.759   30.485/*        0.598/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	40.245   30.485/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.245   30.486/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.112   */30.486        */0.252         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.245   30.486/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.245   30.487/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	39.637   30.488/*        0.720/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	40.251   30.491/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.325   30.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.325   30.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.326   30.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.326   30.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.082   */30.492        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.326   30.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.325   30.492/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	39.745   30.493/*        0.598/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	39.629   30.494/*        0.709/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	40.266   30.506/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpie]/RN    1
in_clk(R)->in_clk(R)	40.265   30.508/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.267   30.508/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_done_q_reg/RN    1
in_clk(R)->in_clk(R)	40.266   30.509/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.267   30.509/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.267   30.509/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.267   30.510/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.267   30.511/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.271   30.512/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.271   30.513/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	39.627   30.513/*        0.707/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	40.274   30.517/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.276   30.517/*        0.087/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.757   30.520/*        0.596/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	39.641   30.520/*        0.709/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	39.652   30.522/*        0.709/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	39.656   30.524/*        0.709/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	40.326   30.526/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.304   30.526/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/RN    1
in_clk(R)->in_clk(R)	40.304   30.527/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/RN    1
in_clk(R)->in_clk(R)	40.305   30.527/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/RN    1
in_clk(R)->in_clk(R)	40.305   30.527/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/RN    1
in_clk(R)->in_clk(R)	40.305   30.527/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/RN    1
in_clk(R)->in_clk(R)	40.305   30.527/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/RN    1
in_clk(R)->in_clk(R)	40.306   30.527/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/RN    1
in_clk(R)->in_clk(R)	40.306   30.527/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/RN    1
in_clk(R)->in_clk(R)	40.305   30.528/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/RN    1
in_clk(R)->in_clk(R)	40.085   */30.528        */0.265         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.308   30.530/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.308   30.530/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.308   30.530/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.308   30.530/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.311   30.532/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/RN    1
in_clk(R)->in_clk(R)	40.311   30.532/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/RN    1
in_clk(R)->in_clk(R)	40.311   30.533/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/RN    1
in_clk(R)->in_clk(R)	40.311   30.533/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/RN    1
in_clk(R)->in_clk(R)	40.311   30.533/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/RN    1
in_clk(R)->in_clk(R)	40.311   30.534/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/RN    1
in_clk(R)->in_clk(R)	40.309   30.536/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/RN    1
in_clk(R)->in_clk(R)	40.309   30.536/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/RN    1
in_clk(R)->in_clk(R)	40.309   30.536/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/RN    1
in_clk(R)->in_clk(R)	40.309   30.536/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/RN    1
in_clk(R)->in_clk(R)	40.309   30.536/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/RN    1
in_clk(R)->in_clk(R)	40.309   30.536/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/RN    1
in_clk(R)->in_clk(R)	40.309   30.536/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/RN    1
in_clk(R)->in_clk(R)	40.309   30.536/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/RN    1
in_clk(R)->in_clk(R)	40.309   30.536/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/RN    1
in_clk(R)->in_clk(R)	40.309   30.537/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/RN    1
in_clk(R)->in_clk(R)	39.763   30.538/*        0.587/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	39.773   30.541/*        0.587/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	40.315   30.542/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/RN    1
in_clk(R)->in_clk(R)	40.315   30.542/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/RN    1
in_clk(R)->in_clk(R)	40.315   30.542/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/RN    1
in_clk(R)->in_clk(R)	39.778   30.542/*        0.587/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	39.652   30.543/*        0.708/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	39.765   30.549/*        0.593/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	40.305   30.552/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.305   30.553/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.305   30.553/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.304   30.553/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.305   30.553/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.305   30.553/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.305   30.553/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.305   30.553/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.305   30.553/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.305   30.554/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	39.742   30.554/*        0.600/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	40.306   30.554/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.306   30.554/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.306   30.554/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.306   30.554/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.306   30.554/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	39.753   30.556/*        0.600/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	39.757   30.558/*        0.600/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	40.312   30.560/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.774   30.560/*        0.586/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	40.312   30.560/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.312   30.561/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.313   30.561/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	39.636   30.564/*        0.703/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	39.743   30.566/*        0.600/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	39.658   30.568/*        0.706/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	39.740   30.582/*        0.602/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	39.751   30.584/*        0.602/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	39.780   30.584/*        0.585/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	39.755   30.586/*        0.601/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	40.109   */30.587        */0.255         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.268   30.594/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]/D    1
in_clk(R)->in_clk(R)	39.741   30.595/*        0.601/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	39.755   30.596/*        0.598/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	40.249   30.602/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/RN    1
in_clk(R)->in_clk(R)	40.250   30.603/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/RN    1
in_clk(R)->in_clk(R)	39.813   30.605/*        0.538/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	39.823   30.609/*        0.537/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	40.256   30.610/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/RN    1
in_clk(R)->in_clk(R)	39.828   30.611/*        0.537/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	39.655   30.613/*        0.687/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	39.665   30.617/*        0.687/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	39.670   30.619/*        0.687/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	39.753   30.623/*        0.599/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	40.270   30.624/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/RN    1
in_clk(R)->in_clk(R)	40.270   30.624/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/RN    1
in_clk(R)->in_clk(R)	39.763   30.625/*        0.594/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	39.655   30.625/*        0.687/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	39.776   30.628/*        0.567/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	40.082   */30.628        */0.269         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	39.824   30.628/*        0.536/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	40.304   30.631/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.304   30.632/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.305   30.633/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.307   30.635/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.308   30.635/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.311   30.638/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.311   30.638/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.311   30.638/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.312   30.638/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.312   30.639/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.312   30.639/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.312   30.639/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.312   30.639/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	39.766   30.640/*        0.577/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	40.311   30.640/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.311   30.641/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.764   30.642/*        0.587/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	39.787   30.643/*        0.566/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	40.290   30.643/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/RN    1
in_clk(R)->in_clk(R)	40.291   30.644/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/RN    1
in_clk(R)->in_clk(R)	40.291   30.644/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/RN    1
in_clk(R)->in_clk(R)	40.291   30.644/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/RN    1
in_clk(R)->in_clk(R)	40.291   30.644/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/RN    1
in_clk(R)->in_clk(R)	40.291   30.644/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/RN    1
in_clk(R)->in_clk(R)	39.774   30.645/*        0.586/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	39.779   30.646/*        0.586/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	40.212   30.649/*        0.152/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/TI    1
in_clk(R)->in_clk(R)	39.830   30.649/*        0.535/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	40.292   30.649/*        0.051/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	39.761   30.652/*        0.596/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	39.668   30.653/*        0.685/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	39.777   30.654/*        0.576/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	39.791   30.656/*        0.566/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	39.770   30.656/*        0.572/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	39.783   30.660/*        0.556/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	39.781   30.660/*        0.572/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	40.299   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/RN    1
in_clk(R)->in_clk(R)	40.299   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/RN    1
in_clk(R)->in_clk(R)	40.300   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/RN    1
in_clk(R)->in_clk(R)	40.300   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/RN    1
in_clk(R)->in_clk(R)	40.300   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/RN    1
in_clk(R)->in_clk(R)	40.300   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/RN    1
in_clk(R)->in_clk(R)	40.300   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/RN    1
in_clk(R)->in_clk(R)	39.785   30.661/*        0.572/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	40.300   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/RN    1
in_clk(R)->in_clk(R)	40.300   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/RN    1
in_clk(R)->in_clk(R)	40.300   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/RN    1
in_clk(R)->in_clk(R)	40.300   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/RN    1
in_clk(R)->in_clk(R)	40.299   30.661/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/RN    1
in_clk(R)->in_clk(R)	39.738   30.662/*        0.605/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	40.299   30.662/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/RN    1
in_clk(R)->in_clk(R)	40.299   30.662/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/RN    1
in_clk(R)->in_clk(R)	40.299   30.663/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/RN    1
in_clk(R)->in_clk(R)	40.308   30.664/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	40.308   30.664/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	40.299   30.664/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/RN    1
in_clk(R)->in_clk(R)	40.308   30.664/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.308   30.664/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	40.300   30.664/*        0.054/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/RN    1
in_clk(R)->in_clk(R)	39.748   30.665/*        0.604/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	39.774   30.665/*        0.586/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	39.781   30.666/*        0.576/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	39.753   30.667/*        0.604/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	40.339   30.668/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	40.339   30.668/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.773   30.670/*        0.566/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	40.088   */30.672        */0.263         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.344   30.672/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	39.770   30.673/*        0.552/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	40.205   30.674/*        0.152/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	39.780   30.675/*        0.554/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	40.347   30.676/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.738   30.676/*        0.604/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	39.759   30.677/*        0.563/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	40.316   30.677/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.782   30.677/*        0.552/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	40.317   30.677/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.325   30.678/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.325   30.679/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.325   30.679/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.324   30.679/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	40.324   30.679/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	39.786   30.679/*        0.552/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	40.324   30.679/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	39.676   30.681/*        0.682/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	39.771   30.682/*        0.563/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	39.776   30.683/*        0.563/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	39.770   30.685/*        0.564/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	39.802   30.689/*        0.549/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	39.780   30.691/*        0.584/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	39.812   30.692/*        0.548/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	39.817   30.694/*        0.548/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	39.699   30.695/*        0.651/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	39.710   30.698/*        0.651/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	39.714   30.699/*        0.651/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	40.347   30.700/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.347   30.701/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.347   30.701/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.347   30.701/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.347   30.701/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.347   30.701/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.347   30.701/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.346   30.701/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.347   30.701/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	39.744   30.701/*        0.598/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	40.347   30.702/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.347   30.702/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.346   30.702/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.347   30.703/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.347   30.703/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.347   30.704/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.348   30.704/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.348   30.704/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.348   30.704/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.348   30.705/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.348   30.705/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.348   30.705/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	39.755   30.705/*        0.598/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	40.348   30.705/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	40.348   30.705/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.348   30.705/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.348   30.705/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.348   30.706/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	39.759   30.706/*        0.598/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	39.763   30.708/*        0.587/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	39.751   30.708/*        0.601/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	40.348   30.709/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.774   30.710/*        0.587/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	40.360   30.712/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.360   30.712/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	40.360   30.712/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.360   30.712/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.358   30.712/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.359   30.712/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.358   30.712/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.358   30.712/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	40.358   30.712/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.358   30.712/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.358   30.712/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.360   30.712/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.360   30.712/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.358   30.712/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	40.360   30.712/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.359   30.712/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	39.778   30.712/*        0.586/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	39.813   30.712/*        0.547/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	40.360   30.713/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.360   30.713/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	39.745   30.714/*        0.598/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	40.202   30.717/*        0.147/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]/D    1
in_clk(R)->in_clk(R)	39.710   30.718/*        0.650/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	40.302   30.721/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.266   30.723/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.291   30.727/*        0.051/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	40.292   30.727/*        0.051/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.291   30.728/*        0.051/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	39.774   30.732/*        0.586/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	39.819   30.737/*        0.545/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	40.101   */30.739        */0.263         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	39.760   30.740/*        0.597/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	39.757   30.742/*        0.596/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	39.717   30.745/*        0.648/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	39.782   30.746/*        0.568/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	40.302   30.749/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/RN    1
in_clk(R)->in_clk(R)	40.302   30.749/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/RN    1
in_clk(R)->in_clk(R)	40.331   30.749/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.302   30.749/*        0.051/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/RN    1
in_clk(R)->in_clk(R)	40.331   30.749/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.331   30.749/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.793   30.750/*        0.568/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	39.759   30.750/*        0.591/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	39.797   30.752/*        0.568/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	40.305   30.752/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/RN    1
in_clk(R)->in_clk(R)	40.305   30.753/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/RN    1
in_clk(R)->in_clk(R)	40.305   30.753/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/RN    1
in_clk(R)->in_clk(R)	39.770   30.753/*        0.591/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	39.774   30.755/*        0.591/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	39.780   30.755/*        0.584/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	40.312   30.758/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/RN    1
in_clk(R)->in_clk(R)	40.312   30.758/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/RN    1
in_clk(R)->in_clk(R)	40.312   30.758/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/RN    1
in_clk(R)->in_clk(R)	40.312   30.758/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/RN    1
in_clk(R)->in_clk(R)	40.312   30.758/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/RN    1
in_clk(R)->in_clk(R)	40.311   30.758/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/RN    1
in_clk(R)->in_clk(R)	40.312   30.758/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/RN    1
in_clk(R)->in_clk(R)	40.311   30.759/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/RN    1
in_clk(R)->in_clk(R)	40.311   30.759/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/RN    1
in_clk(R)->in_clk(R)	40.311   30.759/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/RN    1
in_clk(R)->in_clk(R)	40.311   30.759/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/RN    1
in_clk(R)->in_clk(R)	40.311   30.759/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/RN    1
in_clk(R)->in_clk(R)	40.073   */30.761        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.068   30.761/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.069   30.762/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.069   30.762/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.069   30.762/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.069   30.762/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.070   30.763/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.069   30.764/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.070   30.764/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.070   30.764/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.070   30.764/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	39.793   30.766/*        0.567/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	40.318   30.766/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/RN    1
in_clk(R)->in_clk(R)	40.333   30.767/*        0.014/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.073   30.767/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.333   30.767/*        0.014/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.333   30.767/*        0.014/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.074   30.767/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.074   30.767/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.334   30.767/*        0.014/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.074   30.768/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.074   30.768/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.075   30.769/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.074   30.769/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.075   30.770/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.075   30.770/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.075   30.771/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	39.765   30.772/*        0.593/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	40.098   */30.773        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.339   30.773/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.339   30.773/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[14]/RN    1
in_clk(R)->in_clk(R)	39.770   30.775/*        0.590/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	40.337   30.775/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.338   30.776/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	39.276   */30.776        */1.031         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	40.338   30.778/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.339   30.778/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.340   30.778/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.339   30.778/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.340   30.779/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.340   30.780/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.343   30.781/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	39.287   */30.782        */1.032         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	40.347   30.783/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.347   30.783/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.347   30.783/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.347   30.783/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.348   30.783/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.347   30.783/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.348   30.783/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.344   30.784/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.348   30.784/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.346   30.784/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/id_valid_q_reg/RN    1
in_clk(R)->in_clk(R)	39.292   */30.784        */1.032         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	40.347   30.785/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.347   30.785/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.767   30.785/*        0.584/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	40.348   30.785/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.347   30.785/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.347   30.785/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.347   30.785/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.348   30.786/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.347   30.786/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	39.777   30.787/*        0.583/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	40.353   30.788/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.354   30.788/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.354   30.788/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.354   30.788/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.782   30.789/*        0.583/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	39.799   30.791/*        0.566/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	39.311   */30.791        */1.032         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	39.837   30.793/*        0.505/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	39.307   */30.794        */1.035         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	39.848   30.796/*        0.504/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	39.292   */30.796        */1.034         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	40.363   30.797/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.359   30.797/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	39.852   30.797/*        0.504/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	39.316   */30.798        */1.032         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	40.360   30.799/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	39.304   */30.801        */1.034         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	39.777   30.802/*        0.588/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	39.778   30.809/*        0.583/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	40.315   30.815/*        0.034/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.233   30.817/*        0.122/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.311   30.820/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][22]/RN    1
in_clk(R)->in_clk(R)	40.312   30.820/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][7]/RN    1
in_clk(R)->in_clk(R)	40.312   30.820/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][7]/RN    1
in_clk(R)->in_clk(R)	40.312   30.820/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][8]/RN    1
in_clk(R)->in_clk(R)	40.311   30.820/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][25]/RN    1
in_clk(R)->in_clk(R)	40.311   30.820/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][7]/RN    1
in_clk(R)->in_clk(R)	40.311   30.820/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25]/RN    1
in_clk(R)->in_clk(R)	40.312   30.820/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][25]/RN    1
in_clk(R)->in_clk(R)	40.312   30.820/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][22]/RN    1
in_clk(R)->in_clk(R)	40.312   30.821/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][25]/RN    1
in_clk(R)->in_clk(R)	40.312   30.821/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][7]/RN    1
in_clk(R)->in_clk(R)	40.313   30.821/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][22]/RN    1
in_clk(R)->in_clk(R)	40.313   30.821/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][7]/RN    1
in_clk(R)->in_clk(R)	40.313   30.821/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][22]/RN    1
in_clk(R)->in_clk(R)	40.313   30.821/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][8]/RN    1
in_clk(R)->in_clk(R)	40.313   30.821/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][8]/RN    1
in_clk(R)->in_clk(R)	40.313   30.821/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][23]/RN    1
in_clk(R)->in_clk(R)	40.313   30.821/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][7]/RN    1
in_clk(R)->in_clk(R)	40.321   30.822/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/RN    1
in_clk(R)->in_clk(R)	39.759   30.822/*        0.583/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	40.322   30.822/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.259   30.823/*        0.085/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.322   30.823/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.322   30.823/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.322   30.823/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.323   30.823/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.322   30.824/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.322   30.824/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.323   30.824/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.323   30.824/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.323   30.824/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.323   30.824/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.323   30.824/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.323   30.825/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/RN    1
in_clk(R)->in_clk(R)	39.770   30.827/*        0.582/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	39.774   30.828/*        0.582/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	40.310   30.831/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.310   30.831/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.310   30.831/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	39.760   30.832/*        0.583/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	39.774   30.832/*        0.548/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	40.310   30.833/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.305   30.833/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/RN    1
in_clk(R)->in_clk(R)	40.310   30.833/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.305   30.833/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/RN    1
in_clk(R)->in_clk(R)	40.305   30.833/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/RN    1
in_clk(R)->in_clk(R)	40.306   30.833/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/RN    1
in_clk(R)->in_clk(R)	40.306   30.834/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/RN    1
in_clk(R)->in_clk(R)	40.306   30.834/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/RN    1
in_clk(R)->in_clk(R)	40.306   30.834/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/RN    1
in_clk(R)->in_clk(R)	39.784   30.835/*        0.581/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	40.313   30.836/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	39.786   30.837/*        0.548/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	39.790   30.837/*        0.548/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	40.322   30.846/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.322   30.846/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.322   30.846/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.322   30.846/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iParityReceived_reg/RN    1
in_clk(R)->in_clk(R)	40.322   30.846/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.319   30.847/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/RN    1
in_clk(R)->in_clk(R)	40.319   30.847/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/RN    1
in_clk(R)->in_clk(R)	40.319   30.847/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/RN    1
in_clk(R)->in_clk(R)	40.319   30.847/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/RN    1
in_clk(R)->in_clk(R)	40.319   30.847/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/RN    1
in_clk(R)->in_clk(R)	40.319   30.847/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/RN    1
in_clk(R)->in_clk(R)	40.319   30.847/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/RN    1
in_clk(R)->in_clk(R)	40.319   30.847/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/RN    1
in_clk(R)->in_clk(R)	40.319   30.848/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/RN    1
in_clk(R)->in_clk(R)	40.267   */30.848        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]/D    1
in_clk(R)->in_clk(R)	40.319   30.848/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/RN    1
in_clk(R)->in_clk(R)	39.786   30.849/*        0.548/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	40.319   30.849/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/RN    1
in_clk(R)->in_clk(R)	40.325   30.850/*        0.036/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/RN    1
in_clk(R)->in_clk(R)	39.300   */30.850        */1.033         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	39.791   30.850/*        0.547/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	39.324   */30.853        */1.028         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	39.309   */30.854        */1.033         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	39.328   */30.856        */1.028         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	40.326   30.856/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/RN    1
in_clk(R)->in_clk(R)	40.254   30.856/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]/D    1
in_clk(R)->in_clk(R)	40.336   30.856/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.336   30.856/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.332   30.856/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/RN    1
in_clk(R)->in_clk(R)	39.313   */30.856        */1.033         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	39.324   */30.857        */1.028         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	40.337   30.857/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.337   30.857/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.337   30.857/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	39.772   30.857/*        0.581/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	40.333   30.857/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.333   30.857/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/RN    1
in_clk(R)->in_clk(R)	40.337   30.858/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/RN    1
in_clk(R)->in_clk(R)	40.333   30.858/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.333   30.858/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/RN    1
in_clk(R)->in_clk(R)	40.333   30.858/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/RN    1
in_clk(R)->in_clk(R)	40.333   30.858/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/RN    1
in_clk(R)->in_clk(R)	40.333   30.858/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/RN    1
in_clk(R)->in_clk(R)	40.333   30.859/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/RN    1
in_clk(R)->in_clk(R)	39.301   */30.859        */1.032         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	40.339   30.859/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.335   30.859/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.339   30.859/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.340   30.860/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.340   30.860/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.339   30.860/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.333   30.863/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.333   30.863/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.333   30.863/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.342   30.865/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.335   30.866/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.336   30.866/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	39.990   30.868/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	39.990   30.868/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	39.990   30.868/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	39.991   30.869/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	39.990   30.869/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.324   */30.869        */0.046         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	39.991   30.869/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	39.989   30.870/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	39.989   30.870/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	39.991   30.870/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	39.329   */30.870        */1.027         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	39.991   30.870/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	39.991   30.870/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	39.989   30.871/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	39.989   30.871/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	40.346   30.871/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/RN    1
in_clk(R)->in_clk(R)	39.989   30.871/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	40.346   30.872/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/RN    1
in_clk(R)->in_clk(R)	39.989   30.872/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	39.989   30.872/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	40.349   30.873/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RX/PE_reg/RN    1
in_clk(R)->in_clk(R)	39.779   30.884/*        0.578/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	40.308   30.893/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][7]/RN    1
in_clk(R)->in_clk(R)	40.308   30.893/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	40.308   30.893/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	40.308   30.894/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][7]/RN    1
in_clk(R)->in_clk(R)	40.307   30.894/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][15]/RN    1
in_clk(R)->in_clk(R)	40.307   30.894/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16]/RN    1
in_clk(R)->in_clk(R)	40.307   30.894/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][16]/RN    1
in_clk(R)->in_clk(R)	40.308   30.894/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29]/RN    1
in_clk(R)->in_clk(R)	40.308   30.894/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][29]/RN    1
in_clk(R)->in_clk(R)	40.308   30.894/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][16]/RN    1
in_clk(R)->in_clk(R)	40.110   */30.895        */0.254         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.319   30.897/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.319   30.897/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.319   30.897/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.319   30.897/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.970   30.898/*        0.379/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/TE    1
in_clk(R)->in_clk(R)	40.315   30.900/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.315   30.900/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.315   30.900/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	40.315   30.900/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	40.315   30.901/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	40.316   30.901/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.315   30.902/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	39.731   30.902/*        0.591/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	40.315   30.903/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.315   30.903/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	39.743   30.906/*        0.591/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	39.747   30.907/*        0.591/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	40.330   30.907/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/BAUDTICK_reg/RN    1
in_clk(R)->in_clk(R)	40.304   30.908/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/RN    1
in_clk(R)->in_clk(R)	40.305   30.909/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/RN    1
in_clk(R)->in_clk(R)	40.305   30.909/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/RN    1
in_clk(R)->in_clk(R)	40.305   30.909/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/RN    1
in_clk(R)->in_clk(R)	40.304   30.909/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/RN    1
in_clk(R)->in_clk(R)	40.306   30.910/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/RN    1
in_clk(R)->in_clk(R)	39.668   30.910/*        0.655/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	40.306   30.910/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/RN    1
in_clk(R)->in_clk(R)	39.767   30.915/*        0.556/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	40.310   30.915/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.310   30.915/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.310   30.915/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.310   30.915/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.310   30.915/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.310   30.916/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/RN    1
in_clk(R)->in_clk(R)	40.310   30.916/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.339   30.917/*        0.024/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/RN    1
in_clk(R)->in_clk(R)	39.983   30.917/*        0.375/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.983   30.917/*        0.375/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/TE    1
in_clk(R)->in_clk(R)	40.312   30.917/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.312   30.917/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.312   30.917/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.312   30.917/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	39.983   30.917/*        0.375/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.312   30.917/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	39.983   30.917/*        0.375/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.983   30.917/*        0.375/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.312   30.917/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.340   30.918/*        0.024/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/RN    1
in_clk(R)->in_clk(R)	39.778   30.918/*        0.555/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	39.680   30.918/*        0.654/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	40.311   30.919/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	39.783   30.919/*        0.555/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	40.345   30.922/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.074   */30.922        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.345   30.922/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.345   30.923/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.345   30.923/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.292   30.923/*        0.050/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.319   30.924/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/RN    1
in_clk(R)->in_clk(R)	40.346   30.925/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.346   30.925/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.346   30.926/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.346   30.926/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.346   30.926/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.320   30.927/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	39.744   30.927/*        0.590/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	40.324   30.927/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.326   30.929/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/RN    1
in_clk(R)->in_clk(R)	40.326   30.929/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.326   30.929/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/RN    1
in_clk(R)->in_clk(R)	40.326   30.929/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.326   30.929/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/RN    1
in_clk(R)->in_clk(R)	40.326   30.929/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/RN    1
in_clk(R)->in_clk(R)	40.326   30.929/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/RN    1
in_clk(R)->in_clk(R)	40.326   30.930/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/RN    1
in_clk(R)->in_clk(R)	40.354   30.932/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.354   30.932/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.330   30.934/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/RN    1
in_clk(R)->in_clk(R)	39.779   30.940/*        0.555/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	40.309   30.942/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.309   30.942/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.309   30.942/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.309   30.942/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	39.784   30.943/*        0.554/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	40.337   30.943/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_carry_q_reg/RN    1
in_clk(R)->in_clk(R)	40.312   30.944/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.338   30.946/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.345   30.951/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.345   30.952/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	39.750   30.953/*        0.588/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	40.069   30.961/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.070   30.962/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.070   30.962/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.070   30.962/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.304   30.962/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.071   30.963/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.071   30.963/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.071   30.963/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.071   30.964/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.304   30.964/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.304   30.964/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.304   30.964/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.304   30.964/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	40.304   30.964/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.070   30.965/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.071   30.965/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.074   30.965/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.300   30.967/*        0.053/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][7]/RN    1
in_clk(R)->in_clk(R)	40.077   30.968/*        0.292/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	40.074   30.969/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.076   30.969/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.076   30.969/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.075   30.970/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.075   30.970/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.261   30.970/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.305   30.971/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][15]/RN    1
in_clk(R)->in_clk(R)	40.305   30.971/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][15]/RN    1
in_clk(R)->in_clk(R)	40.076   30.972/*        0.293/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.305   30.972/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][16]/RN    1
in_clk(R)->in_clk(R)	40.305   30.972/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][15]/RN    1
in_clk(R)->in_clk(R)	40.076   30.972/*        0.293/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.255   30.972/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.305   30.972/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16]/RN    1
in_clk(R)->in_clk(R)	40.306   30.972/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15]/RN    1
in_clk(R)->in_clk(R)	40.306   30.973/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12]/RN    1
in_clk(R)->in_clk(R)	40.306   30.973/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][16]/RN    1
in_clk(R)->in_clk(R)	40.306   30.974/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/RN    1
in_clk(R)->in_clk(R)	40.307   30.974/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16]/RN    1
in_clk(R)->in_clk(R)	40.307   30.974/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][15]/RN    1
in_clk(R)->in_clk(R)	40.307   30.974/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15]/RN    1
in_clk(R)->in_clk(R)	40.307   30.974/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15]/RN    1
in_clk(R)->in_clk(R)	40.307   30.974/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29]/RN    1
in_clk(R)->in_clk(R)	40.307   30.974/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][29]/RN    1
in_clk(R)->in_clk(R)	40.309   30.976/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][22]/RN    1
in_clk(R)->in_clk(R)	40.346   30.977/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/RN    1
in_clk(R)->in_clk(R)	40.345   30.977/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.346   30.977/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.346   30.977/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	40.346   30.977/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.346   30.977/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.346   30.977/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.346   30.977/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.346   30.978/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.346   30.978/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.346   30.978/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.346   30.978/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.348   30.980/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.043   30.980/*        0.310/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.043   30.980/*        0.310/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	40.043   30.980/*        0.310/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.043   30.980/*        0.310/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.043   30.981/*        0.310/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	40.273   30.984/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]/D    1
in_clk(R)->in_clk(R)	39.655   30.996/*        0.667/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	40.252   30.997/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]/D    1
in_clk(R)->in_clk(R)	40.289   31.001/*        0.053/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	39.667   31.001/*        0.667/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	40.315   31.002/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/RN    1
in_clk(R)->in_clk(R)	39.672   31.003/*        0.667/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	40.067   31.005/*        0.298/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	40.067   31.005/*        0.298/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.346   31.005/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.346   31.005/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.346   31.005/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.067   31.005/*        0.298/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.067   31.006/*        0.298/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.317   31.006/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.067   31.006/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.347   31.006/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.318   31.006/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.347   31.006/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.318   31.007/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.318   31.007/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.067   31.007/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.318   31.007/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.318   31.007/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.318   31.008/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.066   31.008/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.067   31.008/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.067   31.008/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.318   31.009/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.322   31.009/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/RN    1
in_clk(R)->in_clk(R)	40.322   31.009/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/RN    1
in_clk(R)->in_clk(R)	40.322   31.009/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/RN    1
in_clk(R)->in_clk(R)	40.321   31.010/*        0.041/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.321   31.010/*        0.041/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.322   31.010/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/RN    1
in_clk(R)->in_clk(R)	40.323   31.011/*        0.039/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.323   31.012/*        0.039/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.352   31.012/*        0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.667   31.012/*        0.667/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	39.672   31.013/*        0.666/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	40.264   31.014/*        0.085/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]/D    1
in_clk(R)->in_clk(R)	40.290   31.014/*        0.075/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.292   31.016/*        0.072/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.292   31.016/*        0.072/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.292   31.016/*        0.072/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.292   31.017/*        0.072/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.292   31.017/*        0.072/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.292   31.017/*        0.072/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.311   31.018/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	40.311   31.018/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][12]/RN    1
in_clk(R)->in_clk(R)	40.306   31.020/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.306   31.020/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.306   31.020/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.306   31.020/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.308   31.021/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.309   31.021/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.309   31.021/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.308   31.021/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.308   31.021/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.309   31.021/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.307   31.021/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.308   31.022/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.309   31.022/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.317   31.023/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	40.317   31.023/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][9]/RN    1
in_clk(R)->in_clk(R)	40.317   31.023/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][12]/RN    1
in_clk(R)->in_clk(R)	40.317   31.024/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][12]/RN    1
in_clk(R)->in_clk(R)	40.317   31.024/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	40.317   31.024/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][12]/RN    1
in_clk(R)->in_clk(R)	40.318   31.024/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	40.365   31.024/*        -0.001/*        top_inst_peripherals_i/apb_uart_i/RTSN_reg/SN    1
in_clk(R)->in_clk(R)	40.318   31.024/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	40.366   31.024/*        -0.001/*        top_inst_peripherals_i/apb_uart_i/DTRN_reg/SN    1
in_clk(R)->in_clk(R)	40.318   31.024/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	40.318   31.024/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	40.317   31.025/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][12]/RN    1
in_clk(R)->in_clk(R)	40.318   31.025/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	40.318   31.025/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	40.318   31.025/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.044   31.026/*        0.309/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.044   31.026/*        0.309/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.044   31.026/*        0.309/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	39.762   31.026/*        0.561/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	40.044   31.027/*        0.309/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	40.044   31.027/*        0.309/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	39.758   31.029/*        0.585/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	40.211   31.029/*        0.147/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]/D    1
in_clk(R)->in_clk(R)	39.773   31.030/*        0.560/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	40.306   31.031/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/boot_done_q_reg/RN    1
in_clk(R)->in_clk(R)	40.372   31.031/*        -0.003/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.344   31.032/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.778   31.032/*        0.560/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	39.749   31.036/*        0.574/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	40.239   31.036/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.239   31.036/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.239   31.036/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.276   31.037/*        0.074/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]/D    1
in_clk(R)->in_clk(R)	40.239   31.037/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.239   31.037/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.239   31.037/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.239   31.038/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.239   31.038/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.239   31.038/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.239   31.038/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.239   31.038/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	39.760   31.040/*        0.573/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	39.765   31.041/*        0.573/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	39.769   31.043/*        0.584/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	40.271   31.045/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22]/RN    1
in_clk(R)->in_clk(R)	40.271   31.045/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29]/RN    1
in_clk(R)->in_clk(R)	40.271   31.046/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][7]/RN    1
in_clk(R)->in_clk(R)	39.774   31.047/*        0.560/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	39.778   31.048/*        0.560/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	40.067   31.050/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	40.276   31.050/*        0.077/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	40.067   31.050/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.278   31.052/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][12]/RN    1
in_clk(R)->in_clk(R)	40.278   31.052/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29]/RN    1
in_clk(R)->in_clk(R)	40.278   31.052/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29]/RN    1
in_clk(R)->in_clk(R)	40.278   31.052/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	40.068   31.052/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.067   31.052/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.067   31.053/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.067   31.053/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.067   31.053/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.067   31.054/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.067   31.054/*        0.297/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.342   31.054/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	40.343   31.054/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.342   31.054/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/RN    1
in_clk(R)->in_clk(R)	40.342   31.054/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.342   31.055/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	39.774   31.057/*        0.583/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	40.333   31.058/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.333   31.058/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.333   31.059/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.313   */31.059        */0.057         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	39.765   31.061/*        0.573/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	39.761   31.061/*        0.573/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	40.264   31.062/*        0.099/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.000   31.062/*        0.369/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.000   31.063/*        0.369/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.264   31.063/*        0.099/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.264   31.063/*        0.099/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.002   31.064/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	40.002   31.064/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.001   31.065/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.002   31.065/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.003   31.066/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.003   31.066/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.002   31.066/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.002   31.066/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.003   31.067/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.002   31.067/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.001   31.067/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.001   31.070/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	40.001   31.070/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	40.001   31.071/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	40.001   31.071/*        0.368/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	39.752   31.072/*        0.571/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	39.769   31.075/*        0.573/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	40.088   31.076/*        0.287/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	39.764   31.076/*        0.570/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	39.762   31.077/*        0.571/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	39.780   31.078/*        0.572/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	39.769   31.078/*        0.570/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	39.767   31.079/*        0.572/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	40.139   31.079/*        0.171/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/D    1
in_clk(R)->in_clk(R)	39.784   31.079/*        0.572/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	39.755   31.086/*        0.567/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	40.306   31.088/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][9]/RN    1
in_clk(R)->in_clk(R)	40.254   31.088/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	40.306   31.088/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][9]/RN    1
in_clk(R)->in_clk(R)	40.306   31.088/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][16]/RN    1
in_clk(R)->in_clk(R)	40.306   31.088/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][16]/RN    1
in_clk(R)->in_clk(R)	40.254   31.088/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	40.306   31.088/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][9]/RN    1
in_clk(R)->in_clk(R)	40.306   31.088/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][9]/RN    1
in_clk(R)->in_clk(R)	40.306   31.088/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][9]/RN    1
in_clk(R)->in_clk(R)	40.306   31.088/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][16]/RN    1
in_clk(R)->in_clk(R)	40.306   31.088/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][16]/RN    1
in_clk(R)->in_clk(R)	40.306   31.089/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][16]/RN    1
in_clk(R)->in_clk(R)	40.306   31.089/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][15]/RN    1
in_clk(R)->in_clk(R)	40.306   31.089/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][15]/RN    1
in_clk(R)->in_clk(R)	40.306   31.089/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][15]/RN    1
in_clk(R)->in_clk(R)	40.306   31.089/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][16]/RN    1
in_clk(R)->in_clk(R)	40.306   31.089/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][15]/RN    1
in_clk(R)->in_clk(R)	40.255   31.089/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.306   31.089/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][15]/RN    1
in_clk(R)->in_clk(R)	40.306   31.089/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][26]/RN    1
in_clk(R)->in_clk(R)	40.255   31.089/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.254   31.089/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	40.256   31.089/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.767   31.089/*        0.567/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	39.772   31.091/*        0.567/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	39.973   31.094/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	39.973   31.094/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	39.972   31.094/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	39.973   31.094/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	39.972   31.094/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	39.972   31.094/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	39.972   31.094/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.312   31.094/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][12]/RN    1
in_clk(R)->in_clk(R)	39.973   31.094/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	39.972   31.094/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.313   31.095/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	39.972   31.095/*        0.391/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.263   31.097/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	40.263   31.097/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	40.263   31.097/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	40.263   31.097/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	40.263   31.097/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	40.264   31.098/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	40.264   31.099/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	40.102   */31.099        */0.262         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.308   31.099/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.308   31.099/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.264   31.100/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	39.793   31.100/*        0.557/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	40.072   31.100/*        0.296/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.072   31.101/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	39.804   31.103/*        0.557/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	40.073   31.103/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.073   31.103/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.313   31.103/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.313   31.104/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.313   31.104/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.313   31.104/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.313   31.104/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.313   31.104/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.313   31.104/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.313   31.104/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.073   31.104/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	39.808   31.104/*        0.557/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	40.269   31.104/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	40.073   31.104/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.308   31.105/*        0.061/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.308   31.105/*        0.061/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.073   31.106/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.269   31.106/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	40.269   31.106/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	40.269   31.106/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	40.315   31.106/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.073   31.106/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.269   31.106/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	40.073   31.106/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.084   31.111/*        0.290/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	40.085   31.111/*        0.290/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.084   31.111/*        0.290/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.084   31.111/*        0.290/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	40.085   31.111/*        0.290/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.085   31.111/*        0.290/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	40.085   31.112/*        0.290/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	39.768   31.112/*        0.566/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	39.772   31.113/*        0.566/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	40.277   31.117/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]/D    1
in_clk(R)->in_clk(R)	39.995   31.117/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	39.995   31.118/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	39.995   31.118/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	39.995   31.119/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	39.995   31.121/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	39.994   31.122/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	39.994   31.122/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	39.804   31.123/*        0.556/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	39.995   31.124/*        0.380/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.335   31.126/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.335   31.126/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.139   31.127/*        0.171/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/D    1
in_clk(R)->in_clk(R)	39.980   31.138/*        0.383/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	39.980   31.138/*        0.383/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	39.980   31.138/*        0.383/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	39.980   31.138/*        0.383/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	39.981   31.138/*        0.383/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	39.980   31.138/*        0.383/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	39.981   31.138/*        0.383/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	39.981   31.138/*        0.383/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	39.981   31.138/*        0.383/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	39.811   31.148/*        0.554/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	40.005   31.155/*        0.304/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.006   31.155/*        0.304/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.005   31.155/*        0.304/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.006   31.155/*        0.304/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.006   31.155/*        0.304/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.006   31.155/*        0.304/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.006   31.155/*        0.304/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.009   31.158/*        0.301/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.009   31.158/*        0.301/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.009   31.158/*        0.301/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.003   31.161/*        0.372/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.003   31.161/*        0.372/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.003   31.161/*        0.372/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.002   31.162/*        0.372/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.003   31.163/*        0.372/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.003   31.163/*        0.372/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.003   31.163/*        0.372/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.003   31.164/*        0.372/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.302   31.166/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.310   31.168/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][28]/RN    1
in_clk(R)->in_clk(R)	40.311   31.168/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][26]/RN    1
in_clk(R)->in_clk(R)	40.311   31.168/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][28]/RN    1
in_clk(R)->in_clk(R)	39.960   31.168/*        0.397/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.311   31.168/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][31]/RN    1
in_clk(R)->in_clk(R)	40.302   31.168/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	39.960   31.168/*        0.397/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.311   31.168/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][31]/RN    1
in_clk(R)->in_clk(R)	40.311   31.168/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][27]/RN    1
in_clk(R)->in_clk(R)	39.960   31.169/*        0.397/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.311   31.169/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][27]/RN    1
in_clk(R)->in_clk(R)	40.311   31.169/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][27]/RN    1
in_clk(R)->in_clk(R)	40.311   31.169/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][31]/RN    1
in_clk(R)->in_clk(R)	40.311   31.169/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][26]/RN    1
in_clk(R)->in_clk(R)	39.960   31.169/*        0.397/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	39.960   31.169/*        0.397/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.311   31.169/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][27]/RN    1
in_clk(R)->in_clk(R)	40.311   31.169/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][31]/RN    1
in_clk(R)->in_clk(R)	40.311   31.169/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][26]/RN    1
in_clk(R)->in_clk(R)	39.960   31.169/*        0.397/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.310   31.170/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][15]/RN    1
in_clk(R)->in_clk(R)	40.309   31.172/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][14]/RN    1
in_clk(R)->in_clk(R)	40.310   31.172/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][14]/RN    1
in_clk(R)->in_clk(R)	40.310   31.172/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][14]/RN    1
in_clk(R)->in_clk(R)	40.310   31.173/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][17]/RN    1
in_clk(R)->in_clk(R)	40.310   31.173/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][17]/RN    1
in_clk(R)->in_clk(R)	40.313   31.173/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][28]/RN    1
in_clk(R)->in_clk(R)	40.310   31.173/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][19]/RN    1
in_clk(R)->in_clk(R)	40.313   31.173/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][27]/RN    1
in_clk(R)->in_clk(R)	40.313   31.173/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][26]/RN    1
in_clk(R)->in_clk(R)	40.313   31.173/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][11]/RN    1
in_clk(R)->in_clk(R)	40.313   31.173/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][28]/RN    1
in_clk(R)->in_clk(R)	40.311   31.173/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][6]/RN    1
in_clk(R)->in_clk(R)	40.313   31.174/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][10]/RN    1
in_clk(R)->in_clk(R)	40.310   31.174/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][19]/RN    1
in_clk(R)->in_clk(R)	40.311   31.174/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/RN    1
in_clk(R)->in_clk(R)	40.311   31.174/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][6]/RN    1
in_clk(R)->in_clk(R)	40.311   31.174/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][18]/RN    1
in_clk(R)->in_clk(R)	40.308   31.174/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.309   31.174/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.309   31.175/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.309   31.175/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.308   31.175/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.310   31.176/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.318   31.178/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][10]/RN    1
in_clk(R)->in_clk(R)	40.323   31.182/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][27]/RN    1
in_clk(R)->in_clk(R)	40.323   31.182/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][28]/RN    1
in_clk(R)->in_clk(R)	40.323   31.182/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][13]/RN    1
in_clk(R)->in_clk(R)	40.324   31.183/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][31]/RN    1
in_clk(R)->in_clk(R)	40.324   31.183/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][26]/RN    1
in_clk(R)->in_clk(R)	40.324   31.184/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][28]/RN    1
in_clk(R)->in_clk(R)	40.321   31.184/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][20]/RN    1
in_clk(R)->in_clk(R)	40.321   31.184/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][20]/RN    1
in_clk(R)->in_clk(R)	40.324   31.185/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][31]/RN    1
in_clk(R)->in_clk(R)	40.321   31.185/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][30]/RN    1
in_clk(R)->in_clk(R)	40.321   31.185/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][18]/RN    1
in_clk(R)->in_clk(R)	40.324   31.185/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][10]/RN    1
in_clk(R)->in_clk(R)	40.324   31.185/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][28]/RN    1
in_clk(R)->in_clk(R)	40.324   31.185/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][13]/RN    1
in_clk(R)->in_clk(R)	40.321   31.185/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][30]/RN    1
in_clk(R)->in_clk(R)	40.328   31.192/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.329   31.193/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.329   31.193/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.329   31.195/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.303   31.197/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][20]/RN    1
in_clk(R)->in_clk(R)	40.303   31.197/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25]/RN    1
in_clk(R)->in_clk(R)	40.303   31.198/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][30]/RN    1
in_clk(R)->in_clk(R)	40.303   31.198/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][18]/RN    1
in_clk(R)->in_clk(R)	40.303   31.198/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][19]/RN    1
in_clk(R)->in_clk(R)	40.303   31.198/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][6]/RN    1
in_clk(R)->in_clk(R)	40.303   31.198/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25]/RN    1
in_clk(R)->in_clk(R)	40.303   31.198/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][6]/RN    1
in_clk(R)->in_clk(R)	40.303   31.198/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][25]/RN    1
in_clk(R)->in_clk(R)	40.303   31.198/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][25]/RN    1
in_clk(R)->in_clk(R)	40.303   31.199/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][19]/RN    1
in_clk(R)->in_clk(R)	39.985   31.199/*        0.384/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.302   31.203/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	40.302   31.203/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.302   31.203/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.302   31.204/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.302   31.204/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.312   31.206/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][20]/RN    1
in_clk(R)->in_clk(R)	40.313   31.206/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][30]/RN    1
in_clk(R)->in_clk(R)	40.313   31.207/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][30]/RN    1
in_clk(R)->in_clk(R)	40.313   31.207/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][20]/RN    1
in_clk(R)->in_clk(R)	40.313   31.207/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][18]/RN    1
in_clk(R)->in_clk(R)	40.313   31.207/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][18]/RN    1
in_clk(R)->in_clk(R)	40.316   31.210/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	40.311   31.211/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.292   31.211/*        0.062/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.311   31.211/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	40.311   31.211/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.312   31.211/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.312   31.212/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.312   31.212/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	40.312   31.212/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	40.006   31.215/*        0.373/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.006   31.215/*        0.373/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.006   31.215/*        0.373/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.006   31.216/*        0.373/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.006   31.217/*        0.373/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.006   31.218/*        0.373/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.006   31.218/*        0.373/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.006   31.221/*        0.373/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.006   31.222/*        0.373/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.082   */31.232        */0.268         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.369   31.233/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.369   31.233/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.369   31.233/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.369   31.233/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.369   31.233/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.369   31.233/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.340   31.240/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/RN    1
in_clk(R)->in_clk(R)	40.269   31.242/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][10]/RN    1
in_clk(R)->in_clk(R)	40.345   31.244/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.344   31.244/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.143   31.245/*        0.167/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.307   31.246/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][17]/RN    1
in_clk(R)->in_clk(R)	40.307   31.246/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][19]/RN    1
in_clk(R)->in_clk(R)	40.346   31.246/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/RN    1
in_clk(R)->in_clk(R)	40.307   31.246/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][24]/RN    1
in_clk(R)->in_clk(R)	40.307   31.246/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][24]/RN    1
in_clk(R)->in_clk(R)	40.307   31.246/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][24]/RN    1
in_clk(R)->in_clk(R)	40.307   31.246/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][19]/RN    1
in_clk(R)->in_clk(R)	40.307   31.246/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][17]/RN    1
in_clk(R)->in_clk(R)	40.308   31.247/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][24]/RN    1
in_clk(R)->in_clk(R)	40.308   31.247/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][19]/RN    1
in_clk(R)->in_clk(R)	40.347   31.247/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg/RN    1
in_clk(R)->in_clk(R)	40.274   31.248/*        0.086/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][11]/RN    1
in_clk(R)->in_clk(R)	40.292   31.249/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.080   */31.250        */0.273         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.293   31.250/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.311   31.250/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][19]/RN    1
in_clk(R)->in_clk(R)	40.293   31.250/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.293   31.250/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.312   31.251/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][6]/RN    1
in_clk(R)->in_clk(R)	40.312   31.251/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][17]/RN    1
in_clk(R)->in_clk(R)	40.312   31.251/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][17]/RN    1
in_clk(R)->in_clk(R)	40.313   31.252/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][30]/RN    1
in_clk(R)->in_clk(R)	40.312   31.252/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][6]/RN    1
in_clk(R)->in_clk(R)	40.312   31.252/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][6]/RN    1
in_clk(R)->in_clk(R)	40.312   31.252/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][6]/RN    1
in_clk(R)->in_clk(R)	40.312   31.252/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][30]/RN    1
in_clk(R)->in_clk(R)	40.313   31.252/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][20]/RN    1
in_clk(R)->in_clk(R)	40.313   31.253/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][18]/RN    1
in_clk(R)->in_clk(R)	40.312   31.253/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][20]/RN    1
in_clk(R)->in_clk(R)	40.280   31.254/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][11]/RN    1
in_clk(R)->in_clk(R)	40.281   31.254/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][10]/RN    1
in_clk(R)->in_clk(R)	40.280   31.255/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][11]/RN    1
in_clk(R)->in_clk(R)	40.281   31.255/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][11]/RN    1
in_clk(R)->in_clk(R)	40.281   31.255/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][11]/RN    1
in_clk(R)->in_clk(R)	40.281   31.255/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][11]/RN    1
in_clk(R)->in_clk(R)	40.281   31.255/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][10]/RN    1
in_clk(R)->in_clk(R)	40.318   31.256/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][30]/RN    1
in_clk(R)->in_clk(R)	40.318   31.256/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][20]/RN    1
in_clk(R)->in_clk(R)	40.319   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][30]/RN    1
in_clk(R)->in_clk(R)	40.319   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][18]/RN    1
in_clk(R)->in_clk(R)	40.318   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][20]/RN    1
in_clk(R)->in_clk(R)	40.319   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][14]/RN    1
in_clk(R)->in_clk(R)	40.319   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][20]/RN    1
in_clk(R)->in_clk(R)	40.319   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][20]/RN    1
in_clk(R)->in_clk(R)	40.319   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][18]/RN    1
in_clk(R)->in_clk(R)	40.319   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][30]/RN    1
in_clk(R)->in_clk(R)	40.319   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][30]/RN    1
in_clk(R)->in_clk(R)	40.317   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][20]/RN    1
in_clk(R)->in_clk(R)	40.319   31.257/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][18]/RN    1
in_clk(R)->in_clk(R)	40.318   31.258/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][18]/RN    1
in_clk(R)->in_clk(R)	40.318   31.258/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][20]/RN    1
in_clk(R)->in_clk(R)	40.318   31.258/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][30]/RN    1
in_clk(R)->in_clk(R)	40.318   31.259/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][18]/RN    1
in_clk(R)->in_clk(R)	40.318   31.259/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][18]/RN    1
in_clk(R)->in_clk(R)	40.223   31.264/*        0.148/*         top_inst_core_region_i/data_ram_mux_i/port1_rvalid_o_reg/D    1
in_clk(R)->in_clk(R)	40.078   */31.264        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.298   31.271/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][7]/RN    1
in_clk(R)->in_clk(R)	40.298   31.271/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][22]/RN    1
in_clk(R)->in_clk(R)	40.298   31.272/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][17]/RN    1
in_clk(R)->in_clk(R)	40.298   31.272/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22]/RN    1
in_clk(R)->in_clk(R)	40.298   31.272/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][17]/RN    1
in_clk(R)->in_clk(R)	40.303   31.275/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22]/RN    1
in_clk(R)->in_clk(R)	40.305   31.278/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][22]/RN    1
in_clk(R)->in_clk(R)	40.307   31.280/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	40.305   31.280/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][23]/RN    1
in_clk(R)->in_clk(R)	40.308   31.280/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	40.308   31.281/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][22]/RN    1
in_clk(R)->in_clk(R)	40.308   31.281/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29]/RN    1
in_clk(R)->in_clk(R)	40.308   31.281/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][22]/RN    1
in_clk(R)->in_clk(R)	40.307   31.281/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][24]/RN    1
in_clk(R)->in_clk(R)	40.308   31.281/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][24]/RN    1
in_clk(R)->in_clk(R)	40.308   31.282/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][23]/RN    1
in_clk(R)->in_clk(R)	40.307   31.283/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	40.308   31.284/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.309   31.285/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.304   31.285/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.304   31.285/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.309   31.286/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.304   31.286/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.304   31.286/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.304   31.287/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.304   31.287/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.312   31.293/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.312   31.294/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.312   31.294/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.312   31.294/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.319   31.295/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.319   31.296/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	40.320   31.296/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.320   31.296/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.320   31.296/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.320   31.296/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.320   31.296/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.314   31.297/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.320   31.297/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.314   31.297/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.314   31.297/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.320   31.297/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.319   31.297/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.314   31.297/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.314   31.298/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.328   31.305/*        0.029/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.328   31.305/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.328   31.305/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.068   31.317/*        0.299/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.069   31.317/*        0.299/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.068   31.317/*        0.299/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.069   31.319/*        0.299/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.069   31.319/*        0.299/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.069   31.319/*        0.299/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.070   31.322/*        0.299/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.070   31.323/*        0.299/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.081   31.328/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	40.081   31.328/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.081   31.328/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.081   31.328/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.081   31.328/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.081   31.328/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	40.081   31.328/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	40.080   31.328/*        0.294/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.346   31.329/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.346   31.330/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.310   31.331/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	40.310   31.332/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][8]/RN    1
in_clk(R)->in_clk(R)	40.310   31.332/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	40.312   31.332/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][18]/RN    1
in_clk(R)->in_clk(R)	40.312   31.332/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][30]/RN    1
in_clk(R)->in_clk(R)	40.310   31.332/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	40.312   31.333/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][20]/RN    1
in_clk(R)->in_clk(R)	40.312   31.333/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][18]/RN    1
in_clk(R)->in_clk(R)	40.316   31.337/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][30]/RN    1
in_clk(R)->in_clk(R)	40.316   31.337/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][18]/RN    1
in_clk(R)->in_clk(R)	40.316   31.337/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][20]/RN    1
in_clk(R)->in_clk(R)	40.317   31.338/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][30]/RN    1
in_clk(R)->in_clk(R)	40.316   31.338/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][20]/RN    1
in_clk(R)->in_clk(R)	40.317   31.338/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	40.316   31.339/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	40.317   31.339/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][30]/RN    1
in_clk(R)->in_clk(R)	40.317   31.339/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][8]/RN    1
in_clk(R)->in_clk(R)	40.317   31.340/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	40.090   31.344/*        0.289/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.090   31.345/*        0.289/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.091   31.345/*        0.289/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.091   31.345/*        0.289/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.330   31.347/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	40.330   31.347/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	40.330   31.347/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/RN    1
in_clk(R)->in_clk(R)	40.330   31.347/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/RN    1
in_clk(R)->in_clk(R)	40.330   31.347/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/RN    1
in_clk(R)->in_clk(R)	40.330   31.347/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/RN    1
in_clk(R)->in_clk(R)	40.330   31.347/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	40.373   31.350/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.335   31.351/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/RN    1
in_clk(R)->in_clk(R)	40.335   31.352/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	40.335   31.352/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/RN    1
in_clk(R)->in_clk(R)	40.335   31.352/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/RN    1
in_clk(R)->in_clk(R)	40.375   31.352/*        -0.004/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.335   31.352/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	40.335   31.352/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/RN    1
in_clk(R)->in_clk(R)	40.375   31.352/*        -0.004/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.375   31.352/*        -0.004/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.335   31.353/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	40.335   31.353/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	40.335   31.353/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/RN    1
in_clk(R)->in_clk(R)	40.335   31.353/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/RN    1
in_clk(R)->in_clk(R)	40.335   31.353/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	40.138   31.355/*        0.172/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.302   31.363/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.302   31.363/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.302   31.363/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.302   31.363/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.340   31.364/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/RN    1
in_clk(R)->in_clk(R)	40.340   31.364/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/RN    1
in_clk(R)->in_clk(R)	40.340   31.364/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	40.340   31.364/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/RN    1
in_clk(R)->in_clk(R)	40.340   31.364/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	40.284   31.364/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][24]/RN    1
in_clk(R)->in_clk(R)	40.284   31.364/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][14]/RN    1
in_clk(R)->in_clk(R)	40.284   31.364/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][23]/RN    1
in_clk(R)->in_clk(R)	40.284   31.364/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][14]/RN    1
in_clk(R)->in_clk(R)	40.284   31.364/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	40.284   31.364/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][23]/RN    1
in_clk(R)->in_clk(R)	40.284   31.365/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][10]/RN    1
in_clk(R)->in_clk(R)	40.284   31.365/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][10]/RN    1
in_clk(R)->in_clk(R)	40.341   31.369/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	40.341   31.369/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	40.311   31.372/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.311   31.373/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.311   31.373/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.349   31.374/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.349   31.374/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.311   31.376/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.353   31.378/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	40.317   31.378/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.317   31.379/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.316   31.379/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.317   31.379/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	40.318   31.380/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.318   31.380/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.319   31.380/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.319   31.380/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.357   31.381/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/RN    1
in_clk(R)->in_clk(R)	40.357   31.381/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	40.317   31.382/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.360   31.384/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.360   31.384/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.359   31.386/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/RN    1
in_clk(R)->in_clk(R)	40.363   31.388/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.362   31.389/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	39.974   31.397/*        0.382/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	39.975   31.397/*        0.382/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	39.975   31.397/*        0.382/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	39.975   31.397/*        0.382/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	39.975   31.397/*        0.382/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.299   31.410/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][27]/RN    1
in_clk(R)->in_clk(R)	40.299   31.410/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27]/RN    1
in_clk(R)->in_clk(R)	40.299   31.410/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][31]/RN    1
in_clk(R)->in_clk(R)	40.301   31.412/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	40.302   31.413/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][31]/RN    1
in_clk(R)->in_clk(R)	40.302   31.414/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26]/RN    1
in_clk(R)->in_clk(R)	40.301   31.414/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][26]/RN    1
in_clk(R)->in_clk(R)	40.301   31.414/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][26]/RN    1
in_clk(R)->in_clk(R)	40.302   31.414/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26]/RN    1
in_clk(R)->in_clk(R)	40.301   31.415/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][12]/RN    1
in_clk(R)->in_clk(R)	40.301   31.415/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][12]/RN    1
in_clk(R)->in_clk(R)	40.301   31.415/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][26]/RN    1
in_clk(R)->in_clk(R)	40.319   31.416/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	40.276   31.419/*        0.079/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.319   31.421/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][8]/RN    1
in_clk(R)->in_clk(R)	40.320   31.421/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][8]/RN    1
in_clk(R)->in_clk(R)	40.329   31.424/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/RN    1
in_clk(R)->in_clk(R)	40.307   31.424/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][29]/RN    1
in_clk(R)->in_clk(R)	40.136   31.424/*        0.174/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.307   31.425/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][21]/RN    1
in_clk(R)->in_clk(R)	40.329   31.425/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	40.307   31.426/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][21]/RN    1
in_clk(R)->in_clk(R)	40.329   31.426/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/RN    1
in_clk(R)->in_clk(R)	40.308   31.426/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][25]/RN    1
in_clk(R)->in_clk(R)	40.308   31.426/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][29]/RN    1
in_clk(R)->in_clk(R)	40.314   31.428/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][12]/RN    1
in_clk(R)->in_clk(R)	40.314   31.428/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26]/RN    1
in_clk(R)->in_clk(R)	40.315   31.428/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][26]/RN    1
in_clk(R)->in_clk(R)	40.333   31.429/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	40.333   31.430/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	40.313   31.430/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][10]/RN    1
in_clk(R)->in_clk(R)	40.069   */31.430        */0.284         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.314   31.431/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][13]/RN    1
in_clk(R)->in_clk(R)	40.314   31.431/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][10]/RN    1
in_clk(R)->in_clk(R)	40.314   31.431/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][13]/RN    1
in_clk(R)->in_clk(R)	40.314   31.431/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][21]/RN    1
in_clk(R)->in_clk(R)	40.314   31.432/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][25]/RN    1
in_clk(R)->in_clk(R)	40.314   31.432/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][13]/RN    1
in_clk(R)->in_clk(R)	40.314   31.432/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][29]/RN    1
in_clk(R)->in_clk(R)	40.314   31.432/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][13]/RN    1
in_clk(R)->in_clk(R)	40.321   31.432/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	40.321   31.432/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][28]/RN    1
in_clk(R)->in_clk(R)	40.321   31.432/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28]/RN    1
in_clk(R)->in_clk(R)	40.314   31.432/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][21]/RN    1
in_clk(R)->in_clk(R)	40.314   31.432/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][25]/RN    1
in_clk(R)->in_clk(R)	40.322   31.433/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/RN    1
in_clk(R)->in_clk(R)	40.320   31.437/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][11]/RN    1
in_clk(R)->in_clk(R)	40.337   31.437/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	40.321   31.438/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][13]/RN    1
in_clk(R)->in_clk(R)	40.321   31.438/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][13]/RN    1
in_clk(R)->in_clk(R)	40.020   31.443/*        0.359/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.348   31.443/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	40.020   31.443/*        0.359/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.020   31.443/*        0.359/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.020   31.443/*        0.359/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.020   31.443/*        0.359/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.348   31.443/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	40.348   31.443/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	40.348   31.443/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	40.348   31.444/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	40.343   31.444/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	40.343   31.444/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	40.348   31.444/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	40.343   31.444/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	40.343   31.444/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	40.343   31.444/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	40.349   31.444/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	40.020   31.445/*        0.359/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.343   31.445/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	40.350   31.445/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	40.349   31.445/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	40.349   31.445/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	40.343   31.445/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	40.021   31.446/*        0.359/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.255   31.448/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.353   31.454/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	40.360   31.461/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	40.360   31.461/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/RN    1
in_clk(R)->in_clk(R)	40.328   31.466/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/RN    1
in_clk(R)->in_clk(R)	40.328   31.466/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/RN    1
in_clk(R)->in_clk(R)	40.328   31.466/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/RN    1
in_clk(R)->in_clk(R)	40.328   31.466/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/RN    1
in_clk(R)->in_clk(R)	40.319   31.466/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	40.328   31.467/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/RN    1
in_clk(R)->in_clk(R)	40.328   31.468/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/RN    1
in_clk(R)->in_clk(R)	40.328   31.468/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/RN    1
in_clk(R)->in_clk(R)	40.328   31.468/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/RN    1
in_clk(R)->in_clk(R)	40.334   31.471/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/RN    1
in_clk(R)->in_clk(R)	40.334   31.472/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/RN    1
in_clk(R)->in_clk(R)	40.138   31.475/*        0.172/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.339   31.476/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/RN    1
in_clk(R)->in_clk(R)	40.338   31.476/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/RN    1
in_clk(R)->in_clk(R)	40.339   31.476/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/RN    1
in_clk(R)->in_clk(R)	40.339   31.476/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/RN    1
in_clk(R)->in_clk(R)	40.339   31.476/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/RN    1
in_clk(R)->in_clk(R)	40.339   31.477/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/RN    1
in_clk(R)->in_clk(R)	40.339   31.477/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/RN    1
in_clk(R)->in_clk(R)	40.327   31.481/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/RN    1
in_clk(R)->in_clk(R)	40.327   31.481/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/RN    1
in_clk(R)->in_clk(R)	40.327   31.481/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/RN    1
in_clk(R)->in_clk(R)	40.327   31.481/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/RN    1
in_clk(R)->in_clk(R)	40.327   31.482/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/RN    1
in_clk(R)->in_clk(R)	40.327   31.482/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/RN    1
in_clk(R)->in_clk(R)	40.327   31.482/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/RN    1
in_clk(R)->in_clk(R)	40.350   31.487/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/RN    1
in_clk(R)->in_clk(R)	40.303   31.490/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][24]/RN    1
in_clk(R)->in_clk(R)	40.304   31.490/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][24]/RN    1
in_clk(R)->in_clk(R)	40.304   31.490/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][24]/RN    1
in_clk(R)->in_clk(R)	40.265   31.491/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	40.345   31.491/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.304   31.492/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][17]/RN    1
in_clk(R)->in_clk(R)	40.354   31.492/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/RN    1
in_clk(R)->in_clk(R)	40.304   31.492/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][17]/RN    1
in_clk(R)->in_clk(R)	40.119   */31.497        */0.191         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.345   31.501/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/RN    1
in_clk(R)->in_clk(R)	40.345   31.501/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/RN    1
in_clk(R)->in_clk(R)	40.345   31.501/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/RN    1
in_clk(R)->in_clk(R)	40.303   31.501/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][12]/RN    1
in_clk(R)->in_clk(R)	40.345   31.501/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/RN    1
in_clk(R)->in_clk(R)	40.303   31.501/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12]/RN    1
in_clk(R)->in_clk(R)	40.303   31.501/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26]/RN    1
in_clk(R)->in_clk(R)	40.345   31.501/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/RN    1
in_clk(R)->in_clk(R)	40.304   31.501/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][12]/RN    1
in_clk(R)->in_clk(R)	40.304   31.501/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	40.304   31.502/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][19]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][17]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][6]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][17]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][14]/RN    1
in_clk(R)->in_clk(R)	40.345   31.502/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][14]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][14]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][17]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][17]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][14]/RN    1
in_clk(R)->in_clk(R)	40.315   31.502/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][14]/RN    1
in_clk(R)->in_clk(R)	40.304   31.502/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][10]/RN    1
in_clk(R)->in_clk(R)	40.304   31.503/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][10]/RN    1
in_clk(R)->in_clk(R)	40.316   31.504/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][14]/RN    1
in_clk(R)->in_clk(R)	40.316   31.504/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][17]/RN    1
in_clk(R)->in_clk(R)	40.316   31.504/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	40.310   31.506/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][6]/RN    1
in_clk(R)->in_clk(R)	40.279   31.506/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	40.310   31.506/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][25]/RN    1
in_clk(R)->in_clk(R)	40.310   31.506/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][25]/RN    1
in_clk(R)->in_clk(R)	40.308   31.507/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	40.308   31.507/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][10]/RN    1
in_clk(R)->in_clk(R)	40.311   31.507/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][21]/RN    1
in_clk(R)->in_clk(R)	40.309   31.507/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][10]/RN    1
in_clk(R)->in_clk(R)	40.311   31.507/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][29]/RN    1
in_clk(R)->in_clk(R)	40.086   */31.508        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.312   31.508/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][21]/RN    1
in_clk(R)->in_clk(R)	40.312   31.508/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][29]/RN    1
in_clk(R)->in_clk(R)	40.312   31.508/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][29]/RN    1
in_clk(R)->in_clk(R)	40.311   31.508/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][29]/RN    1
in_clk(R)->in_clk(R)	40.311   31.508/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][25]/RN    1
in_clk(R)->in_clk(R)	40.312   31.508/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][21]/RN    1
in_clk(R)->in_clk(R)	40.312   31.508/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][21]/RN    1
in_clk(R)->in_clk(R)	40.312   31.509/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][29]/RN    1
in_clk(R)->in_clk(R)	40.357   31.511/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/RN    1
in_clk(R)->in_clk(R)	40.286   31.512/*        0.076/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	40.286   31.512/*        0.076/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	40.309   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][24]/RN    1
in_clk(R)->in_clk(R)	40.308   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][23]/RN    1
in_clk(R)->in_clk(R)	40.359   31.512/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/RN    1
in_clk(R)->in_clk(R)	40.308   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][23]/RN    1
in_clk(R)->in_clk(R)	40.309   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][14]/RN    1
in_clk(R)->in_clk(R)	40.308   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	40.359   31.512/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/RN    1
in_clk(R)->in_clk(R)	40.308   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][14]/RN    1
in_clk(R)->in_clk(R)	40.308   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][14]/RN    1
in_clk(R)->in_clk(R)	40.308   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	40.359   31.512/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/RN    1
in_clk(R)->in_clk(R)	40.359   31.512/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/RN    1
in_clk(R)->in_clk(R)	40.309   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][23]/RN    1
in_clk(R)->in_clk(R)	40.359   31.512/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/RN    1
in_clk(R)->in_clk(R)	40.359   31.512/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/RN    1
in_clk(R)->in_clk(R)	40.359   31.512/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/RN    1
in_clk(R)->in_clk(R)	40.309   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	40.309   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][8]/RN    1
in_clk(R)->in_clk(R)	40.309   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][23]/RN    1
in_clk(R)->in_clk(R)	40.308   31.512/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][8]/RN    1
in_clk(R)->in_clk(R)	40.309   31.513/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	40.308   31.513/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	40.308   31.513/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][8]/RN    1
in_clk(R)->in_clk(R)	40.358   31.513/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/RN    1
in_clk(R)->in_clk(R)	40.308   31.513/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	40.286   31.513/*        0.076/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	40.135   31.517/*        0.174/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.362   31.518/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/RN    1
in_clk(R)->in_clk(R)	40.275   31.519/*        0.081/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.296   31.521/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/RN    1
in_clk(R)->in_clk(R)	40.296   31.521/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/RN    1
in_clk(R)->in_clk(R)	40.296   31.521/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	40.296   31.521/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/RN    1
in_clk(R)->in_clk(R)	40.296   31.521/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	40.296   31.521/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	40.296   31.521/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/RN    1
in_clk(R)->in_clk(R)	40.324   31.523/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][9]/RN    1
in_clk(R)->in_clk(R)	40.324   31.523/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][10]/RN    1
in_clk(R)->in_clk(R)	40.324   31.523/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][10]/RN    1
in_clk(R)->in_clk(R)	40.324   31.524/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][8]/RN    1
in_clk(R)->in_clk(R)	40.324   31.525/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][13]/RN    1
in_clk(R)->in_clk(R)	40.325   31.525/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][13]/RN    1
in_clk(R)->in_clk(R)	40.246   31.526/*        0.100/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.372   31.526/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/RN    1
in_clk(R)->in_clk(R)	40.372   31.526/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/RN    1
in_clk(R)->in_clk(R)	40.372   31.527/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/RN    1
in_clk(R)->in_clk(R)	40.372   31.527/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/RN    1
in_clk(R)->in_clk(R)	40.377   31.533/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/RN    1
in_clk(R)->in_clk(R)	40.137   31.534/*        0.173/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.377   31.534/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/RN    1
in_clk(R)->in_clk(R)	40.377   31.535/*        0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/RN    1
in_clk(R)->in_clk(R)	40.307   31.540/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_BG2/iQ_reg/RN    1
in_clk(R)->in_clk(R)	40.130   */31.544        */0.179         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.311   31.544/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.311   31.545/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/RN    1
in_clk(R)->in_clk(R)	40.311   31.545/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/RN    1
in_clk(R)->in_clk(R)	40.311   31.545/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/RN    1
in_clk(R)->in_clk(R)	40.311   31.545/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/RN    1
in_clk(R)->in_clk(R)	40.311   31.545/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/RN    1
in_clk(R)->in_clk(R)	40.331   31.546/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/RN    1
in_clk(R)->in_clk(R)	40.331   31.546/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/RN    1
in_clk(R)->in_clk(R)	40.332   31.546/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/RN    1
in_clk(R)->in_clk(R)	40.332   31.546/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/RN    1
in_clk(R)->in_clk(R)	40.338   31.552/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/RN    1
in_clk(R)->in_clk(R)	40.338   31.552/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/RN    1
in_clk(R)->in_clk(R)	40.338   31.552/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/RN    1
in_clk(R)->in_clk(R)	40.338   31.553/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/RN    1
in_clk(R)->in_clk(R)	40.337   31.554/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/RN    1
in_clk(R)->in_clk(R)	40.327   31.560/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/RN    1
in_clk(R)->in_clk(R)	40.327   31.560/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iRTS_reg/RN    1
in_clk(R)->in_clk(R)	40.327   31.560/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/RN    1
in_clk(R)->in_clk(R)	40.328   31.562/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.329   31.562/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOWrite_reg/RN    1
in_clk(R)->in_clk(R)	40.330   31.563/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.330   31.563/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.330   31.563/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.330   31.563/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.330   31.563/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.329   31.563/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/RN    1
in_clk(R)->in_clk(R)	40.330   31.563/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.351   31.564/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/RN    1
in_clk(R)->in_clk(R)	40.352   31.564/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/RN    1
in_clk(R)->in_clk(R)	40.351   31.564/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/RN    1
in_clk(R)->in_clk(R)	40.352   31.565/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/RN    1
in_clk(R)->in_clk(R)	40.352   31.565/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/RN    1
in_clk(R)->in_clk(R)	40.352   31.565/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/RN    1
in_clk(R)->in_clk(R)	40.352   31.565/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/RN    1
in_clk(R)->in_clk(R)	40.352   31.565/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/RN    1
in_clk(R)->in_clk(R)	40.352   31.565/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/RN    1
in_clk(R)->in_clk(R)	40.352   31.566/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/RN    1
in_clk(R)->in_clk(R)	40.352   31.566/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/RN    1
in_clk(R)->in_clk(R)	40.352   31.566/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/RN    1
in_clk(R)->in_clk(R)	40.352   31.566/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/RN    1
in_clk(R)->in_clk(R)	40.352   31.566/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/RN    1
in_clk(R)->in_clk(R)	40.333   31.566/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_PEDET/iDd_reg/RN    1
in_clk(R)->in_clk(R)	40.354   31.567/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/RN    1
in_clk(R)->in_clk(R)	40.354   31.567/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/RN    1
in_clk(R)->in_clk(R)	40.355   31.568/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/RN    1
in_clk(R)->in_clk(R)	40.355   31.568/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/RN    1
in_clk(R)->in_clk(R)	40.355   31.568/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/RN    1
in_clk(R)->in_clk(R)	40.355   31.569/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/RN    1
in_clk(R)->in_clk(R)	40.262   31.569/*        0.084/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.286   31.571/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.267   31.571/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.357   31.571/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/RN    1
in_clk(R)->in_clk(R)	40.357   31.572/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/RN    1
in_clk(R)->in_clk(R)	40.357   31.572/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/RN    1
in_clk(R)->in_clk(R)	40.357   31.572/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/RN    1
in_clk(R)->in_clk(R)	40.255   31.572/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.256   31.573/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.357   31.573/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/RN    1
in_clk(R)->in_clk(R)	40.357   31.573/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/RN    1
in_clk(R)->in_clk(R)	40.254   31.573/*        0.056/*         top_inst_core_region_i/instr_mem/is_boot_q_reg/D    1
in_clk(R)->in_clk(R)	40.259   31.573/*        0.086/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.340   31.574/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/RN    1
in_clk(R)->in_clk(R)	40.342   31.575/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/RN    1
in_clk(R)->in_clk(R)	40.343   31.576/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/RN    1
in_clk(R)->in_clk(R)	40.343   31.576/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/RN    1
in_clk(R)->in_clk(R)	40.343   31.576/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/RN    1
in_clk(R)->in_clk(R)	40.343   31.576/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/RN    1
in_clk(R)->in_clk(R)	40.343   31.576/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/RN    1
in_clk(R)->in_clk(R)	40.306   31.576/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][19]/RN    1
in_clk(R)->in_clk(R)	40.306   31.576/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][24]/RN    1
in_clk(R)->in_clk(R)	40.306   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][19]/RN    1
in_clk(R)->in_clk(R)	40.307   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][24]/RN    1
in_clk(R)->in_clk(R)	40.307   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][6]/RN    1
in_clk(R)->in_clk(R)	40.306   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][19]/RN    1
in_clk(R)->in_clk(R)	40.307   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][6]/RN    1
in_clk(R)->in_clk(R)	40.306   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][6]/RN    1
in_clk(R)->in_clk(R)	40.306   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][24]/RN    1
in_clk(R)->in_clk(R)	40.306   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][24]/RN    1
in_clk(R)->in_clk(R)	40.306   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][6]/RN    1
in_clk(R)->in_clk(R)	40.306   31.577/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][25]/RN    1
in_clk(R)->in_clk(R)	40.347   31.580/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_BIDET/iDd_reg/RN    1
in_clk(R)->in_clk(R)	40.308   31.580/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][6]/RN    1
in_clk(R)->in_clk(R)	40.347   31.580/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/RN    1
in_clk(R)->in_clk(R)	40.308   31.580/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][25]/RN    1
in_clk(R)->in_clk(R)	40.308   31.581/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	40.308   31.581/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	40.348   31.581/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_FEDET/iDd_reg/RN    1
in_clk(R)->in_clk(R)	40.351   31.584/*        0.006/*         top_inst_peripherals_i/apb_uart_i/iBAUDOUTN_reg/SN    1
in_clk(R)->in_clk(R)	40.302   31.585/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	40.301   31.585/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][11]/RN    1
in_clk(R)->in_clk(R)	40.302   31.585/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][11]/RN    1
in_clk(R)->in_clk(R)	40.301   31.585/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][8]/RN    1
in_clk(R)->in_clk(R)	40.301   31.585/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	40.301   31.585/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	40.301   31.586/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	40.301   31.586/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	40.302   31.586/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][8]/RN    1
in_clk(R)->in_clk(R)	40.301   31.586/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21]/RN    1
in_clk(R)->in_clk(R)	40.301   31.586/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][21]/RN    1
in_clk(R)->in_clk(R)	40.301   31.586/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	40.301   31.586/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	40.302   31.587/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][21]/RN    1
in_clk(R)->in_clk(R)	40.300   31.587/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	40.302   31.587/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][8]/RN    1
in_clk(R)->in_clk(R)	40.307   31.590/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	40.361   31.594/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/RN    1
in_clk(R)->in_clk(R)	40.361   31.594/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/RN    1
in_clk(R)->in_clk(R)	40.360   31.594/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/RN    1
in_clk(R)->in_clk(R)	40.261   */31.605        */0.044         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_addr_MSB2_reg[1]/D    1
in_clk(R)->in_clk(R)	40.322   31.605/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][8]/RN    1
in_clk(R)->in_clk(R)	40.289   31.612/*        0.076/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.228   31.619/*        0.100/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.274   31.619/*        0.076/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]/D    1
in_clk(R)->in_clk(R)	40.311   31.620/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/RN    1
in_clk(R)->in_clk(R)	40.311   31.620/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/RN    1
in_clk(R)->in_clk(R)	40.311   31.620/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/RN    1
in_clk(R)->in_clk(R)	40.311   31.620/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/RN    1
in_clk(R)->in_clk(R)	40.311   31.621/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/RN    1
in_clk(R)->in_clk(R)	40.311   31.621/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/RN    1
in_clk(R)->in_clk(R)	40.276   31.623/*        0.074/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]/D    1
in_clk(R)->in_clk(R)	40.336   31.625/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/RN    1
in_clk(R)->in_clk(R)	40.338   31.627/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/RN    1
in_clk(R)->in_clk(R)	40.338   31.628/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/RN    1
in_clk(R)->in_clk(R)	40.338   31.628/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/RN    1
in_clk(R)->in_clk(R)	40.328   31.640/*        0.028/*         top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/RN    1
in_clk(R)->in_clk(R)	40.351   31.640/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/RN    1
in_clk(R)->in_clk(R)	40.351   31.640/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/RN    1
in_clk(R)->in_clk(R)	40.351   31.640/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/RN    1
in_clk(R)->in_clk(R)	40.351   31.640/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/RN    1
in_clk(R)->in_clk(R)	40.351   31.640/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/RN    1
in_clk(R)->in_clk(R)	40.328   31.640/*        0.028/*         top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/RN    1
in_clk(R)->in_clk(R)	40.213   */31.641        */0.144         top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.330   31.642/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.330   31.642/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.247   31.643/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.355   31.643/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/RN    1
in_clk(R)->in_clk(R)	40.355   31.643/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/RN    1
in_clk(R)->in_clk(R)	40.355   31.643/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/RN    1
in_clk(R)->in_clk(R)	40.331   31.643/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.356   31.644/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/RN    1
in_clk(R)->in_clk(R)	40.356   31.644/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/RN    1
in_clk(R)->in_clk(R)	40.355   31.644/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/RN    1
in_clk(R)->in_clk(R)	40.336   31.649/*        0.025/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.336   31.649/*        0.025/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.336   31.649/*        0.025/*         top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/RN    1
in_clk(R)->in_clk(R)	40.248   31.650/*        0.102/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.339   31.652/*        0.022/*         top_inst_peripherals_i/apb_uart_i/iCharTimeout_reg/RN    1
in_clk(R)->in_clk(R)	40.343   31.654/*        0.022/*         top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/RN    1
in_clk(R)->in_clk(R)	40.343   31.654/*        0.022/*         top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/RN    1
in_clk(R)->in_clk(R)	40.343   31.655/*        0.022/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/RN    1
in_clk(R)->in_clk(R)	40.343   31.655/*        0.022/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/RN    1
in_clk(R)->in_clk(R)	40.293   31.658/*        0.064/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	40.346   31.658/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.348   31.660/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_ED_RI/iDd_reg/RN    1
in_clk(R)->in_clk(R)	40.299   31.663/*        0.060/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	40.299   31.663/*        0.060/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	40.185   31.666/*        0.139/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.302   31.667/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	40.302   31.667/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	40.302   31.667/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	40.194   31.669/*        0.156/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.360   31.669/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/RN    1
in_clk(R)->in_clk(R)	40.360   31.669/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/RN    1
in_clk(R)->in_clk(R)	40.360   31.669/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/RN    1
in_clk(R)->in_clk(R)	40.360   31.670/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/RN    1
in_clk(R)->in_clk(R)	40.360   31.670/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/RN    1
in_clk(R)->in_clk(R)	40.361   31.671/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/RN    1
in_clk(R)->in_clk(R)	40.361   31.671/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/RN    1
in_clk(R)->in_clk(R)	40.309   31.672/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	40.367   31.679/*        -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[0]/SN    1
in_clk(R)->in_clk(R)	40.374   31.683/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/RN    1
in_clk(R)->in_clk(R)	40.375   31.684/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/RN    1
in_clk(R)->in_clk(R)	40.238   31.685/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[22]/D    1
in_clk(R)->in_clk(R)	40.375   31.685/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/RN    1
in_clk(R)->in_clk(R)	40.375   31.685/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/RN    1
in_clk(R)->in_clk(R)	40.297   31.685/*        0.070/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.191   31.692/*        0.159/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.301   31.697/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/RN    1
in_clk(R)->in_clk(R)	40.316   31.699/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/RN    1
in_clk(R)->in_clk(R)	40.316   31.699/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/RN    1
in_clk(R)->in_clk(R)	40.316   31.699/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/RN    1
in_clk(R)->in_clk(R)	40.088   */31.702        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.321   31.704/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/RN    1
in_clk(R)->in_clk(R)	40.321   31.704/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/RN    1
in_clk(R)->in_clk(R)	40.313   31.704/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.313   31.704/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.313   31.704/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.313   31.705/*        0.037/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.264   31.705/*        0.086/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.318   31.711/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	40.318   31.711/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	40.318   31.711/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/RN    1
in_clk(R)->in_clk(R)	40.318   31.711/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/RN    1
in_clk(R)->in_clk(R)	40.318   31.711/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	40.318   31.711/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	40.318   31.712/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	40.318   31.712/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	40.318   31.712/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	40.318   31.712/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	40.318   31.712/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	40.318   31.712/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	40.252   */31.717        */0.053         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_addr_MSB2_reg[0]/D    1
in_clk(R)->in_clk(R)	40.319   31.718/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	40.336   31.719/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/RN    1
in_clk(R)->in_clk(R)	40.321   31.719/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	40.330   31.720/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOClear_reg/RN    1
in_clk(R)->in_clk(R)	40.322   31.721/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.322   31.721/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.328   31.723/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	40.328   31.723/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.328   31.723/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.328   31.723/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.329   31.723/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	40.333   31.723/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RCLK/iDd_reg/RN    1
in_clk(R)->in_clk(R)	40.330   31.723/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.328   31.723/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.330   31.723/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	40.330   31.724/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.330   31.724/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.330   31.724/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.330   31.725/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.335   31.725/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/RN    1
in_clk(R)->in_clk(R)	40.335   31.725/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.335   31.725/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/RN    1
in_clk(R)->in_clk(R)	40.334   31.725/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.334   31.725/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.330   31.725/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/RN    1
in_clk(R)->in_clk(R)	40.330   31.725/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/RN    1
in_clk(R)->in_clk(R)	40.330   31.726/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/RN    1
in_clk(R)->in_clk(R)	40.333   31.727/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.334   31.728/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.334   31.728/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.334   31.728/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.334   31.728/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.331   31.729/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	40.338   31.731/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/RN    1
in_clk(R)->in_clk(R)	40.338   31.731/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	40.338   31.731/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	40.333   31.732/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.341   31.735/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/RN    1
in_clk(R)->in_clk(R)	40.341   31.735/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/RN    1
in_clk(R)->in_clk(R)	40.341   31.737/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	40.344   31.737/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	40.344   31.737/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	40.344   31.737/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/RN    1
in_clk(R)->in_clk(R)	40.344   31.738/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.344   31.738/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.344   31.739/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.347   31.741/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.343   31.742/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	40.344   31.742/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/RN    1
in_clk(R)->in_clk(R)	40.344   31.742/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	40.344   31.742/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/RN    1
in_clk(R)->in_clk(R)	40.344   31.742/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	40.344   31.742/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	40.344   31.742/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	40.344   31.742/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/RN    1
in_clk(R)->in_clk(R)	40.344   31.743/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	40.344   31.743/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/RN    1
in_clk(R)->in_clk(R)	40.332   31.744/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/RN    1
in_clk(R)->in_clk(R)	40.302   31.745/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	40.302   31.745/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][11]/RN    1
in_clk(R)->in_clk(R)	40.346   31.745/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.302   31.745/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	40.302   31.745/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	40.302   31.745/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	40.336   31.747/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/RN    1
in_clk(R)->in_clk(R)	40.336   31.747/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/RN    1
in_clk(R)->in_clk(R)	40.336   31.747/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/RN    1
in_clk(R)->in_clk(R)	40.336   31.747/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/RN    1
in_clk(R)->in_clk(R)	40.336   31.747/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/RN    1
in_clk(R)->in_clk(R)	40.336   31.748/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/RN    1
in_clk(R)->in_clk(R)	40.336   31.748/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/RN    1
in_clk(R)->in_clk(R)	40.304   31.748/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][11]/RN    1
in_clk(R)->in_clk(R)	40.304   31.748/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][9]/RN    1
in_clk(R)->in_clk(R)	40.336   31.748/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/RN    1
in_clk(R)->in_clk(R)	40.336   31.748/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/RN    1
in_clk(R)->in_clk(R)	40.336   31.748/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/RN    1
in_clk(R)->in_clk(R)	40.337   31.748/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/RN    1
in_clk(R)->in_clk(R)	40.337   31.749/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/RN    1
in_clk(R)->in_clk(R)	40.336   31.749/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/RN    1
in_clk(R)->in_clk(R)	40.337   31.749/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/RN    1
in_clk(R)->in_clk(R)	40.308   31.751/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][13]/RN    1
in_clk(R)->in_clk(R)	40.308   31.751/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	40.308   31.751/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	40.308   31.751/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][11]/RN    1
in_clk(R)->in_clk(R)	40.308   31.751/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	40.307   31.751/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][13]/RN    1
in_clk(R)->in_clk(R)	40.308   31.753/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	40.309   31.754/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][13]/RN    1
in_clk(R)->in_clk(R)	40.086   */31.761        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.322   */31.762        */0.048         top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.230   31.764/*        0.099/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.323   31.767/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][21]/RN    1
in_clk(R)->in_clk(R)	40.323   31.767/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][13]/RN    1
in_clk(R)->in_clk(R)	40.323   31.768/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][13]/RN    1
in_clk(R)->in_clk(R)	40.323   31.768/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	40.358   31.770/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/RN    1
in_clk(R)->in_clk(R)	40.358   31.770/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/RN    1
in_clk(R)->in_clk(R)	40.358   31.770/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/RN    1
in_clk(R)->in_clk(R)	40.359   31.771/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/RN    1
in_clk(R)->in_clk(R)	40.359   31.771/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/RN    1
in_clk(R)->in_clk(R)	40.310   31.780/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][19]/RN    1
in_clk(R)->in_clk(R)	40.311   31.781/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][24]/RN    1
in_clk(R)->in_clk(R)	40.311   31.781/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][19]/RN    1
in_clk(R)->in_clk(R)	40.311   31.781/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][23]/RN    1
in_clk(R)->in_clk(R)	40.311   31.781/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][14]/RN    1
in_clk(R)->in_clk(R)	40.311   31.781/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][19]/RN    1
in_clk(R)->in_clk(R)	40.311   31.782/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][8]/RN    1
in_clk(R)->in_clk(R)	40.311   31.782/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][19]/RN    1
in_clk(R)->in_clk(R)	40.311   31.782/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][23]/RN    1
in_clk(R)->in_clk(R)	40.311   31.782/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][17]/RN    1
in_clk(R)->in_clk(R)	40.312   31.782/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	40.315   31.785/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][23]/RN    1
in_clk(R)->in_clk(R)	40.316   31.786/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	40.316   31.786/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	40.316   31.786/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	40.316   31.786/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	40.316   31.786/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	40.316   31.786/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	40.316   31.786/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	40.271   31.790/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	40.315   31.792/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.315   31.792/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.316   31.792/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_TX/iTx2_reg/RN    1
in_clk(R)->in_clk(R)	40.319   31.794/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/RN    1
in_clk(R)->in_clk(R)	40.322   31.796/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.281   31.800/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.281   31.800/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	40.324   31.801/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_IIC_THRE_ED/iDd_reg/RN    1
in_clk(R)->in_clk(R)	40.309   31.801/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/RN    1
in_clk(R)->in_clk(R)	40.309   31.802/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/RN    1
in_clk(R)->in_clk(R)	40.310   31.802/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/RN    1
in_clk(R)->in_clk(R)	40.329   31.803/*        0.028/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXFIFOReset_reg/RN    1
in_clk(R)->in_clk(R)	40.325   31.803/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.329   31.804/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.329   31.804/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.329   31.804/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/RN    1
in_clk(R)->in_clk(R)	40.329   31.804/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.328   31.806/*        0.032/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.329   31.806/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.332   31.807/*        0.028/*         top_inst_peripherals_i/apb_uart_i/iFCR_TXFIFOReset_reg/RN    1
in_clk(R)->in_clk(R)	40.332   31.807/*        0.028/*         top_inst_peripherals_i/apb_uart_i/State_p2_reg/RN    1
in_clk(R)->in_clk(R)	40.295   31.813/*        0.070/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	40.294   31.813/*        0.070/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	40.295   31.813/*        0.070/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	40.295   31.813/*        0.070/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	40.296   31.815/*        0.069/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.338   31.815/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/RN    1
in_clk(R)->in_clk(R)	40.297   31.815/*        0.070/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	40.342   31.816/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.341   31.818/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.285   */31.819        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.303   31.822/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31]/RN    1
in_clk(R)->in_clk(R)	40.303   31.822/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][31]/RN    1
in_clk(R)->in_clk(R)	40.314   31.823/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.242   */31.823        */0.115         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.303   31.823/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][31]/RN    1
in_clk(R)->in_clk(R)	40.303   31.823/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27]/RN    1
in_clk(R)->in_clk(R)	40.304   31.823/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31]/RN    1
in_clk(R)->in_clk(R)	40.332   31.823/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/RN    1
in_clk(R)->in_clk(R)	40.303   31.824/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	40.303   31.824/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28]/RN    1
in_clk(R)->in_clk(R)	40.303   31.824/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31]/RN    1
in_clk(R)->in_clk(R)	40.333   31.824/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/RN    1
in_clk(R)->in_clk(R)	40.216   */31.825        */0.134         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.334   31.825/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/RN    1
in_clk(R)->in_clk(R)	40.333   31.825/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/RN    1
in_clk(R)->in_clk(R)	40.333   31.825/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/RN    1
in_clk(R)->in_clk(R)	40.334   31.825/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/RN    1
in_clk(R)->in_clk(R)	40.334   31.825/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/RN    1
in_clk(R)->in_clk(R)	40.333   31.826/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/RN    1
in_clk(R)->in_clk(R)	40.304   31.826/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	40.314   31.827/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.315   31.827/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.315   31.827/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.315   31.827/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.315   31.827/*        0.035/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.336   31.828/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/RN    1
in_clk(R)->in_clk(R)	40.336   31.828/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/RN    1
in_clk(R)->in_clk(R)	40.317   31.830/*        0.032/*         top_inst_peripherals_i/apb_uart_i/iTXRunning_reg/RN    1
in_clk(R)->in_clk(R)	40.317   31.830/*        0.032/*         top_inst_peripherals_i/apb_uart_i/iTXStart_reg/RN    1
in_clk(R)->in_clk(R)	40.318   31.830/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.317   31.830/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.317   31.830/*        0.032/*         top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.317   31.830/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.338   31.830/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/RN    1
in_clk(R)->in_clk(R)	40.338   31.831/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/RN    1
in_clk(R)->in_clk(R)	40.338   31.831/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/RN    1
in_clk(R)->in_clk(R)	40.337   31.831/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/RN    1
in_clk(R)->in_clk(R)	40.307   31.831/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][9]/RN    1
in_clk(R)->in_clk(R)	40.319   31.832/*        0.029/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.319   31.832/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	40.319   31.832/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	40.307   31.832/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9]/RN    1
in_clk(R)->in_clk(R)	40.307   31.832/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][28]/RN    1
in_clk(R)->in_clk(R)	40.319   31.832/*        0.029/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.307   31.833/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28]/RN    1
in_clk(R)->in_clk(R)	40.310   31.833/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21]/RN    1
in_clk(R)->in_clk(R)	40.325   31.834/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.325   31.834/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.325   31.834/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.325   31.834/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.310   31.834/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	40.310   31.834/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	40.310   31.834/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	40.325   31.834/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.325   31.834/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.325   31.834/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.311   31.834/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	40.311   31.834/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	40.315   31.834/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][28]/RN    1
in_clk(R)->in_clk(R)	40.315   31.834/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	40.315   31.834/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][31]/RN    1
in_clk(R)->in_clk(R)	40.325   31.834/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.325   31.834/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.311   31.834/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][21]/RN    1
in_clk(R)->in_clk(R)	40.321   31.834/*        0.027/*         top_inst_peripherals_i/apb_uart_i/State_p1_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.315   31.834/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	40.315   31.835/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	40.311   31.835/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][13]/RN    1
in_clk(R)->in_clk(R)	40.315   31.835/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][27]/RN    1
in_clk(R)->in_clk(R)	40.311   31.835/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][21]/RN    1
in_clk(R)->in_clk(R)	40.325   31.835/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.311   31.835/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][9]/RN    1
in_clk(R)->in_clk(R)	40.325   31.835/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.325   31.835/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.311   31.835/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][11]/RN    1
in_clk(R)->in_clk(R)	40.325   31.835/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.316   31.836/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][31]/RN    1
in_clk(R)->in_clk(R)	40.287   */31.839        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.332   31.841/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	40.321   31.841/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][27]/RN    1
in_clk(R)->in_clk(R)	40.332   31.841/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	40.332   31.841/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	40.321   31.841/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	40.322   31.843/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][9]/RN    1
in_clk(R)->in_clk(R)	40.318   31.844/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28]/RN    1
in_clk(R)->in_clk(R)	40.322   31.844/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][28]/RN    1
in_clk(R)->in_clk(R)	40.344   31.852/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.344   31.852/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.341   31.854/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TX/iFinished_reg/RN    1
in_clk(R)->in_clk(R)	40.320   31.856/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.320   31.856/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.320   31.856/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.320   31.856/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.320   31.856/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.324   31.860/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.324   31.860/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.324   31.860/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.324   31.861/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.324   31.861/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.324   31.861/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.324   31.861/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.324   31.861/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.324   31.861/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.308   31.863/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][22]/RN    1
in_clk(R)->in_clk(R)	40.309   31.863/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][23]/RN    1
in_clk(R)->in_clk(R)	40.309   31.863/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][23]/RN    1
in_clk(R)->in_clk(R)	40.308   31.863/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][7]/RN    1
in_clk(R)->in_clk(R)	40.308   31.863/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][22]/RN    1
in_clk(R)->in_clk(R)	40.309   31.863/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][7]/RN    1
in_clk(R)->in_clk(R)	40.309   31.863/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][23]/RN    1
in_clk(R)->in_clk(R)	40.309   31.864/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][22]/RN    1
in_clk(R)->in_clk(R)	40.310   31.864/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][23]/RN    1
in_clk(R)->in_clk(R)	40.311   31.865/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	40.310   31.865/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	40.311   31.865/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][22]/RN    1
in_clk(R)->in_clk(R)	40.311   31.866/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][7]/RN    1
in_clk(R)->in_clk(R)	40.311   31.866/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	40.311   31.866/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	40.079   */31.866        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.311   31.866/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	40.313   31.868/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	40.313   31.869/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	40.313   31.870/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][7]/RN    1
in_clk(R)->in_clk(R)	40.301   */31.870        */0.054         top_inst_core_region_i/instr_ram_mux_i/port1_rvalid_o_reg/D    1
in_clk(R)->in_clk(R)	40.305   31.877/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.263   31.880/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.105   */31.880        */0.260         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.302   31.881/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/RN    1
in_clk(R)->in_clk(R)	40.302   31.881/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/RN    1
in_clk(R)->in_clk(R)	40.305   31.883/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.320   31.892/*        0.038/*         top_inst_peripherals_i/apb_uart_i/iTXFIFORead_reg/RN    1
in_clk(R)->in_clk(R)	40.322   31.894/*        0.038/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.256   31.899/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.256   31.899/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TX/iLast_reg/RN    1
in_clk(R)->in_clk(R)	40.259   31.902/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.259   31.902/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	40.259   31.902/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.259   31.902/*        0.089/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.259   31.902/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.259   31.902/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.259   31.902/*        0.089/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.259   31.902/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.261   31.903/*        0.092/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.260   31.903/*        0.092/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.328   31.905/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/RN    1
in_clk(R)->in_clk(R)	40.328   31.905/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/RN    1
in_clk(R)->in_clk(R)	40.328   31.905/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/RN    1
in_clk(R)->in_clk(R)	40.324   31.906/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.324   31.906/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	40.328   31.906/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/RN    1
in_clk(R)->in_clk(R)	40.324   31.906/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	40.324   31.906/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.324   31.907/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	40.303   31.907/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][11]/RN    1
in_clk(R)->in_clk(R)	40.324   31.907/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.304   31.907/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][9]/RN    1
in_clk(R)->in_clk(R)	40.304   31.908/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][28]/RN    1
in_clk(R)->in_clk(R)	40.303   31.908/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][27]/RN    1
in_clk(R)->in_clk(R)	40.328   31.908/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.331   31.909/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/RN    1
in_clk(R)->in_clk(R)	40.327   31.909/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	40.306   31.910/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][21]/RN    1
in_clk(R)->in_clk(R)	40.327   31.910/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	40.327   31.910/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.332   31.910/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/RN    1
in_clk(R)->in_clk(R)	40.334   31.912/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.334   31.912/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.343   31.915/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iEMPTY_reg/SN    1
in_clk(R)->in_clk(R)	40.307   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.308   31.916/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.305   */31.918        */0.062         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.342   31.918/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/RN    1
in_clk(R)->in_clk(R)	40.241   */31.919        */0.109         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.271   31.919/*        0.094/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.275   31.919/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	40.335   31.919/*        0.022/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.276   31.919/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	40.315   31.919/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][27]/RN    1
in_clk(R)->in_clk(R)	40.315   31.920/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	40.316   31.920/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	40.315   31.920/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][27]/RN    1
in_clk(R)->in_clk(R)	40.336   31.920/*        0.022/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.315   31.920/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	40.336   31.920/*        0.022/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.315   31.920/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	40.338   31.920/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.338   31.920/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.338   31.921/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.315   31.921/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	40.338   31.921/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.315   31.921/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][21]/RN    1
in_clk(R)->in_clk(R)	40.315   31.921/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	40.344   31.921/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/RN    1
in_clk(R)->in_clk(R)	40.344   31.921/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/RN    1
in_clk(R)->in_clk(R)	40.344   31.922/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/RN    1
in_clk(R)->in_clk(R)	40.314   31.922/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.314   31.922/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.314   31.922/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.315   31.922/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	40.315   31.922/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	40.339   31.924/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.317   31.925/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.317   31.925/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.322   31.926/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][11]/RN    1
in_clk(R)->in_clk(R)	40.317   31.926/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.317   31.926/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.318   31.926/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.319   31.926/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.319   31.926/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.319   31.926/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.318   31.927/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.319   31.927/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.319   31.927/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.317   31.927/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.318   31.927/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.317   31.927/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.318   31.927/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.285   31.928/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.318   31.928/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.354   31.930/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/RN    1
in_clk(R)->in_clk(R)	40.354   31.931/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/RN    1
in_clk(R)->in_clk(R)	40.353   31.931/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/RN    1
in_clk(R)->in_clk(R)	40.084   */31.937        */0.269         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.320   */31.941        */0.050         top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.349   31.947/*        0.013/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.351   31.949/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.351   31.949/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.351   31.949/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.351   31.949/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.351   31.949/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.351   31.949/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.351   31.950/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.165   */31.950        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.351   31.950/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.352   31.950/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.353   31.951/*        0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.353   31.951/*        0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.309   31.951/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][16]/RN    1
in_clk(R)->in_clk(R)	40.354   31.951/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.309   31.951/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][15]/RN    1
in_clk(R)->in_clk(R)	40.309   31.951/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][15]/RN    1
in_clk(R)->in_clk(R)	40.353   31.951/*        0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.309   31.951/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][9]/RN    1
in_clk(R)->in_clk(R)	40.353   31.952/*        0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.309   31.952/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][12]/RN    1
in_clk(R)->in_clk(R)	40.309   31.952/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][12]/RN    1
in_clk(R)->in_clk(R)	40.308   31.952/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	40.309   31.952/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.352   31.952/*        0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.309   31.952/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.309   31.952/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][9]/RN    1
in_clk(R)->in_clk(R)	40.352   31.952/*        0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.312   31.953/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.312   31.953/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	40.312   31.954/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.355   31.954/*        0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.312   31.954/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.312   31.954/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.312   31.954/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.312   31.954/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.312   31.955/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.314   31.957/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.197   */31.966        */0.160         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.242   31.966/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	40.242   31.966/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	40.246   31.969/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/RN    1
in_clk(R)->in_clk(R)	40.245   31.969/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/RN    1
in_clk(R)->in_clk(R)	40.248   */31.972        */0.093         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/D    1
in_clk(R)->in_clk(R)	40.306   31.985/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][16]/RN    1
in_clk(R)->in_clk(R)	40.306   31.986/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26]/RN    1
in_clk(R)->in_clk(R)	40.306   31.986/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][26]/RN    1
in_clk(R)->in_clk(R)	40.306   31.986/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	40.306   31.987/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][26]/RN    1
in_clk(R)->in_clk(R)	40.265   31.988/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/RN    1
in_clk(R)->in_clk(R)	40.318   31.988/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	40.237   */31.990        */0.120         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.338   31.990/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.313   31.991/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][27]/RN    1
in_clk(R)->in_clk(R)	40.313   31.991/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][27]/RN    1
in_clk(R)->in_clk(R)	40.313   31.991/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22]/RN    1
in_clk(R)->in_clk(R)	40.314   31.991/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][22]/RN    1
in_clk(R)->in_clk(R)	40.313   31.991/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][27]/RN    1
in_clk(R)->in_clk(R)	40.314   31.992/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][27]/RN    1
in_clk(R)->in_clk(R)	40.315   31.992/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22]/RN    1
in_clk(R)->in_clk(R)	40.315   31.992/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][22]/RN    1
in_clk(R)->in_clk(R)	40.314   31.992/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26]/RN    1
in_clk(R)->in_clk(R)	40.315   31.992/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][28]/RN    1
in_clk(R)->in_clk(R)	40.314   31.992/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][26]/RN    1
in_clk(R)->in_clk(R)	40.314   31.992/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][22]/RN    1
in_clk(R)->in_clk(R)	40.314   31.993/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	40.341   31.993/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.270   31.993/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.341   31.993/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.341   31.993/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.341   31.993/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.341   31.993/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.341   31.993/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.341   31.993/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.341   31.993/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.302   31.993/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.302   31.994/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.341   31.994/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.341   31.994/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.341   31.994/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.341   31.994/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.341   31.994/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.341   31.994/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.342   31.994/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.303   31.994/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.342   31.994/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.341   31.994/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.272   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/RN    1
in_clk(R)->in_clk(R)	40.272   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/RN    1
in_clk(R)->in_clk(R)	40.272   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/RN    1
in_clk(R)->in_clk(R)	40.334   31.995/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.272   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/RN    1
in_clk(R)->in_clk(R)	40.271   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/RN    1
in_clk(R)->in_clk(R)	40.271   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/RN    1
in_clk(R)->in_clk(R)	40.271   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/RN    1
in_clk(R)->in_clk(R)	40.334   31.995/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.334   31.995/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.334   31.995/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.334   31.995/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.272   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/RN    1
in_clk(R)->in_clk(R)	40.272   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/RN    1
in_clk(R)->in_clk(R)	40.250   */31.995        */0.092         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.334   31.995/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.271   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/RN    1
in_clk(R)->in_clk(R)	40.271   31.995/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/RN    1
in_clk(R)->in_clk(R)	40.310   31.996/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][7]/RN    1
in_clk(R)->in_clk(R)	40.310   31.996/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][24]/RN    1
in_clk(R)->in_clk(R)	40.310   31.996/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/RN    1
in_clk(R)->in_clk(R)	40.333   31.996/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.333   31.996/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.333   31.996/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.310   31.996/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24]/RN    1
in_clk(R)->in_clk(R)	40.334   31.997/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.333   31.997/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.311   31.998/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][26]/RN    1
in_clk(R)->in_clk(R)	40.334   31.998/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.318   31.998/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	40.333   31.998/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.334   31.998/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.333   31.998/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.333   31.998/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.337   31.998/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.333   31.998/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.334   31.998/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.337   31.998/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.337   31.998/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.337   31.999/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.333   31.999/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.337   31.999/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.313   31.999/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14]/RN    1
in_clk(R)->in_clk(R)	40.313   31.999/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][12]/RN    1
in_clk(R)->in_clk(R)	40.330   31.999/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.333   31.999/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.314   32.000/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][14]/RN    1
in_clk(R)->in_clk(R)	40.330   32.000/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	40.314   32.000/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][12]/RN    1
in_clk(R)->in_clk(R)	40.336   32.000/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.314   32.000/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][14]/RN    1
in_clk(R)->in_clk(R)	40.330   32.000/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	40.336   32.000/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.330   32.000/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.330   32.000/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	40.314   32.000/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][7]/RN    1
in_clk(R)->in_clk(R)	40.336   32.000/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.331   32.000/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.337   32.000/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.336   32.001/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.311   32.002/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.312   32.002/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.333   32.002/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.312   32.002/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.333   32.002/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.311   32.003/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.312   32.003/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.311   32.003/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.312   32.003/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.311   32.003/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.311   32.003/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.311   32.003/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.311   32.003/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.351   32.003/*        0.014/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.314   32.004/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	40.314   32.004/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][21]/RN    1
in_clk(R)->in_clk(R)	40.311   32.004/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.334   32.004/*        0.025/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.335   32.004/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	40.335   32.004/*        0.025/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.335   32.004/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	40.311   32.004/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.310   32.004/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.335   32.004/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	40.335   32.004/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.335   32.005/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.314   32.005/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.335   32.005/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	40.343   32.006/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.343   32.006/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.344   32.008/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.344   32.008/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.345   32.008/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.345   32.008/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.345   32.008/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.323   32.008/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14]/RN    1
in_clk(R)->in_clk(R)	40.323   32.009/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][12]/RN    1
in_clk(R)->in_clk(R)	40.323   32.009/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][24]/RN    1
in_clk(R)->in_clk(R)	40.240   */32.009        */0.117         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.323   32.009/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][7]/RN    1
in_clk(R)->in_clk(R)	40.323   32.009/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][23]/RN    1
in_clk(R)->in_clk(R)	40.241   */32.009        */0.102         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.322   32.010/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][23]/RN    1
in_clk(R)->in_clk(R)	40.347   32.011/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.343   32.012/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.343   32.013/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.343   32.013/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.343   32.013/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.343   32.013/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.343   32.013/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.343   32.013/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.346   32.015/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.350   32.020/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.353   32.022/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.353   32.023/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.353   32.023/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.353   32.023/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.267   */32.026        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/core_busy_q_reg/D    1
in_clk(R)->in_clk(R)	40.181   */32.032        */0.173         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.273   32.035/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.273   32.035/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	40.274   32.035/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.274   32.036/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.275   32.036/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.274   32.036/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.240   */32.036        */0.102         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.304   32.037/*        0.060/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.277   32.038/*        0.079/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][26]/RN    1
in_clk(R)->in_clk(R)	40.280   32.041/*        0.079/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.296   32.045/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.296   32.045/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.296   32.046/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.296   32.046/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.296   32.046/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.296   32.046/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.296   32.046/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.248   */32.050        */0.094         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.310   32.051/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.306   32.054/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.308   32.055/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.308   32.056/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.308   32.057/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.309   32.057/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.309   32.057/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.308   32.057/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.309   32.057/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.308   32.057/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.309   32.058/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.309   32.058/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.309   32.058/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.311   32.059/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/RN    1
in_clk(R)->in_clk(R)	40.324   32.064/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	40.324   32.065/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	40.324   32.065/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.322   32.067/*        0.029/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.322   32.067/*        0.029/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.322   32.070/*        0.029/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.340   32.070/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.322   32.070/*        0.029/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.340   32.070/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.340   32.070/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.340   32.070/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.305   32.072/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][22]/RN    1
in_clk(R)->in_clk(R)	40.305   32.072/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27]/RN    1
in_clk(R)->in_clk(R)	40.305   32.072/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][22]/RN    1
in_clk(R)->in_clk(R)	40.305   32.072/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26]/RN    1
in_clk(R)->in_clk(R)	40.305   32.072/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][11]/RN    1
in_clk(R)->in_clk(R)	40.305   32.072/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26]/RN    1
in_clk(R)->in_clk(R)	40.305   32.072/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][27]/RN    1
in_clk(R)->in_clk(R)	40.305   32.072/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/RN    1
in_clk(R)->in_clk(R)	40.304   32.072/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	40.343   32.073/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.305   32.073/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	40.343   32.074/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.343   32.074/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.343   32.074/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.343   32.074/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.308   32.075/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][10]/RN    1
in_clk(R)->in_clk(R)	40.308   32.075/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][13]/RN    1
in_clk(R)->in_clk(R)	40.308   32.075/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][9]/RN    1
in_clk(R)->in_clk(R)	40.337   32.076/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.337   32.076/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.337   32.076/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.337   32.076/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.332   32.077/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.339   32.078/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.331   32.078/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.331   32.078/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.331   32.079/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.350   32.080/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.350   32.080/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.340   32.080/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.350   32.080/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.350   32.080/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.340   32.080/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.340   32.081/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.340   32.081/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.341   32.081/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.350   32.081/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.341   32.081/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	40.350   32.081/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.341   32.082/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.352   32.083/*        0.013/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.314   32.084/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][16]/RN    1
in_clk(R)->in_clk(R)	40.314   32.084/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][16]/RN    1
in_clk(R)->in_clk(R)	40.346   32.085/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.345   32.085/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.346   32.086/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.346   32.086/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.317   32.086/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][23]/RN    1
in_clk(R)->in_clk(R)	40.235   */32.087        */0.108         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/D    1
in_clk(R)->in_clk(R)	40.317   32.087/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][16]/RN    1
in_clk(R)->in_clk(R)	40.343   32.088/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.343   32.088/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.343   32.088/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.343   32.088/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.343   32.088/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.349   32.088/*        0.013/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.343   32.088/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.349   32.089/*        0.013/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.349   32.089/*        0.013/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.349   32.089/*        0.013/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.345   32.089/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.343   32.091/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.344   32.092/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.308   32.092/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/RN    1
in_clk(R)->in_clk(R)	40.345   32.093/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][28]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][21]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31]/RN    1
in_clk(R)->in_clk(R)	40.310   32.093/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][28]/RN    1
in_clk(R)->in_clk(R)	40.310   32.094/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	40.310   32.094/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	40.310   32.094/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][28]/RN    1
in_clk(R)->in_clk(R)	40.310   32.094/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	40.310   32.094/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31]/RN    1
in_clk(R)->in_clk(R)	40.310   32.095/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][31]/RN    1
in_clk(R)->in_clk(R)	40.310   32.096/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.310   32.096/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.310   32.096/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.312   32.097/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][9]/RN    1
in_clk(R)->in_clk(R)	40.252   */32.097        */0.105         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.313   32.097/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][9]/RN    1
in_clk(R)->in_clk(R)	40.313   32.097/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][22]/RN    1
in_clk(R)->in_clk(R)	40.313   32.097/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	40.313   32.097/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][27]/RN    1
in_clk(R)->in_clk(R)	40.313   32.097/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21]/RN    1
in_clk(R)->in_clk(R)	40.313   32.097/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	40.313   32.097/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][31]/RN    1
in_clk(R)->in_clk(R)	40.313   32.098/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11]/RN    1
in_clk(R)->in_clk(R)	40.313   32.098/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	40.313   32.098/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	40.313   32.098/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28]/RN    1
in_clk(R)->in_clk(R)	40.313   32.098/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	40.313   32.098/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][11]/RN    1
in_clk(R)->in_clk(R)	40.313   32.099/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	40.315   32.099/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	40.313   32.099/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	40.316   32.100/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][31]/RN    1
in_clk(R)->in_clk(R)	40.316   32.100/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][11]/RN    1
in_clk(R)->in_clk(R)	40.315   32.102/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21]/RN    1
in_clk(R)->in_clk(R)	40.315   32.102/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31]/RN    1
in_clk(R)->in_clk(R)	40.300   32.112/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/RN    1
in_clk(R)->in_clk(R)	40.302   32.113/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/RN    1
in_clk(R)->in_clk(R)	40.302   32.115/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.302   32.115/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	40.305   32.115/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	40.305   32.116/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	40.305   32.116/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	40.309   32.116/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.312   32.119/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.308   32.119/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.312   32.119/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.312   32.119/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.312   32.119/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.312   32.119/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.312   32.119/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.312   32.119/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.311   32.120/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.311   32.120/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.312   32.122/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.311   32.122/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/RN    1
in_clk(R)->in_clk(R)	40.311   32.122/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.312   32.123/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.280   */32.123        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/D    1
in_clk(R)->in_clk(R)	40.312   32.123/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.294   32.127/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.294   32.127/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.294   32.128/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.294   32.128/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.295   32.128/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.318   32.128/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.318   32.128/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.295   32.129/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.295   32.129/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.295   32.129/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.322   32.129/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.295   32.129/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.295   32.129/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.295   32.129/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.295   32.130/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.295   32.130/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.322   32.130/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.322   32.130/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.322   32.130/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.322   32.130/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.322   32.130/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.175   */32.131        */0.166         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.301   32.138/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.301   32.139/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.307   32.140/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.307   32.142/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.307   32.143/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.307   32.144/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.334   32.144/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	40.334   32.144/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	40.334   32.144/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	40.334   32.145/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	40.334   32.145/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	40.334   32.145/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.334   32.145/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.334   32.145/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.334   32.145/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	40.334   32.145/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	40.333   32.146/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	40.334   32.146/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	40.233   32.147/*        0.121/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][15]/RN    1
in_clk(R)->in_clk(R)	40.233   32.147/*        0.121/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][15]/RN    1
in_clk(R)->in_clk(R)	40.233   32.147/*        0.121/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][25]/RN    1
in_clk(R)->in_clk(R)	40.299   32.149/*        0.052/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.299   32.149/*        0.052/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.299   32.149/*        0.052/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.298   32.149/*        0.052/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.298   32.149/*        0.052/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.339   32.150/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.198   */32.151        */0.145         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.345   32.155/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.222   */32.156        */0.106         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.344   32.157/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	40.345   32.157/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.347   32.158/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.347   32.158/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.347   32.158/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.347   32.158/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.347   32.158/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.347   32.158/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.347   32.159/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.347   32.159/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.347   32.159/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.257   */32.160        */0.085         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/D    1
in_clk(R)->in_clk(R)	40.311   32.161/*        0.045/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.248   32.164/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][16]/RN    1
in_clk(R)->in_clk(R)	40.248   32.165/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29]/RN    1
in_clk(R)->in_clk(R)	40.248   32.165/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23]/RN    1
in_clk(R)->in_clk(R)	40.084   */32.166        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.253   32.167/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16]/RN    1
in_clk(R)->in_clk(R)	40.253   32.167/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	40.253   32.167/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29]/RN    1
in_clk(R)->in_clk(R)	40.253   32.167/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	40.253   32.167/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][29]/RN    1
in_clk(R)->in_clk(R)	40.253   32.167/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29]/RN    1
in_clk(R)->in_clk(R)	40.253   32.167/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16]/RN    1
in_clk(R)->in_clk(R)	40.253   32.167/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29]/RN    1
in_clk(R)->in_clk(R)	40.252   32.168/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	40.252   32.168/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][29]/RN    1
in_clk(R)->in_clk(R)	40.252   32.168/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29]/RN    1
in_clk(R)->in_clk(R)	40.290   32.171/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.306   32.173/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	40.323   32.174/*        0.039/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.306   32.174/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	40.312   32.179/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][31]/RN    1
in_clk(R)->in_clk(R)	40.312   32.180/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	40.312   32.180/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][28]/RN    1
in_clk(R)->in_clk(R)	40.312   32.180/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	40.312   32.180/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][28]/RN    1
in_clk(R)->in_clk(R)	40.312   32.180/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][21]/RN    1
in_clk(R)->in_clk(R)	40.312   32.180/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	40.260   32.180/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.312   32.180/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	40.312   32.180/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][11]/RN    1
in_clk(R)->in_clk(R)	40.312   32.181/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	40.311   32.181/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][11]/RN    1
in_clk(R)->in_clk(R)	40.311   32.181/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][11]/RN    1
in_clk(R)->in_clk(R)	40.311   32.181/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][13]/RN    1
in_clk(R)->in_clk(R)	40.311   32.181/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][11]/RN    1
in_clk(R)->in_clk(R)	40.310   32.182/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][13]/RN    1
in_clk(R)->in_clk(R)	40.310   32.182/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][13]/RN    1
in_clk(R)->in_clk(R)	40.304   */32.188        */0.064         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.250   32.192/*        0.114/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.250   32.192/*        0.114/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.306   32.193/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.306   32.193/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.306   32.193/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.307   32.193/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.307   32.193/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.306   32.193/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.307   32.194/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.315   32.200/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.316   32.201/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.259   32.201/*        0.109/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.259   32.202/*        0.109/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.317   32.202/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.316   32.202/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.317   32.202/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.317   32.202/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.317   32.202/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.317   32.202/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.317   32.202/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.318   32.202/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.317   32.203/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.285   */32.203        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.312   32.203/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.312   32.203/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.313   32.203/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.292   */32.204        */0.071         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.270   32.204/*        0.084/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.304   32.205/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.306   32.205/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][15]/RN    1
in_clk(R)->in_clk(R)	40.304   32.205/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.304   32.205/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.306   32.205/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.306   32.205/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][16]/RN    1
in_clk(R)->in_clk(R)	40.305   32.206/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.270   32.206/*        0.084/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.270   32.206/*        0.084/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.278   */32.207        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.308   32.207/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][31]/RN    1
in_clk(R)->in_clk(R)	40.308   32.207/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][27]/RN    1
in_clk(R)->in_clk(R)	40.211   32.207/*        0.144/*         top_inst_core_region_i/lsu_resp_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.308   32.208/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.302   32.208/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	40.302   32.208/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	40.302   32.209/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.302   32.209/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	40.301   32.209/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.310   32.209/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][26]/RN    1
in_clk(R)->in_clk(R)	40.301   32.209/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/RN    1
in_clk(R)->in_clk(R)	40.301   32.209/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	40.308   32.210/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][16]/RN    1
in_clk(R)->in_clk(R)	40.319   32.210/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.319   32.210/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.308   32.210/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][16]/RN    1
in_clk(R)->in_clk(R)	40.319   32.210/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.309   32.210/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.319   32.211/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.319   32.211/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][28]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][31]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][26]/RN    1
in_clk(R)->in_clk(R)	40.319   32.211/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][31]/RN    1
in_clk(R)->in_clk(R)	40.309   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][27]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][26]/RN    1
in_clk(R)->in_clk(R)	40.319   32.211/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.319   32.211/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.319   32.211/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.319   32.211/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][27]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.319   32.211/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.310   32.211/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.319   32.211/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.310   32.212/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.310   32.212/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.319   32.212/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.313   32.212/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.313   32.212/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.313   32.212/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	40.313   32.212/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	40.313   32.213/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.276   32.213/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[18]/D    1
in_clk(R)->in_clk(R)	40.278   32.213/*        0.080/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.279   32.213/*        0.080/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.278   32.213/*        0.080/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.279   32.213/*        0.080/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.279   32.213/*        0.080/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.312   32.213/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.279   32.214/*        0.080/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.280   32.214/*        0.079/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.280   32.214/*        0.079/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.316   32.215/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7]/RN    1
in_clk(R)->in_clk(R)	40.316   32.215/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.280   32.215/*        0.079/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.088   */32.216        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.273   32.216/*        0.081/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.273   32.216/*        0.081/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.284   32.219/*        0.076/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.284   32.219/*        0.076/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.283   32.219/*        0.077/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.301   32.222/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.315   32.223/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.301   32.223/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.301   32.223/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.301   32.223/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.301   32.223/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.329   32.223/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	40.329   32.223/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	40.301   32.223/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.301   32.223/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.301   32.224/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.230   */32.224        */0.113         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.322   32.227/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	40.303   32.227/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.304   32.227/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.323   32.227/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/RN    1
in_clk(R)->in_clk(R)	40.303   32.227/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.321   32.227/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/RN    1
in_clk(R)->in_clk(R)	40.322   32.227/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	40.323   32.227/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	40.306   32.228/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.307   32.228/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.307   32.228/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.322   32.228/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	40.307   32.228/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.307   32.228/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.306   32.228/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.153   32.229/*        0.184/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.288   32.230/*        0.073/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.329   32.233/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/RN    1
in_clk(R)->in_clk(R)	40.330   32.234/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/RN    1
in_clk(R)->in_clk(R)	40.330   32.234/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/RN    1
in_clk(R)->in_clk(R)	40.330   32.234/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/RN    1
in_clk(R)->in_clk(R)	40.328   32.234/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.328   32.235/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.328   32.235/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	40.328   32.235/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.327   32.235/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	40.293   32.235/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.328   32.235/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.329   32.235/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	40.328   32.235/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.329   32.235/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	40.293   32.235/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.292   32.235/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.293   32.235/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.328   32.235/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.293   32.235/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.293   32.235/*        0.068/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.293   32.235/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.293   32.235/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.328   32.235/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.184   32.236/*        0.165/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.342   32.236/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	40.330   32.236/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/RN    1
in_clk(R)->in_clk(R)	40.331   32.238/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.235   32.242/*        0.120/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.242   32.244/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.262   */32.247        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.342   32.247/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/RN    1
in_clk(R)->in_clk(R)	40.342   32.247/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	40.342   32.247/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/RN    1
in_clk(R)->in_clk(R)	40.341   32.247/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/RN    1
in_clk(R)->in_clk(R)	40.341   32.247/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/RN    1
in_clk(R)->in_clk(R)	40.342   32.247/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/RN    1
in_clk(R)->in_clk(R)	40.234   */32.248        */0.115         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.343   32.248/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/RN    1
in_clk(R)->in_clk(R)	40.344   32.249/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/RN    1
in_clk(R)->in_clk(R)	40.232   */32.249        */0.104         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.253   32.260/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][8]/RN    1
in_clk(R)->in_clk(R)	40.252   32.260/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][13]/RN    1
in_clk(R)->in_clk(R)	40.065   */32.260        */0.291         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.253   32.260/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][8]/RN    1
in_clk(R)->in_clk(R)	40.253   32.260/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	40.253   32.260/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][10]/RN    1
in_clk(R)->in_clk(R)	40.253   32.260/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][10]/RN    1
in_clk(R)->in_clk(R)	40.253   32.260/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/RN    1
in_clk(R)->in_clk(R)	40.254   32.260/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	40.252   32.260/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][9]/RN    1
in_clk(R)->in_clk(R)	40.255   32.261/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][13]/RN    1
in_clk(R)->in_clk(R)	40.256   32.262/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][13]/RN    1
in_clk(R)->in_clk(R)	40.256   32.263/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][9]/RN    1
in_clk(R)->in_clk(R)	40.256   32.263/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][13]/RN    1
in_clk(R)->in_clk(R)	40.256   32.264/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][10]/RN    1
in_clk(R)->in_clk(R)	40.257   */32.264        */0.085         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.273   */32.264        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.259   32.266/*        0.100/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][9]/RN    1
in_clk(R)->in_clk(R)	40.259   32.266/*        0.100/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][8]/RN    1
in_clk(R)->in_clk(R)	40.259   32.266/*        0.100/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10]/RN    1
in_clk(R)->in_clk(R)	40.201   32.269/*        0.146/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[15]/D    1
in_clk(R)->in_clk(R)	40.066   */32.271        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.305   32.277/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.305   32.277/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.305   32.277/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.305   32.277/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.305   32.277/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.305   32.277/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.305   32.277/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.305   32.277/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.305   32.278/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.305   32.278/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.305   32.278/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.305   32.278/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.305   32.278/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.305   32.278/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.305   32.278/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.306   32.278/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.251   32.279/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.306   32.279/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.074   */32.279        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.254   32.281/*        0.095/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[23]/D    1
in_clk(R)->in_clk(R)	40.250   32.283/*        0.100/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.209   32.284/*        0.129/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.195   */32.288        */0.147         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.282   32.288/*        0.077/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.324   32.289/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.324   32.289/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.324   32.290/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.324   32.290/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.242   32.290/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/RN    1
in_clk(R)->in_clk(R)	40.242   32.290/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/RN    1
in_clk(R)->in_clk(R)	40.242   32.290/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/RN    1
in_clk(R)->in_clk(R)	40.242   32.290/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	40.325   32.290/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.325   32.291/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.240   32.291/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.309   32.291/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][25]/RN    1
in_clk(R)->in_clk(R)	40.310   32.291/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	40.329   32.291/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/RN    1
in_clk(R)->in_clk(R)	40.310   32.292/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][29]/RN    1
in_clk(R)->in_clk(R)	40.310   32.292/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.327   32.292/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.327   32.292/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.327   32.292/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.327   32.292/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.310   32.292/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.310   32.292/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.310   32.292/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.310   32.293/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.327   32.293/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.310   32.293/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.311   32.293/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.310   32.293/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.310   32.293/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.312   32.293/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.330   32.294/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/RN    1
in_clk(R)->in_clk(R)	40.312   32.294/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.312   32.295/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.313   32.295/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.313   32.295/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	40.313   32.295/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	40.191   */32.296        */0.152         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.330   32.297/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/RN    1
in_clk(R)->in_clk(R)	40.336   32.299/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.241   */32.300        */0.102         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.338   32.304/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.342   32.304/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/RN    1
in_clk(R)->in_clk(R)	40.342   32.304/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/RN    1
in_clk(R)->in_clk(R)	40.342   32.304/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/RN    1
in_clk(R)->in_clk(R)	40.342   32.304/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/RN    1
in_clk(R)->in_clk(R)	40.342   32.304/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/RN    1
in_clk(R)->in_clk(R)	40.342   32.304/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/RN    1
in_clk(R)->in_clk(R)	40.242   32.305/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.242   32.305/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.243   32.305/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.243   32.305/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.243   32.305/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.244   32.306/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.244   32.306/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.244   32.306/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.245   32.307/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.245   32.308/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.245   32.308/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.088   */32.308        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.247   32.308/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.347   32.310/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	40.248   32.311/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.247   32.311/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.247   32.311/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.247   32.311/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.251   32.312/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.341   32.313/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.350   32.313/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/RN    1
in_clk(R)->in_clk(R)	40.350   32.313/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/RN    1
in_clk(R)->in_clk(R)	40.350   32.313/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/RN    1
in_clk(R)->in_clk(R)	40.349   32.313/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	40.350   32.313/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/RN    1
in_clk(R)->in_clk(R)	40.350   32.313/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/RN    1
in_clk(R)->in_clk(R)	40.351   32.313/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/RN    1
in_clk(R)->in_clk(R)	40.067   */32.314        */0.284         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.349   32.314/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/RN    1
in_clk(R)->in_clk(R)	40.350   32.314/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/RN    1
in_clk(R)->in_clk(R)	40.350   32.314/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/RN    1
in_clk(R)->in_clk(R)	40.042   */32.314        */0.294         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.350   32.316/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.351   32.318/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/RN    1
in_clk(R)->in_clk(R)	40.267   32.319/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.267   32.319/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.267   32.319/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.267   32.319/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.241   */32.319        */0.102         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/D    1
in_clk(R)->in_clk(R)	40.270   32.320/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	40.270   32.320/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	40.068   */32.328        */0.282         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.310   32.330/*        0.029/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	40.283   32.331/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	40.283   32.331/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	40.283   32.332/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	40.283   32.332/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	40.283   32.332/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	40.283   32.332/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	40.316   32.334/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.316   32.334/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.318   32.336/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.319   32.337/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.322   32.340/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.322   32.340/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.326   32.345/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.326   32.346/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.327   32.346/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.309   */32.346        */0.059         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.304   32.348/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	40.329   32.348/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.304   32.348/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	40.329   32.349/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.329   32.349/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.331   32.350/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.332   32.350/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.081   */32.351        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.332   32.352/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.332   32.352/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.331   32.352/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	40.206   32.354/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.032   */32.356        */0.304         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.292   32.364/*        0.064/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.292   32.365/*        0.064/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.292   32.365/*        0.064/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.292   32.365/*        0.064/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.293   32.365/*        0.064/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.293   32.365/*        0.064/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.326   32.370/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/RN    1
in_clk(R)->in_clk(R)	40.283   32.370/*        0.079/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.326   32.370/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/RN    1
in_clk(R)->in_clk(R)	40.351   32.370/*        -0.002/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/SN    1
in_clk(R)->in_clk(R)	40.326   32.370/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/RN    1
in_clk(R)->in_clk(R)	40.326   32.370/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/RN    1
in_clk(R)->in_clk(R)	40.070   */32.370        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.326   32.370/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/RN    1
in_clk(R)->in_clk(R)	40.326   32.370/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/RN    1
in_clk(R)->in_clk(R)	40.326   32.371/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.351   32.371/*        -0.002/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	40.298   32.373/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][22]/RN    1
in_clk(R)->in_clk(R)	40.298   32.374/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21]/RN    1
in_clk(R)->in_clk(R)	40.298   32.374/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][13]/RN    1
in_clk(R)->in_clk(R)	40.298   32.374/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][10]/RN    1
in_clk(R)->in_clk(R)	40.298   32.374/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28]/RN    1
in_clk(R)->in_clk(R)	40.037   */32.374        */0.300         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.282   */32.377        */0.068         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.073   */32.377        */0.284         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.027   */32.377        */0.301         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.334   32.379/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.338   32.381/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/RN    1
in_clk(R)->in_clk(R)	40.338   32.381/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/RN    1
in_clk(R)->in_clk(R)	40.339   32.382/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/RN    1
in_clk(R)->in_clk(R)	40.247   */32.384        */0.096         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/D    1
in_clk(R)->in_clk(R)	40.214   32.388/*        0.130/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.345   32.389/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	40.348   32.391/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/RN    1
in_clk(R)->in_clk(R)	40.348   32.391/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/RN    1
in_clk(R)->in_clk(R)	40.348   32.391/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/RN    1
in_clk(R)->in_clk(R)	40.090   */32.396        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.276   */32.400        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[29]/D    1
in_clk(R)->in_clk(R)	40.240   32.403/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.071   */32.403        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.270   32.403/*        0.080/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.252   32.405/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.078   */32.406        */0.281         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.087   */32.407        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.309   32.407/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	40.309   32.407/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	40.309   32.407/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	40.309   32.407/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	40.309   32.407/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	40.309   32.408/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.309   32.408/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.309   32.408/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	40.309   32.408/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	40.309   32.408/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.309   32.409/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	40.309   32.409/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	40.309   32.409/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.309   32.410/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	40.070   */32.415        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.089   */32.416        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.314   32.419/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.314   32.419/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.315   32.421/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24]/RN    1
in_clk(R)->in_clk(R)	40.315   32.421/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][17]/RN    1
in_clk(R)->in_clk(R)	40.081   */32.421        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.315   32.422/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23]/RN    1
in_clk(R)->in_clk(R)	40.315   32.422/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23]/RN    1
in_clk(R)->in_clk(R)	40.315   32.422/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][6]/RN    1
in_clk(R)->in_clk(R)	40.038   */32.422        */0.298         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.316   32.423/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6]/RN    1
in_clk(R)->in_clk(R)	40.316   32.423/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][17]/RN    1
in_clk(R)->in_clk(R)	40.316   32.423/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][23]/RN    1
in_clk(R)->in_clk(R)	40.307   32.423/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][18]/RN    1
in_clk(R)->in_clk(R)	40.316   32.423/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][6]/RN    1
in_clk(R)->in_clk(R)	40.316   32.423/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6]/RN    1
in_clk(R)->in_clk(R)	40.316   32.423/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][17]/RN    1
in_clk(R)->in_clk(R)	40.316   32.423/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][17]/RN    1
in_clk(R)->in_clk(R)	40.316   32.424/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][19]/RN    1
in_clk(R)->in_clk(R)	40.316   32.424/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][19]/RN    1
in_clk(R)->in_clk(R)	40.316   32.424/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][19]/RN    1
in_clk(R)->in_clk(R)	40.316   32.424/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][30]/RN    1
in_clk(R)->in_clk(R)	40.316   32.424/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][15]/RN    1
in_clk(R)->in_clk(R)	40.316   32.425/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23]/RN    1
in_clk(R)->in_clk(R)	40.316   32.425/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][16]/RN    1
in_clk(R)->in_clk(R)	40.329   32.427/*        0.010/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/SN    1
in_clk(R)->in_clk(R)	40.223   */32.428        */0.126         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.330   32.428/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.330   32.430/*        0.019/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.043   */32.430        */0.292         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.316   32.431/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	40.328   32.431/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.304   32.431/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	40.316   32.431/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][13]/RN    1
in_clk(R)->in_clk(R)	40.316   32.431/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.328   32.431/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.328   32.431/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.328   32.431/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.330   32.431/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.322   32.437/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][18]/RN    1
in_clk(R)->in_clk(R)	40.322   32.437/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][20]/RN    1
in_clk(R)->in_clk(R)	40.322   32.437/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][18]/RN    1
in_clk(R)->in_clk(R)	40.322   32.437/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][20]/RN    1
in_clk(R)->in_clk(R)	40.065   */32.438        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.323   32.438/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][30]/RN    1
in_clk(R)->in_clk(R)	40.323   32.438/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][18]/RN    1
in_clk(R)->in_clk(R)	40.323   32.438/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][30]/RN    1
in_clk(R)->in_clk(R)	40.323   32.438/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][20]/RN    1
in_clk(R)->in_clk(R)	40.323   32.439/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][20]/RN    1
in_clk(R)->in_clk(R)	40.323   32.439/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][30]/RN    1
in_clk(R)->in_clk(R)	40.342   32.443/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.340   32.443/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.344   32.447/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.344   32.447/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.344   32.447/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.344   32.447/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.344   32.448/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.083   */32.449        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.346   32.450/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.025   */32.451        */0.303         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.039   */32.451        */0.298         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.326   32.453/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/RN    1
in_clk(R)->in_clk(R)	40.326   32.453/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/RN    1
in_clk(R)->in_clk(R)	40.326   32.453/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/RN    1
in_clk(R)->in_clk(R)	40.075   */32.453        */0.276         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.327   32.453/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.327   32.453/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.349   32.453/*        0.014/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.349   32.453/*        0.014/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.326   32.454/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	40.071   */32.455        */0.286         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.329   32.455/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.086   */32.456        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.329   32.456/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.088   */32.456        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.329   32.457/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.330   32.458/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.232   32.458/*        0.125/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.331   32.459/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/RN    1
in_clk(R)->in_clk(R)	40.332   32.460/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.334   32.463/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.207   32.467/*        0.130/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.211   32.467/*        0.126/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.291   */32.470        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.224   */32.471        */0.127         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.345   32.473/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/RN    1
in_clk(R)->in_clk(R)	40.345   32.473/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/RN    1
in_clk(R)->in_clk(R)	40.273   */32.473        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.344   32.473/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	40.344   32.473/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	40.348   32.475/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/RN    1
in_clk(R)->in_clk(R)	40.263   */32.475        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[14]/D    1
in_clk(R)->in_clk(R)	40.067   */32.476        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.071   */32.476        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.319   32.478/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.319   32.478/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.250   32.479/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.322   32.481/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.323   32.482/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.262   32.483/*        0.076/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	40.263   32.484/*        0.076/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.262   32.484/*        0.076/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	40.224   */32.485        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.308   32.486/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.308   32.487/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.309   32.487/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.309   32.488/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][12]/RN    1
in_clk(R)->in_clk(R)	40.309   32.488/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][15]/RN    1
in_clk(R)->in_clk(R)	40.309   32.488/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][9]/RN    1
in_clk(R)->in_clk(R)	40.330   32.488/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.309   32.488/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][28]/RN    1
in_clk(R)->in_clk(R)	40.330   32.488/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.309   32.488/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][21]/RN    1
in_clk(R)->in_clk(R)	40.330   32.488/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.246   32.488/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[28]/D    1
in_clk(R)->in_clk(R)	40.330   32.488/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.268   32.488/*        0.073/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.330   32.489/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.268   32.489/*        0.073/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	40.268   32.489/*        0.073/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	40.311   32.489/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][10]/RN    1
in_clk(R)->in_clk(R)	40.311   32.489/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/RN    1
in_clk(R)->in_clk(R)	40.268   32.489/*        0.073/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.311   32.489/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][10]/RN    1
in_clk(R)->in_clk(R)	40.330   32.489/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.268   32.489/*        0.073/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.311   32.490/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][10]/RN    1
in_clk(R)->in_clk(R)	40.071   */32.491        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.333   32.491/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.311   32.491/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.312   32.491/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.311   32.491/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.311   32.491/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.236   32.491/*        0.122/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.311   32.492/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/RN    1
in_clk(R)->in_clk(R)	40.311   32.493/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.311   32.493/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/RN    1
in_clk(R)->in_clk(R)	40.070   */32.493        */0.281         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.311   32.493/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/RN    1
in_clk(R)->in_clk(R)	40.311   32.493/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.297   32.493/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][15]/RN    1
in_clk(R)->in_clk(R)	40.298   32.493/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][25]/RN    1
in_clk(R)->in_clk(R)	40.311   32.493/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.312   32.493/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.312   32.493/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.312   32.494/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.312   32.494/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.299   32.494/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][29]/RN    1
in_clk(R)->in_clk(R)	40.335   32.494/*        0.013/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.298   32.494/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][25]/RN    1
in_clk(R)->in_clk(R)	40.299   32.494/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25]/RN    1
in_clk(R)->in_clk(R)	40.298   32.494/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][25]/RN    1
in_clk(R)->in_clk(R)	40.299   32.494/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25]/RN    1
in_clk(R)->in_clk(R)	40.299   32.495/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][31]/RN    1
in_clk(R)->in_clk(R)	40.316   32.495/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.316   32.495/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.317   32.495/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.317   32.495/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.317   32.495/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.085   */32.496        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.299   32.496/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][15]/RN    1
in_clk(R)->in_clk(R)	40.317   32.496/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][9]/RN    1
in_clk(R)->in_clk(R)	40.317   32.496/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][22]/RN    1
in_clk(R)->in_clk(R)	40.317   32.496/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][12]/RN    1
in_clk(R)->in_clk(R)	40.317   32.496/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	40.317   32.496/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][6]/RN    1
in_clk(R)->in_clk(R)	40.299   32.496/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][16]/RN    1
in_clk(R)->in_clk(R)	40.299   32.496/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][27]/RN    1
in_clk(R)->in_clk(R)	40.299   32.497/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][26]/RN    1
in_clk(R)->in_clk(R)	40.299   32.497/*        0.056/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][25]/RN    1
in_clk(R)->in_clk(R)	40.211   32.497/*        0.133/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.262   */32.499        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.283   32.503/*        0.065/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.283   32.504/*        0.056/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	40.264   */32.504        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]/D    1
in_clk(R)->in_clk(R)	40.283   32.505/*        0.066/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.283   32.505/*        0.066/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.313   32.507/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][15]/RN    1
in_clk(R)->in_clk(R)	40.313   32.507/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][29]/RN    1
in_clk(R)->in_clk(R)	40.313   32.507/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][15]/RN    1
in_clk(R)->in_clk(R)	40.313   32.507/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][15]/RN    1
in_clk(R)->in_clk(R)	40.325   32.508/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.325   32.508/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.325   32.508/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.325   32.508/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.287   32.508/*        0.053/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	40.325   32.508/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.325   32.509/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.314   32.509/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][25]/RN    1
in_clk(R)->in_clk(R)	40.247   */32.514        */0.096         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/D    1
in_clk(R)->in_clk(R)	40.064   32.516/*        0.278/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.064   32.516/*        0.278/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.064   32.516/*        0.278/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.333   32.516/*        0.024/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.064   32.516/*        0.278/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.064   32.516/*        0.278/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.064   32.516/*        0.278/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.203   32.517/*        0.134/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.065   32.517/*        0.278/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.065   32.517/*        0.278/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.065   32.518/*        0.278/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.066   32.519/*        0.276/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.089   */32.522        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.071   32.523/*        0.270/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.071   32.523/*        0.270/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.072   32.523/*        0.270/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.223   */32.523        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.311   32.524/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.071   32.524/*        0.270/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.311   32.524/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.311   32.524/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.071   32.524/*        0.270/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.345   32.524/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.311   32.525/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.073   32.525/*        0.270/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.314   32.527/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.226   */32.527        */0.124         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.314   32.527/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.314   32.528/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.314   32.529/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.314   32.529/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.347   32.529/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.347   32.529/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.317   32.529/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.317   32.530/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.317   32.531/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.317   32.531/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.206   32.532/*        0.131/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.186   */32.536        */0.143         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.292   */32.536        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.324   32.537/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.323   32.537/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.324   32.538/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.325   32.539/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.325   32.539/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.258   */32.540        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[17]/D    1
in_clk(R)->in_clk(R)	40.328   32.541/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.328   32.541/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.074   */32.542        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.316   32.543/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.316   32.544/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.331   32.544/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.331   32.544/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.319   32.546/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.319   32.546/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.333   32.548/*        0.014/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.039   */32.548        */0.297         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.293   */32.548        */0.072         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.304   32.549/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.308   32.551/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.308   32.551/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.308   32.551/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.308   32.552/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.309   32.552/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.309   32.552/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.325   32.552/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.325   32.552/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.325   32.552/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.325   32.552/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.307   32.552/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.307   32.552/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.307   32.552/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.252   32.552/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.325   32.553/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.307   32.553/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/RN    1
in_clk(R)->in_clk(R)	40.307   32.553/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.307   32.553/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/RN    1
in_clk(R)->in_clk(R)	40.307   32.553/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.307   32.554/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.307   32.554/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.312   32.555/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.328   32.555/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.311   32.556/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.311   32.556/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.062   */32.556        */0.288         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.330   32.557/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.330   32.557/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.331   32.558/*        0.018/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.227   */32.559        */0.123         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.224   32.560/*        0.120/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.334   32.561/*        0.017/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.272   */32.562        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.337   32.564/*        0.014/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.302   32.564/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/RN    1
in_clk(R)->in_clk(R)	40.302   32.564/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/RN    1
in_clk(R)->in_clk(R)	40.302   32.564/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.302   32.564/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.302   32.564/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/RN    1
in_clk(R)->in_clk(R)	40.302   32.564/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.301   32.564/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.301   32.565/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.312   32.566/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.312   32.567/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.312   32.567/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.313   32.567/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	40.313   32.567/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	40.313   32.567/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	40.313   32.568/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.022   32.568/*        0.314/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.313   32.568/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][23]/RN    1
in_clk(R)->in_clk(R)	40.309   32.568/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][8]/RN    1
in_clk(R)->in_clk(R)	40.313   32.568/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	40.309   32.568/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][8]/RN    1
in_clk(R)->in_clk(R)	40.309   32.568/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	40.313   32.568/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.310   32.569/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8]/RN    1
in_clk(R)->in_clk(R)	40.309   32.569/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	40.310   32.569/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	40.309   32.569/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][14]/RN    1
in_clk(R)->in_clk(R)	40.309   32.569/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][12]/RN    1
in_clk(R)->in_clk(R)	40.309   32.569/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][14]/RN    1
in_clk(R)->in_clk(R)	40.309   32.569/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	40.310   32.570/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][12]/RN    1
in_clk(R)->in_clk(R)	40.309   32.570/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12]/RN    1
in_clk(R)->in_clk(R)	40.226   */32.570        */0.123         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.318   32.572/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.318   32.572/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][11]/RN    1
in_clk(R)->in_clk(R)	40.273   */32.572        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.067   */32.574        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.315   32.574/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	40.315   32.574/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][8]/RN    1
in_clk(R)->in_clk(R)	40.316   32.574/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	40.315   32.574/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][8]/RN    1
in_clk(R)->in_clk(R)	40.088   */32.575        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.246   32.575/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.242   */32.576        */0.101         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.081   */32.579        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.195   */32.580        */0.141         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.090   */32.581        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.272   */32.581        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.247   */32.581        */0.096         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.078   */32.584        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.082   */32.584        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.301   32.585/*        0.053/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][15]/RN    1
in_clk(R)->in_clk(R)	40.068   */32.586        */0.281         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.201   */32.588        */0.135         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.326   32.588/*        0.027/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.326   32.588/*        0.027/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.020   */32.590        */0.340         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.326   32.590/*        0.027/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.261   */32.590        */0.088         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.326   32.591/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	39.993   32.592/*        0.349/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/TE    1
in_clk(R)->in_clk(R)	39.993   32.592/*        0.349/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.329   32.593/*        0.024/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.046   32.593/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.329   32.593/*        0.024/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.312   32.594/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][31]/RN    1
in_clk(R)->in_clk(R)	40.312   32.594/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][29]/RN    1
in_clk(R)->in_clk(R)	40.046   32.594/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.235   */32.594        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.312   32.594/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][31]/RN    1
in_clk(R)->in_clk(R)	40.313   32.594/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][25]/RN    1
in_clk(R)->in_clk(R)	40.312   32.594/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][16]/RN    1
in_clk(R)->in_clk(R)	40.312   32.594/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][26]/RN    1
in_clk(R)->in_clk(R)	40.311   32.594/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][28]/RN    1
in_clk(R)->in_clk(R)	40.312   32.594/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][29]/RN    1
in_clk(R)->in_clk(R)	40.312   32.594/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][15]/RN    1
in_clk(R)->in_clk(R)	40.046   32.594/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.311   32.595/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][25]/RN    1
in_clk(R)->in_clk(R)	40.046   32.595/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.313   32.595/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	40.312   32.595/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28]/RN    1
in_clk(R)->in_clk(R)	40.046   32.595/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.046   32.595/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.314   32.595/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][27]/RN    1
in_clk(R)->in_clk(R)	40.314   32.595/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][27]/RN    1
in_clk(R)->in_clk(R)	40.046   32.595/*        0.304/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.250   */32.596        */0.091         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.245   32.596/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.027   */32.597        */0.336         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.000   32.599/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.197   */32.599        */0.145         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.029   */32.599        */0.336         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	40.047   */32.600        */0.291         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.001   32.600/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.001   32.600/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.001   32.600/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.001   32.601/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.051   32.601/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.002   32.601/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.337   32.601/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.001   32.601/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.002   32.602/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.002   32.602/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.001   32.602/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.343   32.602/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.337   32.602/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.343   32.602/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.343   32.602/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.002   32.602/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.001   32.602/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.001   32.602/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.051   32.602/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.051   32.602/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.002   32.603/*        0.341/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.083   */32.606        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.223   */32.606        */0.132         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.323   32.606/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.073   */32.607        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.324   32.607/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.325   32.608/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.325   32.608/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.325   32.608/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.183   */32.609        */0.145         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.325   32.609/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.326   32.609/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.231   */32.610        */0.120         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.065   32.611/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.328   32.611/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.328   32.611/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.328   32.611/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.066   32.611/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.066   32.611/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.066   32.611/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.066   32.611/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.067   32.611/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.066   32.611/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.066   32.611/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.066   32.611/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.242   */32.612        */0.115         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.328   32.612/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.328   32.612/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	40.331   32.614/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.331   32.614/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.331   32.614/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.331   32.615/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.322   32.617/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.322   32.617/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.322   32.617/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.320   32.617/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.322   32.617/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.320   32.617/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.322   32.617/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.322   32.617/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.322   32.618/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.322   32.618/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.322   32.618/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.322   32.618/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.321   32.618/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.321   32.619/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.321   32.619/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.321   32.619/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.324   32.620/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.329   32.626/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.329   32.626/*        0.021/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.344   32.627/*        0.016/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.323   32.627/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.323   32.627/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.364   32.627/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.323   32.628/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.323   32.628/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.325   32.628/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.325   32.629/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.326   32.630/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.326   32.630/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.325   32.631/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.327   32.631/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.325   32.631/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.328   32.631/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.223   */32.632        */0.127         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.227   */32.632        */0.122         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.310   32.633/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.310   32.633/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.311   32.634/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.311   32.634/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.311   32.634/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.330   32.634/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.330   32.634/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.311   32.634/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][24]/RN    1
in_clk(R)->in_clk(R)	40.330   32.634/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.311   32.634/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][19]/RN    1
in_clk(R)->in_clk(R)	40.311   32.634/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.281   */32.634        */0.077         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.331   32.634/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.332   32.636/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.221   */32.637        */0.122         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/D    1
in_clk(R)->in_clk(R)	40.076   */32.638        */0.282         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.335   32.639/*        0.016/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.079   */32.642        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.070   */32.645        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.069   */32.645        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.323   32.647/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	40.323   32.647/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.228   */32.647        */0.123         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.080   */32.647        */0.273         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.227   */32.649        */0.124         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.307   32.651/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][7]/RN    1
in_clk(R)->in_clk(R)	40.308   32.651/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][12]/RN    1
in_clk(R)->in_clk(R)	40.308   32.651/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][12]/RN    1
in_clk(R)->in_clk(R)	40.308   32.651/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][14]/RN    1
in_clk(R)->in_clk(R)	40.308   32.651/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][7]/RN    1
in_clk(R)->in_clk(R)	40.308   32.652/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][14]/RN    1
in_clk(R)->in_clk(R)	40.308   32.652/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][24]/RN    1
in_clk(R)->in_clk(R)	40.308   32.652/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][7]/RN    1
in_clk(R)->in_clk(R)	40.308   32.652/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][7]/RN    1
in_clk(R)->in_clk(R)	40.242   */32.652        */0.116         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.308   32.652/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][6]/RN    1
in_clk(R)->in_clk(R)	40.265   */32.654        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.242   */32.656        */0.100         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.313   32.658/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24]/RN    1
in_clk(R)->in_clk(R)	40.313   32.658/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24]/RN    1
in_clk(R)->in_clk(R)	40.313   32.658/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24]/RN    1
in_clk(R)->in_clk(R)	40.313   32.659/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][6]/RN    1
in_clk(R)->in_clk(R)	40.313   32.659/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17]/RN    1
in_clk(R)->in_clk(R)	40.313   32.660/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][6]/RN    1
in_clk(R)->in_clk(R)	40.313   32.660/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][17]/RN    1
in_clk(R)->in_clk(R)	40.313   32.660/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][17]/RN    1
in_clk(R)->in_clk(R)	40.314   32.660/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][6]/RN    1
in_clk(R)->in_clk(R)	40.253   32.661/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.274   */32.662        */0.074         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[31]/D    1
in_clk(R)->in_clk(R)	40.249   */32.664        */0.094         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/D    1
in_clk(R)->in_clk(R)	40.270   32.665/*        0.084/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][9]/RN    1
in_clk(R)->in_clk(R)	40.270   32.665/*        0.084/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][12]/RN    1
in_clk(R)->in_clk(R)	40.316   32.665/*        0.035/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.287   32.668/*        0.062/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.323   32.671/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.279   32.674/*        0.075/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][10]/RN    1
in_clk(R)->in_clk(R)	40.280   32.674/*        0.075/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][11]/RN    1
in_clk(R)->in_clk(R)	40.280   32.675/*        0.075/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	40.281   32.675/*        0.075/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21]/RN    1
in_clk(R)->in_clk(R)	40.236   */32.675        */0.100         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.280   32.675/*        0.075/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22]/RN    1
in_clk(R)->in_clk(R)	40.281   32.675/*        0.075/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][12]/RN    1
in_clk(R)->in_clk(R)	40.073   */32.675        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.078   */32.677        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.239   */32.677        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.330   32.679/*        0.027/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.318   32.679/*        0.031/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.318   32.679/*        0.031/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.319   32.680/*        0.031/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.319   32.680/*        0.031/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.319   32.681/*        0.031/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.319   32.681/*        0.031/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.321   32.681/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.322   32.682/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.322   32.682/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.232   32.682/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.322   32.684/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.324   32.684/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.324   32.684/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.322   32.685/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	40.248   32.688/*        0.092/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.250   32.690/*        0.092/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	40.266   */32.692        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	39.991   32.693/*        0.360/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.291   32.695/*        0.052/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.234   32.697/*        0.115/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	39.996   32.698/*        0.356/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.230   */32.698        */0.121         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.260   32.699/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.260   32.699/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][23]/RN    1
in_clk(R)->in_clk(R)	39.997   32.699/*        0.356/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.260   32.699/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	40.260   32.699/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.260   32.699/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.260   32.699/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.260   32.699/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	39.997   32.699/*        0.356/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	39.997   32.700/*        0.356/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.340   32.700/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	39.998   32.700/*        0.356/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.340   32.700/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	39.998   32.700/*        0.356/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.340   32.700/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.340   32.700/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.260   32.701/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.263   32.701/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.341   32.701/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.262   32.702/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	40.262   32.702/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	40.341   32.702/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.262   32.702/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	40.262   32.703/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	40.262   32.703/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	40.072   */32.703        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.264   32.704/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.265   32.704/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.263   32.704/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	40.256   */32.704        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[16]/D    1
in_clk(R)->in_clk(R)	40.265   32.705/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.265   32.705/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.265   32.705/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.265   32.705/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.265   32.706/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.004   32.707/*        0.353/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.004   32.707/*        0.353/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	40.004   32.707/*        0.353/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.266   */32.707        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.004   32.707/*        0.353/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.004   32.707/*        0.353/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.304   32.707/*        0.047/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.304   32.708/*        0.047/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.304   32.708/*        0.047/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.270   32.709/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.270   32.709/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.306   32.710/*        0.045/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.308   32.712/*        0.046/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.273   32.713/*        0.086/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][14]/RN    1
in_clk(R)->in_clk(R)	40.310   32.714/*        0.044/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.220   */32.714        */0.131         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.251   32.717/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.278   32.718/*        0.076/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.272   */32.721        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.071   */32.722        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.225   */32.733        */0.126         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.247   32.735/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][20]/RN    1
in_clk(R)->in_clk(R)	40.247   32.735/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	40.247   32.735/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][18]/RN    1
in_clk(R)->in_clk(R)	40.247   32.735/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18]/RN    1
in_clk(R)->in_clk(R)	40.246   32.735/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][8]/RN    1
in_clk(R)->in_clk(R)	40.246   32.735/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][18]/RN    1
in_clk(R)->in_clk(R)	40.247   32.735/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/RN    1
in_clk(R)->in_clk(R)	40.237   */32.736        */0.116         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.251   32.738/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][19]/RN    1
in_clk(R)->in_clk(R)	40.251   32.738/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][19]/RN    1
in_clk(R)->in_clk(R)	40.251   32.738/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19]/RN    1
in_clk(R)->in_clk(R)	40.251   32.738/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][20]/RN    1
in_clk(R)->in_clk(R)	40.251   32.739/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][30]/RN    1
in_clk(R)->in_clk(R)	40.251   32.739/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][30]/RN    1
in_clk(R)->in_clk(R)	40.251   32.739/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][30]/RN    1
in_clk(R)->in_clk(R)	40.253   32.740/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][19]/RN    1
in_clk(R)->in_clk(R)	40.235   */32.740        */0.118         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.238   */32.740        */0.116         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.252   32.741/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	40.252   32.741/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14]/RN    1
in_clk(R)->in_clk(R)	40.079   */32.741        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.181   */32.744        */0.146         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.300   32.746/*        0.041/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.300   32.746/*        0.041/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.314   32.752/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.318   32.755/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.203   */32.757        */0.134         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.022   32.758/*        0.315/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.022   32.758/*        0.315/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.022   32.758/*        0.315/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.021   32.758/*        0.315/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.022   32.758/*        0.315/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.022   32.758/*        0.315/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.021   32.760/*        0.315/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.021   32.760/*        0.315/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.224   */32.761        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.192   */32.761        */0.150         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.317   32.761/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.317   32.761/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.317   32.761/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.317   32.762/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.328   32.762/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.328   32.762/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.328   32.762/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.328   32.762/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.328   32.762/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.239   */32.763        */0.118         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.070   */32.763        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.229   */32.763        */0.122         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.328   32.763/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.328   32.763/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.262   */32.764        */0.092         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.319   32.764/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.319   32.764/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.319   32.764/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.319   32.764/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.319   32.764/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.330   32.765/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.195   */32.765        */0.168         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	40.331   32.765/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.330   32.765/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.074   */32.765        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.331   32.765/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.328   32.765/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.319   32.765/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.330   32.767/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.333   32.767/*        0.022/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.322   32.767/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	40.330   32.768/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.333   32.768/*        0.022/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.330   32.768/*        0.023/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.332   32.768/*        0.022/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.322   32.769/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	40.073   */32.770        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.326   32.772/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.236   32.772/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.329   32.776/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.237   32.776/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.045   32.779/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.046   32.779/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.045   32.779/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.047   32.780/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.047   32.780/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.047   32.780/*        0.303/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.337   32.782/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.338   32.783/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.295   */32.788        */0.068         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.050   32.790/*        0.301/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.050   32.790/*        0.301/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.050   32.791/*        0.301/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.050   32.791/*        0.301/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.296   */32.793        */0.068         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.285   */32.798        */0.079         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.064   32.798/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.064   32.798/*        0.293/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.235   */32.799        */0.119         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.176   32.800/*        0.175/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/TI    1
in_clk(R)->in_clk(R)	40.228   */32.800        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.060   */32.800        */0.290         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.035   */32.801        */0.292         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.185   */32.801        */0.159         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.185   */32.801        */0.159         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.185   */32.801        */0.159         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.236   */32.804        */0.117         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.278   */32.808        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.295   */32.808        */0.068         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]/D    1
in_clk(R)->in_clk(R)	40.194   */32.813        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.194   */32.814        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.194   */32.814        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.193   */32.815        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.194   */32.815        */0.156         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.194   */32.817        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.194   */32.817        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.198   */32.822        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.198   */32.823        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.198   */32.823        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.209   */32.827        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.211   */32.827        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.211   */32.827        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.211   */32.828        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.210   */32.828        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.211   */32.828        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.210   */32.828        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.229   */32.829        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.243   32.829/*        0.097/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.243   32.829/*        0.097/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.243   32.829/*        0.097/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.313   32.831/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.313   32.831/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.313   32.831/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.174   */32.831        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.174   */32.831        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.314   32.831/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.174   */32.832        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.174   */32.832        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.174   */32.832        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.230   */32.832        */0.121         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.174   */32.833        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.173   */32.833        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.316   32.834/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.316   32.834/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.173   */32.834        */0.163         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.316   32.834/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.295   */32.834        */0.068         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpie]/D    1
in_clk(R)->in_clk(R)	40.318   32.836/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][22]/RN    1
in_clk(R)->in_clk(R)	40.250   */32.836        */0.093         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.288   */32.837        */0.076         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.319   32.837/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][25]/RN    1
in_clk(R)->in_clk(R)	40.319   32.837/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][21]/RN    1
in_clk(R)->in_clk(R)	40.319   32.837/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.319   32.837/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.320   32.837/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.321   32.838/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	40.321   32.839/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][9]/RN    1
in_clk(R)->in_clk(R)	40.321   32.839/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	40.323   32.841/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.323   32.841/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.324   32.842/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][10]/RN    1
in_clk(R)->in_clk(R)	40.324   32.842/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][11]/RN    1
in_clk(R)->in_clk(R)	40.324   32.842/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][10]/RN    1
in_clk(R)->in_clk(R)	40.324   32.842/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][13]/RN    1
in_clk(R)->in_clk(R)	40.324   32.842/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.324   32.843/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	40.326   32.843/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	39.947   32.844/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	39.948   32.846/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	39.948   32.846/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	40.262   32.847/*        0.089/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.262   32.847/*        0.089/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.240   */32.847        */0.103         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.330   32.847/*        0.024/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.330   32.847/*        0.024/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.264   32.848/*        0.087/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	40.264   32.848/*        0.087/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	40.264   32.848/*        0.087/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.264   32.848/*        0.087/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.194   */32.850        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.194   */32.850        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.333   32.850/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.333   32.850/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.333   32.850/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.195   */32.850        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.195   */32.850        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.195   */32.850        */0.155         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.269   32.854/*        0.082/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	40.269   32.854/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.269   32.855/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.269   32.855/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.270   32.855/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	40.270   32.856/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.274   32.858/*        0.077/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	40.197   */32.858        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.198   */32.860        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.197   */32.860        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.197   */32.860        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.229   */32.860        */0.121         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.198   */32.862        */0.153         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.209   */32.865        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.209   */32.866        */0.148         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.325   32.866/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.325   32.866/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.327   32.867/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.327   32.868/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.327   32.868/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.070   */32.869        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.329   32.870/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.329   32.870/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.329   32.870/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.331   32.873/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.331   32.874/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.294   */32.874        */0.070         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.304   */32.879        */0.060         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.228   */32.879        */0.126         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.251   */32.882        */0.092         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/D    1
in_clk(R)->in_clk(R)	39.986   32.882/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	39.986   32.882/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	39.986   32.882/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	39.986   32.882/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	39.986   32.883/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	39.986   32.883/*        0.364/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.344   32.885/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.345   32.886/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.345   32.886/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.301   32.886/*        0.063/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.346   32.887/*        0.010/*         top_inst_core_region_i/instr_ram_mux_i/port1_rvalid_o_reg/RN    1
in_clk(R)->in_clk(R)	40.345   32.887/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/RN    1
in_clk(R)->in_clk(R)	39.994   32.890/*        0.360/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.090   */32.891        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.306   32.891/*        0.058/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/RN    1
in_clk(R)->in_clk(R)	40.351   32.892/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.302   32.894/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.303   32.895/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	40.354   32.895/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.354   32.895/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.236   */32.898        */0.117         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.001   32.899/*        0.357/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.001   32.899/*        0.357/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.134   */32.899        */0.217         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.092   */32.903        */0.235         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.312   32.904/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][8]/RN    1
in_clk(R)->in_clk(R)	40.139   */32.904        */0.214         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.139   */32.904        */0.214         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.093   */32.904        */0.235         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.093   */32.904        */0.235         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.139   */32.904        */0.214         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.140   */32.905        */0.214         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.310   32.905/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	40.313   32.905/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][11]/RN    1
in_clk(R)->in_clk(R)	40.094   */32.905        */0.235         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.313   32.906/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.313   32.906/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.140   */32.906        */0.214         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.313   32.906/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.140   */32.906        */0.214         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.140   */32.906        */0.214         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.313   32.906/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.140   */32.907        */0.215         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.314   32.908/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.314   32.908/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.315   32.908/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.313   32.908/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.316   32.908/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18]/RN    1
in_clk(R)->in_clk(R)	40.316   32.908/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][30]/RN    1
in_clk(R)->in_clk(R)	40.314   32.908/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23]/RN    1
in_clk(R)->in_clk(R)	40.314   32.908/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	40.316   32.908/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][13]/RN    1
in_clk(R)->in_clk(R)	40.315   32.908/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	40.315   32.909/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.315   32.909/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	40.317   32.909/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.317   32.909/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	40.314   32.909/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	40.317   32.909/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.315   32.909/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	40.317   32.909/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.314   32.909/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	40.317   32.909/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][14]/RN    1
in_clk(R)->in_clk(R)	40.317   32.909/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][19]/RN    1
in_clk(R)->in_clk(R)	40.316   32.909/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.317   32.909/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24]/RN    1
in_clk(R)->in_clk(R)	40.316   32.910/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.316   32.910/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.316   32.910/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][20]/RN    1
in_clk(R)->in_clk(R)	40.311   32.910/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.316   32.910/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][20]/RN    1
in_clk(R)->in_clk(R)	40.312   32.910/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.312   32.910/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.316   32.911/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][17]/RN    1
in_clk(R)->in_clk(R)	40.022   */32.911        */0.334         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.312   32.911/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.312   32.911/*        0.032/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.023   */32.911        */0.335         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	40.145   */32.912        */0.212         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.370   32.912/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.145   */32.912        */0.212         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.370   32.912/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.145   */32.912        */0.212         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.314   32.913/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.304   */32.915        */0.064         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.318   32.916/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.321   32.919/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.321   32.920/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.321   32.921/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.323   32.922/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.013   */32.922        */0.344         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.014   */32.923        */0.345         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	40.014   */32.923        */0.345         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.324   32.924/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.324   32.924/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.324   32.924/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.326   32.925/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.327   32.926/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.038   */32.926        */0.327         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.229   */32.927        */0.121         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.235   */32.927        */0.119         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.327   32.927/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.327   32.927/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.327   32.927/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.266   32.931/*        0.083/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.127   */32.936        */0.223         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.127   */32.936        */0.223         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.127   */32.937        */0.223         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.311   32.939/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.132   */32.941        */0.221         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.134   */32.943        */0.221         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.133   */32.944        */0.221         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.133   */32.944        */0.221         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.139   */32.950        */0.219         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.325   32.950/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	40.325   32.950/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.325   32.951/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.326   32.951/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	40.326   32.951/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	40.326   32.951/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	40.326   32.952/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	40.325   32.952/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	40.241   */32.953        */0.101         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/D    1
in_clk(R)->in_clk(R)	40.299   */32.955        */0.069         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.329   32.956/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.331   32.956/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.331   32.956/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.331   32.958/*        0.008/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	40.192   */32.958        */0.135         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.333   32.961/*        0.008/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/SN    1
in_clk(R)->in_clk(R)	40.224   */32.964        */0.129         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.341   32.967/*        0.013/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.345   32.971/*        0.002/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/SN    1
in_clk(R)->in_clk(R)	40.263   */32.981        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.257   32.985/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17]/RN    1
in_clk(R)->in_clk(R)	40.260   32.988/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.261   32.988/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][17]/RN    1
in_clk(R)->in_clk(R)	40.261   32.989/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][24]/RN    1
in_clk(R)->in_clk(R)	40.261   32.989/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][30]/RN    1
in_clk(R)->in_clk(R)	40.261   32.989/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][23]/RN    1
in_clk(R)->in_clk(R)	40.261   32.989/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][24]/RN    1
in_clk(R)->in_clk(R)	40.261   32.989/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][19]/RN    1
in_clk(R)->in_clk(R)	40.261   32.990/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][20]/RN    1
in_clk(R)->in_clk(R)	40.261   32.990/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19]/RN    1
in_clk(R)->in_clk(R)	40.263   32.990/*        0.095/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.264   32.992/*        0.095/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.257   32.994/*        0.089/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.225   */32.995        */0.136         top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/TE    1
in_clk(R)->in_clk(R)	40.264   32.999/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.264   32.999/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.264   32.999/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.264   33.000/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.263   33.000/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.263   33.000/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.265   33.001/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.267   33.002/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.267   33.002/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.267   33.004/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.267   33.004/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.267   33.004/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.267   33.004/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.296   33.004/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.267   33.004/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.296   33.004/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.268   33.005/*        0.083/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.266   */33.006        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.298   33.007/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.298   33.007/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.301   33.010/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.273   33.010/*        0.078/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.090   */33.016        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.311   33.021/*        0.029/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	40.314   33.022/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.323   33.033/*        0.023/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	40.323   33.033/*        0.023/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.323   33.033/*        0.023/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	40.234   */33.033        */0.120         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.240   */33.034        */0.103         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.326   33.034/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.325   33.034/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.326   33.034/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.312   33.036/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.250   */33.036        */0.093         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/D    1
in_clk(R)->in_clk(R)	40.328   33.036/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.328   33.036/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.259   33.037/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[5]/D    1
in_clk(R)->in_clk(R)	40.313   33.037/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][17]/RN    1
in_clk(R)->in_clk(R)	40.329   33.037/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.329   33.037/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.313   33.037/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][19]/RN    1
in_clk(R)->in_clk(R)	40.329   33.037/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.312   33.038/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.312   33.038/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.313   33.038/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.313   33.038/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.313   33.038/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.313   33.038/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.315   33.039/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.315   33.039/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.315   33.039/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.315   33.039/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.315   33.039/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.313   33.039/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.316   33.039/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.313   33.039/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.315   33.040/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.315   33.040/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.315   33.041/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.304   33.064/*        0.037/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.303   33.065/*        0.037/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.304   33.067/*        0.037/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.189   */33.078        */0.168         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	40.329   33.088/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.329   33.089/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.329   33.090/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.251   33.091/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	40.251   33.091/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.252   33.091/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	40.332   33.091/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.252   33.091/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	40.332   33.091/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.251   33.091/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	40.332   33.092/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	40.332   33.092/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	40.332   33.092/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.183   */33.092        */0.176         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(R)->in_clk(R)	40.332   33.092/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.332   33.092/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	40.332   33.093/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.335   33.094/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	40.033   */33.097        */0.332         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.032   */33.097        */0.332         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	40.261   33.100/*        0.080/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	40.261   33.100/*        0.080/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.261   33.100/*        0.080/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	40.261   33.100/*        0.080/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	40.261   33.100/*        0.080/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	40.261   33.100/*        0.080/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.261   33.100/*        0.080/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	40.033   */33.101        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.034   */33.102        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	40.341   33.103/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.341   33.103/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.039   */33.103        */0.327         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.040   */33.108        */0.321         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	39.550   */33.112        */0.801         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	40.273   33.112/*        0.074/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.277   33.117/*        0.071/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	40.308   33.118/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.308   33.119/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.308   33.119/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.308   33.119/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20]/RN    1
in_clk(R)->in_clk(R)	40.308   33.119/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.309   33.119/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18]/RN    1
in_clk(R)->in_clk(R)	40.280   33.119/*        0.061/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/SN    1
in_clk(R)->in_clk(R)	40.308   33.119/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.307   33.119/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.307   33.120/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.308   33.120/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][17]/RN    1
in_clk(R)->in_clk(R)	40.307   33.120/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][18]/RN    1
in_clk(R)->in_clk(R)	40.308   33.120/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14]/RN    1
in_clk(R)->in_clk(R)	40.308   33.120/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][30]/RN    1
in_clk(R)->in_clk(R)	40.361   33.120/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.313   33.122/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.313   33.122/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.363   33.123/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.313   33.123/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30]/RN    1
in_clk(R)->in_clk(R)	40.313   33.125/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][8]/RN    1
in_clk(R)->in_clk(R)	40.285   33.125/*        0.059/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/SN    1
in_clk(R)->in_clk(R)	40.315   33.125/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.032   */33.125        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.313   33.125/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][30]/RN    1
in_clk(R)->in_clk(R)	40.035   */33.128        */0.323         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.035   */33.128        */0.323         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	40.269   33.133/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[4]/D    1
in_clk(R)->in_clk(R)	40.307   33.143/*        0.034/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.307   33.143/*        0.034/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.307   33.144/*        0.034/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.307   33.144/*        0.034/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.310   33.146/*        0.031/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.310   33.146/*        0.031/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.313   33.149/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.270   */33.149        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.313   33.149/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.330   33.168/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.330   33.168/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.330   33.169/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.244   */33.175        */0.098         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/D    1
in_clk(R)->in_clk(R)	40.343   33.179/*        0.016/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.343   33.180/*        0.016/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.343   33.181/*        0.016/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.217   */33.198        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/D    1
in_clk(R)->in_clk(R)	40.304   33.200/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.304   33.202/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.304   33.202/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.304   33.202/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.306   33.202/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.304   33.203/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.304   33.203/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.304   33.204/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.304   33.204/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.304   33.204/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.306   33.206/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	39.427   33.206/*        0.920/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	40.313   33.209/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][18]/RN    1
in_clk(R)->in_clk(R)	40.313   33.210/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][20]/RN    1
in_clk(R)->in_clk(R)	40.314   33.210/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][18]/RN    1
in_clk(R)->in_clk(R)	40.173   */33.212        */0.188         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/TE    1
in_clk(R)->in_clk(R)	40.315   33.212/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	40.316   33.213/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][8]/RN    1
in_clk(R)->in_clk(R)	40.175   */33.214        */0.188         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/TE    1
in_clk(R)->in_clk(R)	40.175   */33.214        */0.188         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/TE    1
in_clk(R)->in_clk(R)	40.184   */33.223        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/TE    1
in_clk(R)->in_clk(R)	40.184   */33.223        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/TE    1
in_clk(R)->in_clk(R)	40.328   33.225/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.185   */33.225        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/TE    1
in_clk(R)->in_clk(R)	40.185   */33.225        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/TE    1
in_clk(R)->in_clk(R)	40.035   */33.225        */0.330         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	40.328   33.226/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.312   33.226/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.312   33.226/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.313   33.226/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.313   33.227/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.313   33.227/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.313   33.227/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.191   */33.229        */0.182         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/TE    1
in_clk(R)->in_clk(R)	40.313   33.231/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.320   33.233/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.090   */33.234        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.323   33.236/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.323   33.236/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.324   33.239/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.325   33.240/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.283   33.241/*        0.066/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.327   33.243/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.327   33.244/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.327   33.244/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	40.054   */33.245        */0.320         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	40.330   33.247/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.337   33.251/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.197   */33.253        */0.146         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.200   */33.264        */0.165         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	40.197   */33.265        */0.161         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	40.305   33.274/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.305   33.274/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.017   */33.277        */0.340         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.018   */33.277        */0.340         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	40.080   33.279/*        0.273/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	40.146   33.280/*        0.208/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.180   */33.281        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/TE    1
in_clk(R)->in_clk(R)	40.180   */33.281        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/TE    1
in_clk(R)->in_clk(R)	40.180   */33.281        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/TE    1
in_clk(R)->in_clk(R)	40.246   33.282/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.247   33.282/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.247   33.282/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.247   33.282/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.247   33.282/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.247   33.282/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.247   33.282/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.249   33.284/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.250   33.285/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.285   */33.285        */0.071         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.318   33.287/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.318   33.287/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.318   33.287/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.318   33.287/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.318   33.287/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.153   33.287/*        0.204/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	40.319   33.287/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.193   33.289/*        0.171/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	40.254   33.289/*        0.100/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.320   33.290/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.321   33.290/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.321   33.291/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.322   33.291/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.199   */33.292        */0.159         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	40.192   */33.293        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/TE    1
in_clk(R)->in_clk(R)	40.160   33.293/*        0.198/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.192   */33.294        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/TE    1
in_clk(R)->in_clk(R)	40.193   */33.294        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/TE    1
in_clk(R)->in_clk(R)	40.193   */33.296        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/TE    1
in_clk(R)->in_clk(R)	40.037   */33.297        */0.328         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.196   */33.297        */0.174         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/TE    1
in_clk(R)->in_clk(R)	40.308   33.301/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.308   33.301/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.332   33.301/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.332   33.301/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.332   33.301/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.332   33.301/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.332   33.302/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.332   33.302/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.308   33.302/*        0.033/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.334   33.303/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.269   33.304/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.125   33.304/*        0.234/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.311   33.304/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.335   33.304/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.305   33.304/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	40.305   33.304/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	40.268   33.304/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.268   33.304/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.305   33.304/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.269   33.304/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.306   33.306/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	40.306   33.306/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.306   33.306/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	40.211   33.306/*        0.164/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	40.306   33.307/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	40.271   33.307/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.271   33.307/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.271   33.307/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.306   33.307/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	40.306   33.308/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	40.306   33.308/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	40.306   33.308/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	40.131   33.310/*        0.232/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	40.132   33.310/*        0.232/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.237   33.311/*        0.121/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/TI    1
in_clk(R)->in_clk(R)	39.576   */33.313        */0.779         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	40.119   33.318/*        0.256/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	40.320   33.319/*        0.024/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.320   33.320/*        0.024/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.320   33.320/*        0.024/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	39.470   33.322/*        0.873/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	39.448   33.324/*        0.895/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	40.332   33.325/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.331   33.325/*        0.022/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.334   33.328/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.334   33.328/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	40.335   33.328/*        0.019/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.326   33.328/*        0.011/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/SN    1
in_clk(R)->in_clk(R)	40.336   33.329/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	40.336   33.329/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	40.337   33.330/*        0.016/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	40.337   33.330/*        0.016/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	39.524   */33.331        */0.800         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	40.332   33.332/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.332   33.332/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.279   33.337/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.279   33.338/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.340   33.340/*        0.004/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/SN    1
in_clk(R)->in_clk(R)	40.282   33.340/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.282   33.340/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.282   33.340/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.142   33.341/*        0.210/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	40.210   33.343/*        0.148/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	39.490   33.347/*        0.843/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	39.559   */33.349        */0.793         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	40.351   33.352/*        -0.002/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/SN    1
in_clk(R)->in_clk(R)	40.296   33.356/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.296   33.356/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.296   33.356/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.297   33.358/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.296   33.358/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.298   33.359/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.299   33.359/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.299   33.359/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.299   33.359/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.299   33.360/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.299   33.361/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.299   33.361/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.299   33.361/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.299   33.361/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.238   33.367/*        0.069/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/RN    1
in_clk(R)->in_clk(R)	40.310   33.368/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.241   33.369/*        0.066/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg/RN    1
in_clk(R)->in_clk(R)	40.241   33.370/*        0.066/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/cpu_fsm_state_reg/RN    1
in_clk(R)->in_clk(R)	40.241   33.370/*        0.066/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg/RN    1
in_clk(R)->in_clk(R)	40.053   */33.370        */0.290         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/TE    1
in_clk(R)->in_clk(R)	40.053   */33.370        */0.290         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/TE    1
in_clk(R)->in_clk(R)	40.191   33.370/*        0.171/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	40.053   */33.370        */0.290         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/TE    1
in_clk(R)->in_clk(R)	40.052   */33.371        */0.290         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/TE    1
in_clk(R)->in_clk(R)	40.318   33.374/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.318   33.374/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.245   33.374/*        0.061/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/RN    1
in_clk(R)->in_clk(R)	40.317   33.374/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.318   33.374/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.318   33.374/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.318   33.374/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.318   33.374/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.318   33.374/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.279   33.375/*        0.062/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.317   33.376/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.320   33.376/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.320   33.376/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.292   */33.378        */0.063         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.182   33.381/*        0.194/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	40.318   33.381/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.319   33.382/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.319   33.383/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.319   33.383/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.090   */33.383        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.312   33.383/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.321   33.384/*        0.023/*         top_inst_peripherals_i/apb2per_debug_i/CS_reg/RN    1
in_clk(R)->in_clk(R)	40.334   33.389/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.334   33.389/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.036   */33.391        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	40.036   */33.392        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.036   */33.392        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.078   */33.394        */0.280         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/TE    1
in_clk(R)->in_clk(R)	40.077   */33.394        */0.280         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/TE    1
in_clk(R)->in_clk(R)	40.078   */33.395        */0.280         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/TE    1
in_clk(R)->in_clk(R)	40.299   33.395/*        0.053/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	40.300   33.396/*        0.042/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/SN    1
in_clk(R)->in_clk(R)	40.300   33.396/*        0.053/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	40.300   33.396/*        0.053/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	40.300   33.396/*        0.053/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	40.299   33.396/*        0.053/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	40.300   33.396/*        0.053/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	40.300   33.396/*        0.053/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	40.327   33.399/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	40.090   */33.407        */0.275         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/TE    1
in_clk(R)->in_clk(R)	40.310   33.409/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.310   33.409/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.310   33.409/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.311   33.409/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.338   33.409/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	40.338   33.409/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	40.338   33.409/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	40.338   33.409/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	40.311   33.409/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.338   33.409/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	40.338   33.409/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	40.338   33.409/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	40.338   33.410/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.338   33.410/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.317   33.415/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.317   33.415/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.318   33.415/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.318   33.415/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.318   33.415/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.318   33.415/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.318   33.415/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.318   33.416/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.318   33.416/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.318   33.416/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.318   33.416/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.318   33.417/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.318   33.417/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.321   33.417/*        0.032/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/SN    1
in_clk(R)->in_clk(R)	40.318   33.417/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.357   33.419/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/debug_rvalid_o_reg/RN    1
in_clk(R)->in_clk(R)	40.321   33.420/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.036   33.422/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/TE    1
in_clk(R)->in_clk(R)	40.283   33.423/*        0.053/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.037   33.424/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/TE    1
in_clk(R)->in_clk(R)	40.037   33.424/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/TE    1
in_clk(R)->in_clk(R)	40.037   33.424/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/TE    1
in_clk(R)->in_clk(R)	40.244   */33.425        */0.117         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.285   33.426/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.285   33.426/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	39.498   33.429/*        0.835/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	40.044   33.430/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/TE    1
in_clk(R)->in_clk(R)	40.044   33.430/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/TE    1
in_clk(R)->in_clk(R)	40.017   33.440/*        0.334/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/TE    1
in_clk(R)->in_clk(R)	40.094   */33.441        */0.260         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/TE    1
in_clk(R)->in_clk(R)	40.019   33.441/*        0.334/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/TE    1
in_clk(R)->in_clk(R)	40.095   */33.443        */0.260         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/TE    1
in_clk(R)->in_clk(R)	40.058   33.444/*        0.307/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/TE    1
in_clk(R)->in_clk(R)	40.185   */33.445        */0.172         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	40.059   33.447/*        0.307/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/TE    1
in_clk(R)->in_clk(R)	40.100   */33.447        */0.257         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/TE    1
in_clk(R)->in_clk(R)	40.101   */33.448        */0.257         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/TE    1
in_clk(R)->in_clk(R)	40.101   */33.448        */0.257         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/TE    1
in_clk(R)->in_clk(R)	40.305   33.448/*        0.032/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	40.101   */33.448        */0.257         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/TE    1
in_clk(R)->in_clk(R)	40.079   */33.449        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.028   33.450/*        0.336/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/TE    1
in_clk(R)->in_clk(R)	40.028   33.450/*        0.336/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/TE    1
in_clk(R)->in_clk(R)	40.029   33.453/*        0.329/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/TE    1
in_clk(R)->in_clk(R)	40.310   33.453/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	40.310   33.453/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	40.310   33.454/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	40.310   33.454/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.310   33.454/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	40.311   33.455/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	40.326   33.456/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.326   33.456/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.326   33.456/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.326   33.457/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.326   33.457/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.326   33.457/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.326   33.457/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.326   33.457/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.112   */33.459        */0.252         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/TE    1
in_clk(R)->in_clk(R)	40.328   33.459/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.328   33.459/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.112   */33.460        */0.252         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/TE    1
in_clk(R)->in_clk(R)	40.327   33.460/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.327   33.460/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.328   33.461/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.321   33.461/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.321   33.461/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.328   33.461/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.321   33.462/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.322   33.462/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.322   33.462/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.328   33.462/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.322   33.463/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.322   33.463/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.322   33.463/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.322   33.463/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.320   33.463/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	40.321   33.463/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	40.321   33.463/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	40.320   33.463/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.320   33.463/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.321   33.463/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.322   33.463/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.322   33.464/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.322   33.464/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.322   33.464/*        0.036/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.042   33.465/*        0.322/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/TE    1
in_clk(R)->in_clk(R)	40.042   33.466/*        0.322/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/TE    1
in_clk(R)->in_clk(R)	40.105   33.466/*        0.247/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	40.042   33.467/*        0.322/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/TE    1
in_clk(R)->in_clk(R)	40.302   */33.469        */0.060         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.331   33.475/*        0.019/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.211   */33.477        */0.146         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	40.340   33.483/*        0.005/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/SN    1
in_clk(R)->in_clk(R)	40.312   33.492/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.312   33.492/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.312   33.492/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.312   33.492/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.312   33.492/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.312   33.493/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.318   33.499/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.318   33.499/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.318   33.499/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.319   33.499/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.319   33.500/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.319   33.500/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.010   33.503/*        0.336/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/TE    1
in_clk(R)->in_clk(R)	40.010   33.503/*        0.336/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/TE    1
in_clk(R)->in_clk(R)	40.010   33.503/*        0.336/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/TE    1
in_clk(R)->in_clk(R)	40.010   33.503/*        0.336/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/TE    1
in_clk(R)->in_clk(R)	40.183   33.505/*        0.170/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.145   33.506/*        0.231/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	39.628   */33.514        */0.679         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	40.334   33.515/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.335   33.516/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	40.335   33.516/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.335   33.517/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.335   33.517/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.264   */33.521        */0.099         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.341   33.522/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	40.341   33.522/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	39.649   */33.524        */0.677         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	40.164   33.525/*        0.189/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	40.207   */33.526        */0.151         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/D    1
in_clk(R)->in_clk(R)	40.240   33.528/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.244   */33.528        */0.112         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.240   33.530/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.280   33.530/*        0.059/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.280   33.530/*        0.059/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.281   33.530/*        0.059/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	40.076   33.530/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	40.076   33.530/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	40.076   33.530/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_clk(R)->in_clk(R)	40.240   33.531/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.176   */33.531        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/TE    1
in_clk(R)->in_clk(R)	40.176   */33.531        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/TE    1
in_clk(R)->in_clk(R)	40.176   */33.531        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/TE    1
in_clk(R)->in_clk(R)	40.176   */33.531        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/TE    1
in_clk(R)->in_clk(R)	40.281   33.532/*        0.059/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	40.150   */33.533        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	40.311   33.535/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	40.311   33.535/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	40.311   33.535/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	40.311   33.536/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	40.249   33.536/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.287   33.536/*        0.056/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	40.311   33.536/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.249   33.536/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.181   */33.537        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/TE    1
in_clk(R)->in_clk(R)	40.249   33.537/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.287   33.537/*        0.056/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.287   33.537/*        0.056/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	40.181   */33.538        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/TE    1
in_clk(R)->in_clk(R)	40.250   33.538/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.182   */33.538        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/TE    1
in_clk(R)->in_clk(R)	40.182   */33.538        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/TE    1
in_clk(R)->in_clk(R)	40.315   33.539/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.044   33.539/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/TE    1
in_clk(R)->in_clk(R)	40.316   33.539/*        0.030/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.289   */33.539        */0.067         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.044   33.540/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/TE    1
in_clk(R)->in_clk(R)	40.044   33.540/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/TE    1
in_clk(R)->in_clk(R)	40.044   33.540/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/TE    1
in_clk(R)->in_clk(R)	40.253   33.540/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.254   33.540/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.254   33.540/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.253   33.540/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.255   33.541/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.254   33.541/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	39.641   */33.541        */0.678         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	40.255   33.541/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.252   33.541/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.255   33.541/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.318   33.541/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.255   33.541/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.292   33.542/*        0.054/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	40.257   33.543/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.162   */33.544        */0.187         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	40.162   */33.544        */0.187         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	40.162   */33.544        */0.187         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/TE    1
in_clk(R)->in_clk(R)	40.321   33.544/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.322   33.546/*        0.024/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	39.643   */33.550        */0.713         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	40.329   33.550/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.329   33.550/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.329   33.550/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.329   33.550/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.327   33.551/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.329   33.551/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.329   33.551/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.330   33.552/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.329   33.552/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.330   33.552/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.328   33.552/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.331   33.552/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.331   33.552/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.331   33.552/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.329   33.552/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.331   33.552/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.331   33.552/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.328   33.552/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.331   33.552/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.329   33.553/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.258   */33.553        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.281   33.553/*        0.080/*         top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/D    1
in_clk(R)->in_clk(R)	40.330   33.553/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.330   33.554/*        0.023/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.330   33.555/*        0.021/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	40.330   33.556/*        0.021/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	40.331   33.556/*        0.021/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	40.332   33.556/*        0.020/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.174   */33.558        */0.182         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	40.308   33.558/*        0.036/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/SN    1
in_clk(R)->in_clk(R)	40.175   */33.559        */0.182         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/TE    1
in_clk(R)->in_clk(R)	40.178   */33.560        */0.183         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	40.178   */33.560        */0.183         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	40.207   */33.562        */0.156         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_clk(R)->in_clk(R)	40.202   33.564/*        0.172/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	40.087   33.569/*        0.277/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.040   33.572/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/TE    1
in_clk(R)->in_clk(R)	40.040   33.572/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/TE    1
in_clk(R)->in_clk(R)	40.040   33.572/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/TE    1
in_clk(R)->in_clk(R)	40.040   33.572/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/TE    1
in_clk(R)->in_clk(R)	40.093   33.576/*        0.274/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.350   33.576/*        0.001/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/SN    1
in_clk(R)->in_clk(R)	40.058   */33.576        */0.300         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	40.350   33.576/*        0.001/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/SN    1
in_clk(R)->in_clk(R)	40.058   */33.576        */0.300         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.058   */33.576        */0.299         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	39.669   */33.577        */0.679         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	40.289   */33.580        */0.069         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.304   */33.581        */0.058         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.198   */33.588        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/TE    1
in_clk(R)->in_clk(R)	40.055   33.588/*        0.311/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/TE    1
in_clk(R)->in_clk(R)	40.199   */33.589        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/TE    1
in_clk(R)->in_clk(R)	40.056   33.589/*        0.311/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/TE    1
in_clk(R)->in_clk(R)	40.056   33.589/*        0.311/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/TE    1
in_clk(R)->in_clk(R)	40.200   */33.590        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/TE    1
in_clk(R)->in_clk(R)	40.272   33.590/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[3]/D    1
in_clk(R)->in_clk(R)	40.191   */33.590        */0.165         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/TE    1
in_clk(R)->in_clk(R)	40.200   */33.590        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/TE    1
in_clk(R)->in_clk(R)	40.191   */33.590        */0.165         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/TE    1
in_clk(R)->in_clk(R)	40.191   */33.591        */0.165         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/TE    1
in_clk(R)->in_clk(R)	40.056   33.591/*        0.311/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/TE    1
in_clk(R)->in_clk(R)	40.293   */33.595        */0.068         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.338   33.595/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.339   33.596/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.196   */33.596        */0.164         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/TE    1
in_clk(R)->in_clk(R)	40.197   */33.596        */0.164         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/TE    1
in_clk(R)->in_clk(R)	40.196   */33.596        */0.164         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/TE    1
in_clk(R)->in_clk(R)	40.196   */33.597        */0.164         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/TE    1
in_clk(R)->in_clk(R)	40.339   33.597/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.340   33.597/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.339   33.597/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	40.148   */33.600        */0.198         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/TE    1
in_clk(R)->in_clk(R)	40.273   */33.600        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[23]/D    1
in_clk(R)->in_clk(R)	40.200   */33.600        */0.161         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/TE    1
in_clk(R)->in_clk(R)	40.345   33.601/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.345   33.602/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.345   33.602/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	40.345   33.602/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	40.345   33.603/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.149   33.603/*        0.209/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(R)->in_clk(R)	40.347   33.603/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.213   */33.604        */0.167         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/TE    1
in_clk(R)->in_clk(R)	40.213   */33.604        */0.167         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/TE    1
in_clk(R)->in_clk(R)	40.214   */33.604        */0.167         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/TE    1
in_clk(R)->in_clk(R)	40.214   */33.604        */0.167         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/TE    1
in_clk(R)->in_clk(R)	40.352   33.609/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.312   33.610/*        0.029/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	40.312   33.610/*        0.029/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	40.312   33.610/*        0.029/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	40.316   33.612/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	40.316   33.612/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	40.316   33.613/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	40.316   33.613/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	40.316   33.613/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	40.316   33.613/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.316   33.613/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.316   33.613/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	40.316   33.613/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.316   33.614/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	40.316   33.614/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	40.316   33.614/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	40.316   33.614/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	40.285   */33.614        */0.073         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.315   33.615/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	40.315   33.615/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.315   33.615/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	40.315   33.615/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	40.315   33.615/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	40.315   33.615/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.315   33.615/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.315   33.615/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	40.315   33.616/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	40.315   33.616/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.315   33.616/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	40.315   33.616/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	40.318   33.619/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	40.325   33.623/*        0.013/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/SN    1
in_clk(R)->in_clk(R)	40.333   33.629/*        0.020/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.332   33.630/*        0.020/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.325   33.630/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.325   33.631/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.325   33.631/*        0.041/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.286   33.631/*        0.071/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4]/D    1
in_clk(R)->in_clk(R)	40.151   33.634/*        0.213/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.330   33.634/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.274   */33.634        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.223   */33.635        */0.134         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/D    1
in_clk(R)->in_clk(R)	40.335   33.635/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	40.330   33.635/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.330   33.635/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.330   33.635/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.331   33.636/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.304   33.636/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.304   33.636/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.304   33.636/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	40.304   33.636/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	39.667   */33.639        */0.675         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	40.158   33.640/*        0.210/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	39.662   */33.641        */0.675         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	40.311   33.642/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.311   33.642/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.311   33.643/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.311   33.643/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	40.268   */33.643        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.192   */33.644        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/TE    1
in_clk(R)->in_clk(R)	40.192   */33.644        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/TE    1
in_clk(R)->in_clk(R)	40.193   */33.645        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/TE    1
in_clk(R)->in_clk(R)	40.193   */33.647        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/TE    1
in_clk(R)->in_clk(R)	40.193   */33.647        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/TE    1
in_clk(R)->in_clk(R)	40.193   */33.648        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/TE    1
in_clk(R)->in_clk(R)	40.252   */33.651        */0.104         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	40.355   33.655/*        -0.003/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/SN    1
in_clk(R)->in_clk(R)	40.176   33.656/*        0.191/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/D    1
in_clk(R)->in_clk(R)	40.204   */33.656        */0.174         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/TE    1
in_clk(R)->in_clk(R)	40.013   */33.660        */0.344         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.271   33.660/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[1]/D    1
in_clk(R)->in_clk(R)	40.014   */33.660        */0.345         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	40.331   33.662/*        0.011/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/SN    1
in_clk(R)->in_clk(R)	40.332   33.663/*        0.021/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.165   */33.667        */0.181         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/TE    1
in_clk(R)->in_clk(R)	40.165   */33.667        */0.181         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/TE    1
in_clk(R)->in_clk(R)	40.259   */33.667        */0.103         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.165   */33.668        */0.181         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/TE    1
in_clk(R)->in_clk(R)	40.165   */33.668        */0.181         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/TE    1
in_clk(R)->in_clk(R)	40.336   33.668/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.336   33.668/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	40.336   33.669/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.336   33.669/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.336   33.670/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.028   */33.674        */0.337         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.342   33.676/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.237   33.677/*        0.123/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.345   33.677/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.346   33.678/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.304   33.679/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	40.349   33.683/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.310   33.685/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	40.310   33.685/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.310   33.685/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	40.310   33.685/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	40.310   33.685/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	40.310   33.685/*        0.031/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	40.280   33.686/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.281   33.686/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.281   33.686/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.281   33.686/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.281   33.686/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.313   33.688/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	40.283   33.689/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.283   33.689/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.283   33.689/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.313   33.689/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	40.313   33.689/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	40.312   33.689/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	40.313   33.689/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	40.314   33.690/*        0.030/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	40.317   33.692/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	40.320   33.695/*        0.026/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.019   33.696/*        0.330/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	40.019   33.696/*        0.330/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.255   33.697/*        0.096/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.194   */33.697        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/TE    1
in_clk(R)->in_clk(R)	40.194   */33.698        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/TE    1
in_clk(R)->in_clk(R)	40.194   */33.698        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/TE    1
in_clk(R)->in_clk(R)	40.194   */33.698        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/TE    1
in_clk(R)->in_clk(R)	40.295   33.702/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.236   */33.704        */0.133         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	40.132   33.704/*        0.228/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	40.132   33.704/*        0.228/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.132   33.704/*        0.228/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.297   33.704/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.324   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.324   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.324   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.324   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.324   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.324   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.324   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.324   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.264   33.706/*        0.101/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.324   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.265   33.706/*        0.101/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.325   33.706/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.265   33.706/*        0.101/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.264   33.706/*        0.101/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.265   33.707/*        0.101/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.324   33.707/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.265   33.707/*        0.101/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.030   33.707/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.265   33.707/*        0.101/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.031   33.708/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.325   33.708/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.031   33.708/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.274   */33.708        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[18]/D    1
in_clk(R)->in_clk(R)	40.325   33.709/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.325   33.709/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.325   33.709/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	40.325   33.709/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	40.325   33.709/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.325   33.709/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.326   33.709/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/RN    1
in_clk(R)->in_clk(R)	40.327   33.709/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/RN    1
in_clk(R)->in_clk(R)	40.327   33.709/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/RN    1
in_clk(R)->in_clk(R)	40.326   33.709/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/RN    1
in_clk(R)->in_clk(R)	40.326   33.709/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	40.269   33.710/*        0.099/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/RN    1
in_clk(R)->in_clk(R)	40.326   33.710/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	40.269   33.710/*        0.099/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.269   33.710/*        0.099/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.033   33.710/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.269   33.710/*        0.099/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.269   33.710/*        0.099/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.306   33.711/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.306   33.711/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.306   33.711/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.307   33.712/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.307   33.712/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.081   33.713/*        0.284/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.275   */33.714        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	40.275   */33.714        */0.083         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.344   33.719/*        0.015/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.087   33.720/*        0.281/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.338   33.721/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.314   33.722/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.340   33.722/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.340   33.723/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.281   33.723/*        0.074/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.281   33.723/*        0.074/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.339   33.723/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.340   33.723/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.340   33.724/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.317   33.725/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.047   33.725/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.047   33.725/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.322   33.726/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.322   33.729/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.322   33.729/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.322   33.729/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.322   33.730/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.033   */33.732        */0.323         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/TE    1
in_clk(R)->in_clk(R)	40.033   */33.733        */0.323         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/TE    1
in_clk(R)->in_clk(R)	40.033   */33.733        */0.323         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/TE    1
in_clk(R)->in_clk(R)	40.033   */33.733        */0.323         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/TE    1
in_clk(R)->in_clk(R)	40.218   */33.736        */0.140         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	40.311   */33.736        */0.051         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.294   33.737/*        0.068/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.330   33.737/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.293   33.738/*        0.068/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.330   33.738/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.331   33.738/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.330   33.738/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.331   33.739/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.331   33.739/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.331   33.739/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.332   33.740/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.331   33.740/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.332   33.740/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.335   33.740/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.335   33.740/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.335   33.740/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.335   33.740/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.335   33.740/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.335   33.741/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.333   33.741/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.333   33.741/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.333   33.741/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.333   33.741/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.333   33.741/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.333   33.741/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.333   33.741/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.333   33.741/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.333   33.741/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.332   33.742/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.043   */33.742        */0.319         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/TE    1
in_clk(R)->in_clk(R)	40.299   33.742/*        0.063/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.042   */33.742        */0.319         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/TE    1
in_clk(R)->in_clk(R)	40.043   */33.742        */0.319         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/TE    1
in_clk(R)->in_clk(R)	40.042   */33.742        */0.319         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/TE    1
in_clk(R)->in_clk(R)	40.000   33.746/*        0.344/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/TE    1
in_clk(R)->in_clk(R)	40.338   33.746/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.001   33.746/*        0.344/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/TE    1
in_clk(R)->in_clk(R)	40.338   33.747/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.339   33.748/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.341   33.748/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.339   33.748/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.342   33.750/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.186   */33.752        */0.159         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/TE    1
in_clk(R)->in_clk(R)	40.187   */33.752        */0.159         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/TE    1
in_clk(R)->in_clk(R)	40.184   */33.753        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/TE    1
in_clk(R)->in_clk(R)	40.345   33.753/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.039   33.753/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/TE    1
in_clk(R)->in_clk(R)	40.185   */33.753        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/TE    1
in_clk(R)->in_clk(R)	40.040   33.753/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/TE    1
in_clk(R)->in_clk(R)	40.040   33.754/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/TE    1
in_clk(R)->in_clk(R)	40.039   33.754/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/TE    1
in_clk(R)->in_clk(R)	40.040   33.754/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/TE    1
in_clk(R)->in_clk(R)	40.276   33.758/*        0.074/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[2]/D    1
in_clk(R)->in_clk(R)	40.351   33.758/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.294   33.760/*        0.045/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.294   33.760/*        0.045/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.294   33.760/*        0.045/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.351   33.760/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.280   */33.761        */0.076         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.046   33.761/*        0.313/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/TE    1
in_clk(R)->in_clk(R)	40.046   33.761/*        0.313/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/TE    1
in_clk(R)->in_clk(R)	40.046   33.762/*        0.313/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/TE    1
in_clk(R)->in_clk(R)	40.193   */33.763        */0.181         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/TE    1
in_clk(R)->in_clk(R)	40.192   33.763/*        0.169/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_clk(R)->in_clk(R)	40.313   */33.764        */0.046         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	40.195   */33.765        */0.181         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/TE    1
in_clk(R)->in_clk(R)	40.195   */33.765        */0.181         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/TE    1
in_clk(R)->in_clk(R)	40.195   */33.765        */0.181         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/TE    1
in_clk(R)->in_clk(R)	40.204   */33.768        */0.153         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/TE    1
in_clk(R)->in_clk(R)	40.204   */33.768        */0.153         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/TE    1
in_clk(R)->in_clk(R)	40.200   */33.769        */0.172         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/TE    1
in_clk(R)->in_clk(R)	40.200   */33.769        */0.172         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/TE    1
in_clk(R)->in_clk(R)	40.312   33.771/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.280   33.771/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.280   33.771/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.280   33.771/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.280   33.772/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.314   33.772/*        0.037/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.314   33.772/*        0.037/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.314   33.772/*        0.037/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.314   33.772/*        0.037/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.314   33.772/*        0.037/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.315   33.773/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.315   33.773/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.315   33.773/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.315   33.773/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.314   33.773/*        0.037/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.028   33.774/*        0.332/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/TE    1
in_clk(R)->in_clk(R)	40.172   */33.776        */0.194         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/TE    1
in_clk(R)->in_clk(R)	40.172   */33.776        */0.194         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/TE    1
in_clk(R)->in_clk(R)	40.172   */33.776        */0.194         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/TE    1
in_clk(R)->in_clk(R)	40.172   */33.777        */0.194         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/TE    1
in_clk(R)->in_clk(R)	40.317   33.777/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.318   33.777/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/RN    1
in_clk(R)->in_clk(R)	40.318   33.777/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.319   33.777/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.319   33.777/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.319   33.777/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.318   33.777/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.172   */33.777        */0.194         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/TE    1
in_clk(R)->in_clk(R)	40.318   33.777/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.213   */33.778        */0.149         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/TE    1
in_clk(R)->in_clk(R)	40.213   */33.778        */0.149         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/TE    1
in_clk(R)->in_clk(R)	40.213   */33.778        */0.149         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/TE    1
in_clk(R)->in_clk(R)	40.213   */33.778        */0.149         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/TE    1
in_clk(R)->in_clk(R)	40.173   */33.778        */0.194         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/TE    1
in_clk(R)->in_clk(R)	40.146   33.778/*        0.218/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.314   33.780/*        0.024/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/SN    1
in_clk(R)->in_clk(R)	40.319   33.781/*        0.042/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.319   33.781/*        0.042/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.319   33.781/*        0.042/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.175   */33.781        */0.185         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/TE    1
in_clk(R)->in_clk(R)	40.175   */33.781        */0.185         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/TE    1
in_clk(R)->in_clk(R)	40.320   33.781/*        0.042/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.320   33.782/*        0.042/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.320   33.782/*        0.042/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.320   33.782/*        0.042/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.048   */33.782        */0.305         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.048   */33.782        */0.305         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	40.035   33.782/*        0.327/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/TE    1
in_clk(R)->in_clk(R)	40.053   */33.783        */0.316         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/TE    1
in_clk(R)->in_clk(R)	40.053   */33.783        */0.316         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/TE    1
in_clk(R)->in_clk(R)	40.053   */33.783        */0.316         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/TE    1
in_clk(R)->in_clk(R)	40.053   */33.784        */0.316         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/TE    1
in_clk(R)->in_clk(R)	40.324   33.785/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	40.324   33.785/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.324   33.785/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.324   33.785/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.324   33.786/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.290   */33.786        */0.072         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.153   33.786/*        0.215/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.329   33.787/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.227   */33.787        */0.145         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/TE    1
in_clk(R)->in_clk(R)	40.329   33.787/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.329   33.787/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.228   */33.787        */0.145         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/TE    1
in_clk(R)->in_clk(R)	40.329   33.787/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.329   33.787/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.329   33.787/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.228   */33.788        */0.145         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/TE    1
in_clk(R)->in_clk(R)	40.329   33.788/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.329   33.788/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.228   */33.788        */0.145         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/TE    1
in_clk(R)->in_clk(R)	40.226   */33.788        */0.145         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/TE    1
in_clk(R)->in_clk(R)	40.228   */33.788        */0.145         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/TE    1
in_clk(R)->in_clk(R)	40.329   33.788/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.292   */33.788        */0.067         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.042   33.788/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/TE    1
in_clk(R)->in_clk(R)	40.329   33.789/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.059   */33.789        */0.314         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/TE    1
in_clk(R)->in_clk(R)	40.329   33.789/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.329   33.789/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.329   33.789/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.329   33.789/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.058   */33.789        */0.314         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/TE    1
in_clk(R)->in_clk(R)	40.056   */33.790        */0.300         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.059   */33.790        */0.314         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/TE    1
in_clk(R)->in_clk(R)	40.060   */33.791        */0.314         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/TE    1
in_clk(R)->in_clk(R)	40.044   33.791/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/TE    1
in_clk(R)->in_clk(R)	40.045   33.793/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/TE    1
in_clk(R)->in_clk(R)	40.244   */33.794        */0.108         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.045   33.794/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/TE    1
in_clk(R)->in_clk(R)	40.202   33.794/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/D    1
in_clk(R)->in_clk(R)	40.340   33.797/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.340   33.798/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.340   33.798/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.069   */33.799        */0.284         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.034   33.799/*        0.333/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/TE    1
in_clk(R)->in_clk(R)	40.034   33.799/*        0.333/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/TE    1
in_clk(R)->in_clk(R)	40.035   33.799/*        0.333/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/TE    1
in_clk(R)->in_clk(R)	40.340   33.799/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.340   33.800/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.309   33.800/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.240   */33.800        */0.139         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/TE    1
in_clk(R)->in_clk(R)	40.309   33.800/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.310   33.800/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.240   */33.801        */0.139         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/TE    1
in_clk(R)->in_clk(R)	40.309   33.801/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.340   33.801/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.340   33.801/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	40.340   33.801/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.340   33.801/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.040   33.805/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/TE    1
in_clk(R)->in_clk(R)	40.041   33.806/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/TE    1
in_clk(R)->in_clk(R)	40.042   33.806/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/TE    1
in_clk(R)->in_clk(R)	39.995   */33.810        */0.359         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	40.320   33.811/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.320   33.811/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.024   33.813/*        0.329/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/TE    1
in_clk(R)->in_clk(R)	40.276   */33.814        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[29]/D    1
in_clk(R)->in_clk(R)	39.998   */33.814        */0.355         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.249   */33.814        */0.108         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.050   33.815/*        0.325/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/TE    1
in_clk(R)->in_clk(R)	40.050   33.815/*        0.325/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/TE    1
in_clk(R)->in_clk(R)	40.330   33.815/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.106   33.815/*        0.253/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.329   33.816/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.330   33.816/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.172   */33.819        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/TE    1
in_clk(R)->in_clk(R)	40.172   */33.819        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/TE    1
in_clk(R)->in_clk(R)	40.172   */33.819        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/TE    1
in_clk(R)->in_clk(R)	40.016   */33.821        */0.326         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/TE    1
in_clk(R)->in_clk(R)	40.016   */33.821        */0.326         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/TE    1
in_clk(R)->in_clk(R)	40.006   */33.821        */0.350         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.016   */33.821        */0.326         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/TE    1
in_clk(R)->in_clk(R)	40.016   */33.821        */0.326         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/TE    1
in_clk(R)->in_clk(R)	40.016   */33.821        */0.326         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/TE    1
in_clk(R)->in_clk(R)	40.331   33.822/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.331   33.822/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.331   33.822/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.331   33.822/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.331   33.822/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.331   33.822/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.332   33.822/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.331   33.822/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.033   33.823/*        0.331/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/TE    1
in_clk(R)->in_clk(R)	40.033   33.824/*        0.331/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/TE    1
in_clk(R)->in_clk(R)	40.033   33.825/*        0.331/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/TE    1
in_clk(R)->in_clk(R)	40.340   33.826/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.342   33.827/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.343   33.828/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.343   33.828/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.343   33.828/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.342   33.828/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.342   33.828/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.342   33.828/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.181   */33.828        */0.177         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/TE    1
in_clk(R)->in_clk(R)	40.182   */33.828        */0.182         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/TE    1
in_clk(R)->in_clk(R)	40.182   */33.829        */0.182         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/TE    1
in_clk(R)->in_clk(R)	40.345   33.831/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.037   33.833/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/TE    1
in_clk(R)->in_clk(R)	40.037   33.833/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/TE    1
in_clk(R)->in_clk(R)	40.348   33.834/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.348   33.835/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.380   33.837/*        -0.025/*        top_inst_core_region_i/lsu_resp_CS_reg[0]/SN    1
in_clk(R)->in_clk(R)	40.048   33.837/*        0.317/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/TE    1
in_clk(R)->in_clk(R)	40.048   33.837/*        0.317/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/TE    1
in_clk(R)->in_clk(R)	40.048   33.837/*        0.317/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/TE    1
in_clk(R)->in_clk(R)	40.299   33.838/*        0.058/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[0]/D    1
in_clk(R)->in_clk(R)	40.048   33.838/*        0.317/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/TE    1
in_clk(R)->in_clk(R)	40.043   33.839/*        0.318/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/TE    1
in_clk(R)->in_clk(R)	40.184   33.839/*        0.169/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.044   33.840/*        0.318/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/TE    1
in_clk(R)->in_clk(R)	40.193   */33.840        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/TE    1
in_clk(R)->in_clk(R)	40.044   33.841/*        0.318/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/TE    1
in_clk(R)->in_clk(R)	40.193   */33.841        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/TE    1
in_clk(R)->in_clk(R)	40.196   */33.843        */0.169         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_clk(R)->in_clk(R)	40.275   33.844/*        0.079/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.042   */33.847        */0.316         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/TE    1
in_clk(R)->in_clk(R)	40.042   */33.847        */0.316         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/TE    1
in_clk(R)->in_clk(R)	40.042   */33.848        */0.316         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/TE    1
in_clk(R)->in_clk(R)	40.052   33.848/*        0.314/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/TE    1
in_clk(R)->in_clk(R)	40.054   33.850/*        0.314/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/TE    1
in_clk(R)->in_clk(R)	40.054   33.850/*        0.314/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/TE    1
in_clk(R)->in_clk(R)	40.144   */33.853        */0.213         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.144   */33.853        */0.213         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.145   */33.853        */0.213         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.145   */33.853        */0.213         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.196   */33.853        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/TE    1
in_clk(R)->in_clk(R)	40.197   */33.854        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/TE    1
in_clk(R)->in_clk(R)	40.277   33.854/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.277   33.854/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.278   33.855/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.197   */33.855        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/TE    1
in_clk(R)->in_clk(R)	40.278   33.856/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.198   */33.856        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/TE    1
in_clk(R)->in_clk(R)	40.278   33.856/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.278   33.856/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.278   33.856/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.315   33.858/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.315   33.858/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.315   33.859/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.315   33.859/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.315   33.859/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.315   33.859/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.317   33.859/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.317   33.860/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.317   33.860/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.317   33.860/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.283   33.860/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.319   33.861/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.289   33.866/*        0.078/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.289   33.866/*        0.078/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.289   33.866/*        0.078/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.289   33.867/*        0.078/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.210   */33.867        */0.169         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/TE    1
in_clk(R)->in_clk(R)	40.036   */33.868        */0.325         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	40.036   */33.869        */0.325         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.327   33.869/*        0.032/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.327   33.869/*        0.032/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.327   33.869/*        0.032/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.327   33.869/*        0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.326   33.869/*        0.032/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.304   33.869/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	40.304   33.869/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	40.304   33.870/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.303   33.870/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	40.304   33.870/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	40.304   33.870/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	40.304   33.870/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	40.304   33.870/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.304   33.870/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	40.247   */33.870        */0.110         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.211   */33.871        */0.169         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/TE    1
in_clk(R)->in_clk(R)	40.212   */33.872        */0.169         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/TE    1
in_clk(R)->in_clk(R)	40.212   */33.872        */0.169         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/TE    1
in_clk(R)->in_clk(R)	40.335   33.879/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.258   */33.879        */0.111         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	40.315   33.881/*        0.029/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.315   33.881/*        0.029/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	40.315   33.882/*        0.029/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.095   */33.882        */0.266         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/TE    1
in_clk(R)->in_clk(R)	40.315   33.882/*        0.029/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.050   */33.882        */0.317         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.094   */33.883        */0.266         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/TE    1
in_clk(R)->in_clk(R)	40.094   */33.883        */0.266         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/TE    1
in_clk(R)->in_clk(R)	40.317   33.883/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	40.268   33.884/*        0.081/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.269   33.885/*        0.081/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.269   33.885/*        0.081/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.269   33.885/*        0.081/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.269   33.885/*        0.081/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.323   33.889/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/SN    1
in_clk(R)->in_clk(R)	40.067   */33.890        */0.295         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/TE    1
in_clk(R)->in_clk(R)	40.067   */33.890        */0.295         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/TE    1
in_clk(R)->in_clk(R)	40.347   33.890/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.106   */33.893        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/TE    1
in_clk(R)->in_clk(R)	40.106   */33.893        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/TE    1
in_clk(R)->in_clk(R)	40.107   */33.894        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/TE    1
in_clk(R)->in_clk(R)	40.107   */33.894        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/TE    1
in_clk(R)->in_clk(R)	40.107   */33.894        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/TE    1
in_clk(R)->in_clk(R)	40.279   33.895/*        0.080/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.286   */33.897        */0.068         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.281   33.897/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.281   33.898/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.281   33.898/*        0.078/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.077   */33.899        */0.298         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/TE    1
in_clk(R)->in_clk(R)	40.078   */33.900        */0.298         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/TE    1
in_clk(R)->in_clk(R)	40.078   */33.900        */0.298         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/TE    1
in_clk(R)->in_clk(R)	40.031   33.901/*        0.325/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/TE    1
in_clk(R)->in_clk(R)	40.031   33.902/*        0.325/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/TE    1
in_clk(R)->in_clk(R)	40.079   */33.903        */0.298         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/TE    1
in_clk(R)->in_clk(R)	40.081   */33.905        */0.289         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/TE    1
in_clk(R)->in_clk(R)	40.081   */33.905        */0.289         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/TE    1
in_clk(R)->in_clk(R)	40.036   33.908/*        0.322/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/TE    1
in_clk(R)->in_clk(R)	40.292   33.908/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.036   33.908/*        0.322/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/TE    1
in_clk(R)->in_clk(R)	40.037   33.909/*        0.322/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/TE    1
in_clk(R)->in_clk(R)	40.037   33.909/*        0.322/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/TE    1
in_clk(R)->in_clk(R)	40.294   33.910/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.344   33.910/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	40.298   */33.911        */0.063         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.345   33.911/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.345   33.911/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.093   */33.915        */0.264         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/TE    1
in_clk(R)->in_clk(R)	40.093   */33.915        */0.264         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/TE    1
in_clk(R)->in_clk(R)	40.093   */33.915        */0.264         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/TE    1
in_clk(R)->in_clk(R)	40.215   */33.920        */0.143         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/D    1
in_clk(R)->in_clk(R)	40.098   */33.921        */0.262         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/TE    1
in_clk(R)->in_clk(R)	40.099   */33.921        */0.262         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/TE    1
in_clk(R)->in_clk(R)	40.098   */33.921        */0.262         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/TE    1
in_clk(R)->in_clk(R)	40.098   */33.921        */0.262         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/TE    1
in_clk(R)->in_clk(R)	40.053   33.924/*        0.313/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/TE    1
in_clk(R)->in_clk(R)	40.054   33.924/*        0.313/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/TE    1
in_clk(R)->in_clk(R)	40.101   */33.925        */0.259         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/TE    1
in_clk(R)->in_clk(R)	40.229   33.926/*        0.138/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	40.310   */33.931        */0.052         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.249   33.937/*        0.102/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.249   33.937/*        0.102/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.249   33.937/*        0.102/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.248   33.938/*        0.102/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.208   */33.942        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_clk(R)->in_clk(R)	40.253   33.942/*        0.100/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.253   33.942/*        0.100/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.261   */33.944        */0.091         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.023   33.950/*        0.329/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/TE    1
in_clk(R)->in_clk(R)	40.023   33.950/*        0.329/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/TE    1
in_clk(R)->in_clk(R)	40.278   */33.951        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[28]/D    1
in_clk(R)->in_clk(R)	40.004   */33.954        */0.337         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/TE    1
in_clk(R)->in_clk(R)	40.005   */33.954        */0.337         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/TE    1
in_clk(R)->in_clk(R)	40.004   */33.954        */0.337         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/TE    1
in_clk(R)->in_clk(R)	40.004   */33.954        */0.337         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/TE    1
in_clk(R)->in_clk(R)	40.248   */33.955        */0.104         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16]/D    1
in_clk(R)->in_clk(R)	40.319   */33.956        */0.050         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/D    1
in_clk(R)->in_clk(R)	40.032   33.959/*        0.331/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/TE    1
in_clk(R)->in_clk(R)	40.302   33.959/*        0.040/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.033   33.959/*        0.331/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/TE    1
in_clk(R)->in_clk(R)	40.033   33.960/*        0.325/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/TE    1
in_clk(R)->in_clk(R)	40.303   33.960/*        0.040/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.304   33.961/*        0.040/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.304   33.961/*        0.040/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.273   33.962/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.273   33.962/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.274   33.963/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.274   33.963/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.275   33.963/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.274   33.964/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.275   33.964/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.275   33.964/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.282   33.968/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.282   33.968/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.282   33.969/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.282   33.969/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.282   33.970/*        0.054/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.285   33.972/*        0.052/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.047   33.974/*        0.318/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/TE    1
in_clk(R)->in_clk(R)	40.047   33.974/*        0.318/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/TE    1
in_clk(R)->in_clk(R)	40.047   33.975/*        0.318/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/TE    1
in_clk(R)->in_clk(R)	40.288   33.976/*        0.074/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.288   33.976/*        0.074/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.288   33.976/*        0.074/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.309   */33.978        */0.052         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.030   */33.979        */0.327         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/TE    1
in_clk(R)->in_clk(R)	40.030   */33.979        */0.327         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/TE    1
in_clk(R)->in_clk(R)	40.031   */33.979        */0.327         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/TE    1
in_clk(R)->in_clk(R)	40.031   */33.979        */0.327         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/TE    1
in_clk(R)->in_clk(R)	40.142   */33.981        */0.200         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/TE    1
in_clk(R)->in_clk(R)	40.307   33.983/*        0.053/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.334   33.991/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.034   33.992/*        0.324/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.035   33.993/*        0.324/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.035   33.993/*        0.324/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.177   */33.993        */0.180         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	40.309   33.994/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.007   */33.994        */0.345         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.309   33.994/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.309   33.995/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.309   33.995/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.037   33.995/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.037   33.995/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.037   33.996/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.311   33.996/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.311   33.996/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.311   33.996/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.312   33.997/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.269   */33.998        */0.090         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[15]/D    1
in_clk(R)->in_clk(R)	40.313   33.998/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.040   33.998/*        0.321/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.314   33.998/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.314   33.998/*        0.035/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.162   */33.999        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/TE    1
in_clk(R)->in_clk(R)	40.177   */34.003        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/TE    1
in_clk(R)->in_clk(R)	40.016   */34.003        */0.340         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.311   34.003/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.311   34.003/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.191   34.003/*        0.166/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.311   34.003/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.168   */34.004        */0.191         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/TE    1
in_clk(R)->in_clk(R)	40.017   */34.004        */0.340         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	40.312   34.004/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.311   34.004/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.311   34.005/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.311   34.006/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.311   34.006/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.311   34.006/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.182   */34.006        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/TE    1
in_clk(R)->in_clk(R)	40.311   34.006/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.183   */34.007        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/TE    1
in_clk(R)->in_clk(R)	40.182   */34.007        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/TE    1
in_clk(R)->in_clk(R)	40.288   34.007/*        0.070/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[3]/D    1
in_clk(R)->in_clk(R)	40.015   */34.008        */0.342         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	40.051   34.009/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.318   34.009/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.318   34.009/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.062   */34.010        */0.291         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.321   34.010/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.321   34.011/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.321   34.011/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.321   34.011/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.321   34.011/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.321   34.011/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.321   34.011/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.019   */34.012        */0.338         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.019   */34.012        */0.338         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.188   */34.013        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/TE    1
in_clk(R)->in_clk(R)	40.179   */34.015        */0.186         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/TE    1
in_clk(R)->in_clk(R)	40.179   */34.015        */0.186         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/TE    1
in_clk(R)->in_clk(R)	40.179   */34.015        */0.186         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/TE    1
in_clk(R)->in_clk(R)	40.280   */34.015        */0.064         top_inst_peripherals_i/apb2per_debug_i/CS_reg/D    1
in_clk(R)->in_clk(R)	40.179   */34.016        */0.186         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/TE    1
in_clk(R)->in_clk(R)	40.180   */34.016        */0.186         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/TE    1
in_clk(R)->in_clk(R)	40.193   */34.018        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/TE    1
in_clk(R)->in_clk(R)	40.194   */34.019        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/TE    1
in_clk(R)->in_clk(R)	40.194   */34.020        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/TE    1
in_clk(R)->in_clk(R)	40.169   */34.026        */0.179         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	40.169   */34.026        */0.179         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	40.170   */34.027        */0.179         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/TE    1
in_clk(R)->in_clk(R)	40.256   */34.035        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.311   */34.036        */0.051         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.322   34.036/*        0.040/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.322   34.036/*        0.040/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.322   34.036/*        0.040/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.322   34.036/*        0.040/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.322   34.038/*        0.040/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.182   */34.039        */0.174         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	40.182   */34.039        */0.174         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	40.207   */34.040        */0.157         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	40.183   */34.041        */0.174         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/TE    1
in_clk(R)->in_clk(R)	40.277   34.041/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.185   */34.042        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	40.185   */34.042        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	40.278   34.043/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.278   34.043/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.227   */34.043        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	40.278   34.043/*        0.059/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.333   34.047/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.333   34.047/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.332   34.047/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.333   34.047/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.333   34.047/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.332   34.048/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.332   34.048/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.332   34.048/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.091   34.051/*        0.272/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.075   */34.055        */0.288         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/TE    1
in_clk(R)->in_clk(R)	40.340   34.056/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.073   */34.056        */0.288         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/TE    1
in_clk(R)->in_clk(R)	40.075   */34.056        */0.288         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/TE    1
in_clk(R)->in_clk(R)	40.074   */34.056        */0.288         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/TE    1
in_clk(R)->in_clk(R)	40.342   34.057/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.342   34.058/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.099   34.059/*        0.269/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.155   */34.059        */0.186         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	40.267   34.064/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[2]/D    1
in_clk(R)->in_clk(R)	40.084   */34.065        */0.291         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/TE    1
in_clk(R)->in_clk(R)	40.084   */34.065        */0.291         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/TE    1
in_clk(R)->in_clk(R)	40.085   */34.066        */0.291         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/TE    1
in_clk(R)->in_clk(R)	40.311   34.066/*        0.052/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.086   */34.066        */0.291         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/TE    1
in_clk(R)->in_clk(R)	40.306   34.068/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.167   */34.070        */0.182         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	40.308   34.071/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.308   34.071/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.309   34.071/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.318   34.072/*        0.024/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.320   34.072/*        0.024/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.320   34.072/*        0.024/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.320   34.072/*        0.024/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	40.322   34.074/*        0.023/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	40.322   34.074/*        0.023/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	40.321   34.075/*        0.023/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.301   34.079/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.301   34.079/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.027   */34.080        */0.325         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.301   34.081/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.178   */34.081        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	40.178   */34.081        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	40.301   34.081/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.264   */34.081        */0.089         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[22]/D    1
in_clk(R)->in_clk(R)	40.319   34.081/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.303   34.081/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.303   34.081/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.301   34.081/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.319   34.082/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.319   34.082/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.319   34.082/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.318   34.082/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.178   */34.082        */0.177         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	40.319   34.082/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.304   34.082/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/RN    1
in_clk(R)->in_clk(R)	40.319   34.082/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.303   34.082/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.305   34.083/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.321   34.084/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.290   34.084/*        0.067/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.182   */34.084        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	40.321   34.085/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.307   34.085/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.182   */34.085        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	40.307   34.085/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.304   34.085/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.308   34.086/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.183   */34.086        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	40.308   34.086/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.309   34.087/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.310   34.087/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.309   34.087/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.310   34.087/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.312   34.095/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.312   34.095/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.314   34.095/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.314   34.096/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.314   34.096/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.314   34.096/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.314   34.097/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.314   34.097/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.314   34.097/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.314   34.097/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.298   */34.101        */0.056         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.349   34.101/*        0.010/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	40.301   34.101/*        0.063/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[0]/D    1
in_clk(R)->in_clk(R)	40.349   34.101/*        0.010/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	40.349   34.101/*        0.010/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.349   34.101/*        0.010/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.348   34.101/*        0.010/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.348   34.101/*        0.010/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.276   34.102/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[1]/D    1
in_clk(R)->in_clk(R)	40.323   34.104/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.323   34.104/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.323   34.104/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.323   34.104/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.323   34.104/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.323   34.104/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.323   34.104/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.323   34.104/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.237   */34.105        */0.113         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[17]/D    1
in_clk(R)->in_clk(R)	40.314   */34.107        */0.044         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/D    1
in_clk(R)->in_clk(R)	40.328   34.109/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.328   34.109/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.313   34.111/*        0.048/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.271   34.114/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.271   34.114/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.272   34.114/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.155   34.115/*        0.208/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.278   34.120/*        0.058/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.323   34.121/*        0.043/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	40.369   34.121/*        -0.010/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/SN    1
in_clk(R)->in_clk(R)	40.163   34.123/*        0.206/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.324   34.123/*        0.043/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.324   34.124/*        0.043/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.072   */34.124        */0.303         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.287   34.125/*        0.071/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/D    1
in_clk(R)->in_clk(R)	40.279   34.126/*        0.058/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.279   34.127/*        0.058/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.279   34.127/*        0.058/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.279   34.127/*        0.058/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.279   34.127/*        0.058/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.334   34.130/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.333   34.130/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.334   34.130/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.332   34.130/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.334   34.130/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.334   34.130/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.298   */34.131        */0.065         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.334   34.131/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.334   34.131/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	40.334   34.131/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.333   34.132/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.331   34.132/*        0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.331   34.132/*        0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.099   */34.132        */0.258         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/TE    1
in_clk(R)->in_clk(R)	40.099   */34.132        */0.258         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/TE    1
in_clk(R)->in_clk(R)	40.099   */34.132        */0.258         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/TE    1
in_clk(R)->in_clk(R)	40.264   34.134/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	40.313   34.136/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	40.089   34.136/*        0.275/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.313   34.136/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	40.314   34.136/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	40.314   34.136/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	40.313   34.136/*        0.028/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	40.337   34.137/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.337   34.138/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.337   34.138/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.337   34.138/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.338   34.138/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.338   34.138/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	40.338   34.138/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	40.312   34.138/*        0.050/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.338   34.138/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	40.338   34.138/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.338   34.138/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	40.338   34.139/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.338   34.139/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.266   34.139/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]/D    1
in_clk(R)->in_clk(R)	40.308   34.140/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg/D    1
in_clk(R)->in_clk(R)	40.108   */34.141        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/TE    1
in_clk(R)->in_clk(R)	40.108   */34.141        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/TE    1
in_clk(R)->in_clk(R)	40.108   */34.141        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/TE    1
in_clk(R)->in_clk(R)	40.107   */34.142        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/TE    1
in_clk(R)->in_clk(R)	40.319   34.142/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.107   */34.142        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/TE    1
in_clk(R)->in_clk(R)	40.300   34.143/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.320   34.143/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	40.320   34.143/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	40.320   34.143/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	40.096   34.143/*        0.272/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.320   34.143/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	40.320   34.143/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	40.319   34.143/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.347   34.144/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.347   34.144/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.347   34.144/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.347   34.144/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.320   34.144/*        0.025/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.186   34.144/*        0.167/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.346   34.146/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.301   34.146/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.301   34.146/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.301   34.146/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.301   34.147/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.301   34.147/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.301   34.147/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.301   34.147/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.305   34.148/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.305   34.148/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.305   34.148/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.305   34.148/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.306   34.148/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.306   34.148/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.306   34.148/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.306   34.149/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.306   34.149/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.306   34.149/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.306   34.149/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.187   */34.150        */0.168         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/TE    1
in_clk(R)->in_clk(R)	40.187   */34.150        */0.168         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/TE    1
in_clk(R)->in_clk(R)	40.187   */34.150        */0.168         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/TE    1
in_clk(R)->in_clk(R)	40.002   34.150/*        0.344/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/TE    1
in_clk(R)->in_clk(R)	40.306   34.150/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.002   34.150/*        0.344/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/TE    1
in_clk(R)->in_clk(R)	40.299   34.150/*        0.060/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.350   34.151/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.350   34.151/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.131   34.151/*        0.247/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/TE    1
in_clk(R)->in_clk(R)	40.306   34.152/*        0.043/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.353   34.153/*        0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.353   34.154/*        0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.353   34.154/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.353   34.154/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.271   34.156/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	40.094   34.158/*        0.272/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/TE    1
in_clk(R)->in_clk(R)	40.095   34.159/*        0.272/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/TE    1
in_clk(R)->in_clk(R)	40.095   34.159/*        0.272/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/TE    1
in_clk(R)->in_clk(R)	40.095   34.159/*        0.272/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/TE    1
in_clk(R)->in_clk(R)	40.095   34.159/*        0.272/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/TE    1
in_clk(R)->in_clk(R)	40.240   34.162/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.240   34.162/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.175   */34.162        */0.177         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	40.240   34.162/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.339   34.163/*        0.005/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/SN    1
in_clk(R)->in_clk(R)	40.154   */34.163        */0.188         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/TE    1
in_clk(R)->in_clk(R)	40.014   34.163/*        0.339/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/TE    1
in_clk(R)->in_clk(R)	40.014   34.163/*        0.339/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/TE    1
in_clk(R)->in_clk(R)	40.047   */34.164        */0.306         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_clk(R)->in_clk(R)	40.242   34.164/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.047   */34.164        */0.306         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.318   34.164/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.048   */34.164        */0.306         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	40.318   34.165/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.318   34.165/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.318   34.166/*        0.038/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.203   */34.166        */0.161         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/TE    1
in_clk(R)->in_clk(R)	40.203   */34.166        */0.161         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/TE    1
in_clk(R)->in_clk(R)	40.203   */34.166        */0.161         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/TE    1
in_clk(R)->in_clk(R)	40.320   34.166/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.102   34.166/*        0.260/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/TE    1
in_clk(R)->in_clk(R)	40.320   34.166/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.204   */34.167        */0.161         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/TE    1
in_clk(R)->in_clk(R)	40.204   */34.167        */0.161         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/TE    1
in_clk(R)->in_clk(R)	40.247   34.170/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.249   34.171/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.249   34.171/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.249   34.171/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.249   34.171/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.022   34.172/*        0.341/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/TE    1
in_clk(R)->in_clk(R)	40.249   34.172/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.249   34.172/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.249   34.172/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.249   34.172/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.023   34.172/*        0.341/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/TE    1
in_clk(R)->in_clk(R)	40.023   34.173/*        0.341/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/TE    1
in_clk(R)->in_clk(R)	40.108   34.173/*        0.260/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/TE    1
in_clk(R)->in_clk(R)	40.251   34.173/*        0.105/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.108   34.173/*        0.260/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/TE    1
in_clk(R)->in_clk(R)	40.157   */34.173        */0.185         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/TE    1
in_clk(R)->in_clk(R)	40.165   */34.173        */0.183         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	40.248   34.173/*        0.106/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.165   */34.174        */0.183         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	40.165   */34.174        */0.183         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	40.024   34.174/*        0.335/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/TE    1
in_clk(R)->in_clk(R)	40.024   34.174/*        0.335/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/TE    1
in_clk(R)->in_clk(R)	40.250   34.175/*        0.105/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.184   */34.176        */0.174         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/TE    1
in_clk(R)->in_clk(R)	40.186   */34.177        */0.174         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/TE    1
in_clk(R)->in_clk(R)	40.187   */34.179        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/TE    1
in_clk(R)->in_clk(R)	40.187   */34.179        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/TE    1
in_clk(R)->in_clk(R)	40.188   */34.179        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/TE    1
in_clk(R)->in_clk(R)	40.186   */34.179        */0.171         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_clk(R)->in_clk(R)	40.188   */34.180        */0.173         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/TE    1
in_clk(R)->in_clk(R)	40.303   34.181/*        0.062/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/D    1
in_clk(R)->in_clk(R)	40.302   34.182/*        0.056/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.225   34.183/*        0.150/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.261   34.183/*        0.094/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.177   */34.186        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	40.262   */34.186        */0.097         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31]/D    1
in_clk(R)->in_clk(R)	40.037   34.187/*        0.327/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/TE    1
in_clk(R)->in_clk(R)	40.037   34.188/*        0.327/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/TE    1
in_clk(R)->in_clk(R)	40.037   34.188/*        0.327/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/TE    1
in_clk(R)->in_clk(R)	40.176   34.189/*        0.191/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/D    1
in_clk(R)->in_clk(R)	40.181   */34.189        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	40.180   */34.189        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	40.180   */34.189        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	40.038   34.189/*        0.327/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/TE    1
in_clk(R)->in_clk(R)	40.005   34.190/*        0.339/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/TE    1
in_clk(R)->in_clk(R)	40.199   */34.191        */0.168         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/TE    1
in_clk(R)->in_clk(R)	40.177   */34.193        */0.177         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/TE    1
in_clk(R)->in_clk(R)	40.178   */34.194        */0.177         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/TE    1
in_clk(R)->in_clk(R)	40.203   */34.194        */0.167         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/TE    1
in_clk(R)->in_clk(R)	40.183   */34.199        */0.175         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/TE    1
in_clk(R)->in_clk(R)	40.153   34.200/*        0.211/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.356   34.201/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.356   34.201/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.356   34.201/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/RN    1
in_clk(R)->in_clk(R)	40.299   34.202/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.300   34.202/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.299   34.202/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.298   34.203/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.302   34.205/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.302   34.205/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.302   34.205/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.303   34.205/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.302   34.205/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.302   34.205/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.301   34.206/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.270   34.206/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.270   34.207/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.160   34.207/*        0.208/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.269   34.207/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.269   34.207/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	39.962   34.208/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/TE    1
in_clk(R)->in_clk(R)	39.962   34.208/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/TE    1
in_clk(R)->in_clk(R)	40.283   34.210/*        0.055/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.194   */34.210        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/TE    1
in_clk(R)->in_clk(R)	40.274   34.210/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.029   34.210/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/TE    1
in_clk(R)->in_clk(R)	40.194   */34.210        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/TE    1
in_clk(R)->in_clk(R)	40.029   34.210/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/TE    1
in_clk(R)->in_clk(R)	40.194   */34.210        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/TE    1
in_clk(R)->in_clk(R)	40.029   34.210/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/TE    1
in_clk(R)->in_clk(R)	40.029   34.210/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/TE    1
in_clk(R)->in_clk(R)	40.274   34.211/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.195   */34.211        */0.170         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/TE    1
in_clk(R)->in_clk(R)	40.273   34.212/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	40.038   34.214/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/TE    1
in_clk(R)->in_clk(R)	40.039   34.215/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/TE    1
in_clk(R)->in_clk(R)	40.119   34.215/*        0.238/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.039   34.216/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/TE    1
in_clk(R)->in_clk(R)	40.120   34.216/*        0.238/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	40.069   34.217/*        0.309/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/TE    1
in_clk(R)->in_clk(R)	40.069   34.217/*        0.309/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/TE    1
in_clk(R)->in_clk(R)	40.032   34.218/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/TE    1
in_clk(R)->in_clk(R)	40.032   34.218/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/TE    1
in_clk(R)->in_clk(R)	40.032   34.218/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/TE    1
in_clk(R)->in_clk(R)	40.283   34.219/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.039   34.219/*        0.325/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/TE    1
in_clk(R)->in_clk(R)	40.284   34.220/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.284   34.220/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.283   34.220/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.284   34.220/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.284   34.220/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.245   */34.221        */0.107         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.071   34.222/*        0.309/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/TE    1
in_clk(R)->in_clk(R)	40.014   */34.222        */0.342         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.038   34.222/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/TE    1
in_clk(R)->in_clk(R)	40.126   34.222/*        0.235/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.013   34.222/*        0.327/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	40.023   34.223/*        0.329/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/TE    1
in_clk(R)->in_clk(R)	40.047   34.223/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/TE    1
in_clk(R)->in_clk(R)	40.023   34.223/*        0.329/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/TE    1
in_clk(R)->in_clk(R)	40.046   34.223/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/TE    1
in_clk(R)->in_clk(R)	40.045   34.223/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/TE    1
in_clk(R)->in_clk(R)	40.017   */34.224        */0.342         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.017   */34.224        */0.342         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	40.044   34.224/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/TE    1
in_clk(R)->in_clk(R)	40.014   34.224/*        0.327/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	40.044   34.224/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/TE    1
in_clk(R)->in_clk(R)	40.291   34.226/*        0.065/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	40.030   34.226/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/TE    1
in_clk(R)->in_clk(R)	40.030   34.227/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/TE    1
in_clk(R)->in_clk(R)	40.030   34.227/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/TE    1
in_clk(R)->in_clk(R)	40.030   34.227/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/TE    1
in_clk(R)->in_clk(R)	40.162   */34.227        */0.198         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/TE    1
in_clk(R)->in_clk(R)	40.301   34.227/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.301   34.227/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.301   34.227/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.162   */34.228        */0.198         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/TE    1
in_clk(R)->in_clk(R)	40.162   */34.228        */0.198         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/TE    1
in_clk(R)->in_clk(R)	40.021   34.228/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	40.306   */34.228        */0.054         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.301   34.229/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.051   34.229/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/TE    1
in_clk(R)->in_clk(R)	40.301   34.230/*        0.048/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.054   34.230/*        0.320/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/TE    1
in_clk(R)->in_clk(R)	40.032   34.231/*        0.331/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/TE    1
in_clk(R)->in_clk(R)	40.032   34.231/*        0.331/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/TE    1
in_clk(R)->in_clk(R)	40.303   34.231/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.301   34.231/*        0.049/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.304   34.231/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.304   34.232/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.048   34.232/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/TE    1
in_clk(R)->in_clk(R)	40.048   34.232/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/TE    1
in_clk(R)->in_clk(R)	40.306   34.232/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.305   34.233/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.305   34.233/*        0.045/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.329   34.233/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.329   34.233/*        0.013/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/SN    1
in_clk(R)->in_clk(R)	40.049   34.233/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/TE    1
in_clk(R)->in_clk(R)	40.304   34.233/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.033   34.234/*        0.331/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/TE    1
in_clk(R)->in_clk(R)	40.053   34.234/*        0.312/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/TE    1
in_clk(R)->in_clk(R)	40.245   */34.235        */0.106         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.332   34.235/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/SN    1
in_clk(R)->in_clk(R)	40.332   34.235/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/SN    1
in_clk(R)->in_clk(R)	40.309   34.235/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.039   34.235/*        0.325/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/TE    1
in_clk(R)->in_clk(R)	40.039   34.235/*        0.325/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/TE    1
in_clk(R)->in_clk(R)	40.027   34.237/*        0.321/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	40.028   34.237/*        0.321/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	40.174   */34.238        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/TE    1
in_clk(R)->in_clk(R)	40.175   */34.239        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/TE    1
in_clk(R)->in_clk(R)	40.175   */34.239        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/TE    1
in_clk(R)->in_clk(R)	40.175   */34.239        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/TE    1
in_clk(R)->in_clk(R)	40.174   */34.239        */0.193         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/TE    1
in_clk(R)->in_clk(R)	40.181   */34.239        */0.177         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/D    1
in_clk(R)->in_clk(R)	40.033   34.240/*        0.325/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	40.044   34.240/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/TE    1
in_clk(R)->in_clk(R)	40.035   34.242/*        0.321/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	40.035   34.242/*        0.321/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.339   34.243/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.035   34.243/*        0.321/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	40.187   */34.244        */0.177         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/TE    1
in_clk(R)->in_clk(R)	40.188   */34.244        */0.177         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/TE    1
in_clk(R)->in_clk(R)	40.188   */34.244        */0.177         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/TE    1
in_clk(R)->in_clk(R)	40.038   34.244/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	40.038   34.244/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	40.038   34.245/*        0.323/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	40.251   */34.248        */0.116         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	40.280   34.251/*        0.070/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.042   34.252/*        0.314/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.042   34.252/*        0.314/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	40.228   */34.253        */0.130         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/D    1
in_clk(R)->in_clk(R)	40.056   34.253/*        0.311/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/TE    1
in_clk(R)->in_clk(R)	40.351   34.254/*        0.009/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.045   34.255/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	40.045   34.255/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	40.213   */34.257        */0.155         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/D    1
in_clk(R)->in_clk(R)	40.331   34.258/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.331   34.258/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.331   34.258/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.331   34.258/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.331   34.258/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.359   34.261/*        -0.002/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/SN    1
in_clk(R)->in_clk(R)	40.359   34.263/*        -0.002/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/SN    1
in_clk(R)->in_clk(R)	40.307   */34.264        */0.054         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.202   34.267/*        0.152/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	40.282   34.267/*        0.069/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.033   34.270/*        0.348/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/TE    1
in_clk(R)->in_clk(R)	40.033   34.270/*        0.348/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/TE    1
in_clk(R)->in_clk(R)	40.031   34.271/*        0.348/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/TE    1
in_clk(R)->in_clk(R)	40.255   */34.271        */0.098         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[14]/D    1
in_clk(R)->in_clk(R)	40.033   34.271/*        0.348/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/TE    1
in_clk(R)->in_clk(R)	40.264   */34.272        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.033   34.272/*        0.348/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/TE    1
in_clk(R)->in_clk(R)	40.075   34.273/*        0.278/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.178   */34.273        */0.180         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/TE    1
in_clk(R)->in_clk(R)	40.294   */34.275        */0.066         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.279   34.275/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.181   */34.277        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/TE    1
in_clk(R)->in_clk(R)	40.182   */34.277        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/TE    1
in_clk(R)->in_clk(R)	40.182   */34.277        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/TE    1
in_clk(R)->in_clk(R)	40.182   */34.278        */0.178         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/TE    1
in_clk(R)->in_clk(R)	40.230   34.279/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.101   34.281/*        0.256/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.185   34.281/*        0.173/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	40.102   34.282/*        0.256/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	40.017   34.283/*        0.328/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/TE    1
in_clk(R)->in_clk(R)	40.255   */34.284        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.248   */34.285        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[30]/D    1
in_clk(R)->in_clk(R)	40.280   */34.286        */0.070         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.240   34.286/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.299   34.287/*        0.060/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.197   */34.291        */0.172         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/TE    1
in_clk(R)->in_clk(R)	40.278   34.292/*        0.058/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.276   34.292/*        0.060/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.198   */34.292        */0.172         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/TE    1
in_clk(R)->in_clk(R)	40.198   */34.292        */0.172         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/TE    1
in_clk(R)->in_clk(R)	40.278   34.294/*        0.058/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.228   */34.296        */0.121         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.249   34.296/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.248   34.296/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.291   34.297/*        0.058/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/csr_req_q_reg/D    1
in_clk(R)->in_clk(R)	40.250   34.298/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.118   34.298/*        0.247/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.251   34.298/*        0.092/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.251   34.298/*        0.092/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.251   34.298/*        0.092/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.249   34.299/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.249   34.299/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.249   34.299/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.250   34.299/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.251   34.300/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.291   34.302/*        0.066/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	40.310   34.303/*        0.053/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.323   */34.308        */0.048         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/D    1
in_clk(R)->in_clk(R)	40.044   34.309/*        0.316/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/TE    1
in_clk(R)->in_clk(R)	40.260   */34.310        */0.105         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	40.298   34.312/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.114   34.312/*        0.261/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.299   34.312/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.263   */34.312        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.299   34.313/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.299   34.313/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.299   34.313/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.299   34.313/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.299   34.313/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.299   34.314/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.299   34.315/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.299   34.315/*        0.051/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.051   34.315/*        0.312/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/TE    1
in_clk(R)->in_clk(R)	40.051   34.315/*        0.312/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/TE    1
in_clk(R)->in_clk(R)	40.269   34.316/*        0.074/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/SN    1
in_clk(R)->in_clk(R)	40.051   34.316/*        0.312/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/TE    1
in_clk(R)->in_clk(R)	40.051   34.316/*        0.312/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/TE    1
in_clk(R)->in_clk(R)	40.269   34.316/*        0.074/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/SN    1
in_clk(R)->in_clk(R)	40.269   34.317/*        0.074/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/SN    1
in_clk(R)->in_clk(R)	40.269   34.317/*        0.074/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/SN    1
in_clk(R)->in_clk(R)	40.302   34.318/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.307   34.320/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.307   34.321/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.318   */34.322        */0.052         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/D    1
in_clk(R)->in_clk(R)	40.200   */34.322        */0.159         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/TE    1
in_clk(R)->in_clk(R)	40.201   */34.322        */0.159         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/TE    1
in_clk(R)->in_clk(R)	40.201   */34.322        */0.159         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/TE    1
in_clk(R)->in_clk(R)	40.306   34.325/*        0.054/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.060   34.326/*        0.307/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/TE    1
in_clk(R)->in_clk(R)	40.060   34.326/*        0.307/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/TE    1
in_clk(R)->in_clk(R)	40.292   */34.327        */0.066         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.241   */34.327        */0.112         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.282   34.329/*        0.077/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.282   34.329/*        0.077/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.318   34.332/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.296   */34.332        */0.062         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.138   34.336/*        0.215/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.218   */34.339        */0.152         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/TE    1
in_clk(R)->in_clk(R)	40.218   */34.339        */0.152         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/TE    1
in_clk(R)->in_clk(R)	40.218   */34.339        */0.152         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/TE    1
in_clk(R)->in_clk(R)	40.218   */34.339        */0.152         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/TE    1
in_clk(R)->in_clk(R)	40.218   */34.339        */0.152         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/TE    1
in_clk(R)->in_clk(R)	40.207   */34.340        */0.153         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/TE    1
in_clk(R)->in_clk(R)	40.207   */34.340        */0.153         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/TE    1
in_clk(R)->in_clk(R)	40.207   */34.341        */0.153         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/TE    1
in_clk(R)->in_clk(R)	40.202   */34.342        */0.155         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/TE    1
in_clk(R)->in_clk(R)	40.202   */34.342        */0.155         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/TE    1
in_clk(R)->in_clk(R)	40.202   */34.342        */0.155         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/TE    1
in_clk(R)->in_clk(R)	40.202   */34.342        */0.155         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/TE    1
in_clk(R)->in_clk(R)	40.329   34.342/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.165   34.345/*        0.193/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.324   34.347/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.206   */34.348        */0.153         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/TE    1
in_clk(R)->in_clk(R)	40.324   34.348/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.324   34.348/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	40.324   34.348/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.324   34.348/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.324   34.348/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.323   34.348/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.323   34.348/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.324   34.348/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.324   34.348/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.324   34.348/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.324   34.349/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.324   34.349/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	40.324   34.349/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.324   34.349/*        0.041/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.210   */34.351        */0.151         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/TE    1
in_clk(R)->in_clk(R)	40.328   34.352/*        0.039/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	40.210   */34.352        */0.151         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/TE    1
in_clk(R)->in_clk(R)	40.211   */34.352        */0.151         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/TE    1
in_clk(R)->in_clk(R)	40.219   */34.352        */0.148         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/TE    1
in_clk(R)->in_clk(R)	40.219   */34.352        */0.148         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/TE    1
in_clk(R)->in_clk(R)	40.219   */34.353        */0.148         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/TE    1
in_clk(R)->in_clk(R)	40.219   */34.353        */0.148         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/TE    1
in_clk(R)->in_clk(R)	40.219   */34.353        */0.148         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/TE    1
in_clk(R)->in_clk(R)	40.284   */34.358        */0.073         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.336   34.360/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.337   34.360/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.336   34.360/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.293   */34.366        */0.064         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.128   34.367/*        0.233/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.307   34.368/*        0.054/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.349   34.372/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.134   34.373/*        0.230/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	40.134   34.373/*        0.230/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.177   34.375/*        0.198/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.324   */34.375        */0.046         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/D    1
in_clk(R)->in_clk(R)	40.079   */34.377        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.322   */34.384        */0.049         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.269   */34.386        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.238   34.387/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.267   */34.388        */0.086         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.221   */34.390        */0.138         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	40.185   */34.392        */0.173         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	40.288   */34.397        */0.065         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/D    1
in_clk(R)->in_clk(R)	40.294   34.398/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.294   34.398/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.265   34.406/*        0.087/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	40.260   34.409/*        0.095/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.266   34.415/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.267   34.416/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.291   */34.416        */0.066         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.312   34.416/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.267   34.416/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.267   34.416/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.267   34.416/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.267   34.416/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.267   34.416/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.267   34.417/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.313   34.417/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.313   34.417/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.314   34.417/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.268   34.417/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.313   34.417/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.268   34.417/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.268   34.418/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.268   34.418/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.268   34.418/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.268   34.418/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.315   34.419/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.315   34.419/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.293   */34.419        */0.066         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/debug_rvalid_o_reg/D    1
in_clk(R)->in_clk(R)	40.315   34.419/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.315   34.419/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.315   34.419/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.315   34.419/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.315   34.419/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.314   34.419/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.314   34.420/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.316   34.420/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.316   34.420/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.083   */34.422        */0.269         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.320   34.424/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.327   34.430/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.327   34.430/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.327   34.431/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.327   34.431/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.327   34.431/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.327   34.431/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.327   34.431/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.326   34.431/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.326   34.431/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.327   34.431/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.327   34.431/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.193   34.432/*        0.170/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	40.206   */34.435        */0.151         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/TE    1
in_clk(R)->in_clk(R)	40.331   34.435/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	40.211   */34.440        */0.149         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/TE    1
in_clk(R)->in_clk(R)	40.210   */34.440        */0.149         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/TE    1
in_clk(R)->in_clk(R)	40.211   */34.441        */0.149         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/TE    1
in_clk(R)->in_clk(R)	39.683   34.441/*        0.650/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	40.211   */34.441        */0.149         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/TE    1
in_clk(R)->in_clk(R)	40.211   */34.441        */0.149         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/TE    1
in_clk(R)->in_clk(R)	39.693   34.445/*        0.650/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	39.697   34.447/*        0.650/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	39.701   34.447/*        0.651/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	40.121   34.448/*        0.237/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	39.705   34.448/*        0.651/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	40.013   */34.449        */0.345         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.013   */34.449        */0.345         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.288   34.450/*        0.068/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	40.013   */34.450        */0.345         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	39.684   34.453/*        0.650/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	39.674   34.453/*        0.650/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	40.013   */34.453        */0.344         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	39.701   34.454/*        0.651/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	40.014   */34.455        */0.343         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	40.228   */34.457        */0.142         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/TE    1
in_clk(R)->in_clk(R)	40.228   */34.457        */0.142         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/TE    1
in_clk(R)->in_clk(R)	40.264   34.457/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	40.132   34.460/*        0.232/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	39.671   34.462/*        0.649/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	40.022   */34.462        */0.340         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.138   34.465/*        0.228/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.147   34.469/*        0.207/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.147   34.469/*        0.207/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	39.706   34.471/*        0.650/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	40.153   34.474/*        0.203/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	39.696   34.480/*        0.648/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	39.665   34.484/*        0.642/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	40.032   */34.487        */0.327         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	40.255   34.487/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.255   34.487/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.255   34.487/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.255   34.488/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.255   34.488/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.255   34.488/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.255   34.488/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.255   34.488/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.255   34.488/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.258   34.490/*        0.097/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.258   34.490/*        0.097/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.258   34.491/*        0.097/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.077   34.491/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.260   34.492/*        0.096/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.078   34.493/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.079   34.493/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.078   34.493/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.078   34.493/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.079   34.493/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.038   */34.494        */0.323         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.080   34.494/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.079   34.494/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.080   34.494/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.079   34.494/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.079   34.494/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.079   34.495/*        0.270/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.302   34.495/*        0.057/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/D    1
in_clk(R)->in_clk(R)	39.781   34.496/*        0.570/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	40.080   34.496/*        0.269/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	39.786   34.497/*        0.570/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	40.080   34.497/*        0.269/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.080   34.497/*        0.269/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.078   34.498/*        0.272/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.313   34.498/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/D    1
in_clk(R)->in_clk(R)	40.078   34.499/*        0.272/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.081   34.499/*        0.269/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.078   34.500/*        0.272/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.081   34.500/*        0.269/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	39.767   34.501/*        0.566/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	40.269   34.501/*        0.087/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.287   34.501/*        0.072/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	40.269   34.501/*        0.087/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	39.781   34.503/*        0.570/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	39.777   34.504/*        0.566/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	39.755   34.505/*        0.569/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	39.782   34.505/*        0.565/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	40.051   */34.507        */0.315         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	39.704   34.508/*        0.644/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	40.181   34.509/*        0.177/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	39.694   34.513/*        0.657/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	39.699   34.514/*        0.657/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	39.537   34.515/*        0.820/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	39.768   34.516/*        0.565/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	39.694   34.520/*        0.657/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	39.786   34.520/*        0.570/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	40.294   34.521/*        0.066/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[31]/D    1
in_clk(R)->in_clk(R)	39.681   34.521/*        0.651/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	40.290   34.521/*        0.053/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.280   */34.522        */0.076         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	39.668   34.523/*        0.656/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	40.291   34.524/*        0.053/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.291   34.524/*        0.053/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	39.692   34.524/*        0.651/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	39.986   34.524/*        0.368/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.986   34.524/*        0.368/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.986   34.524/*        0.368/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.986   34.524/*        0.368/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/TE    1
in_clk(R)->in_clk(R)	39.986   34.524/*        0.368/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.203   34.525/*        0.151/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	39.986   34.525/*        0.368/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.131   34.525/*        0.233/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	39.986   34.525/*        0.368/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.986   34.525/*        0.368/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.696   34.525/*        0.651/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	40.293   34.526/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	39.754   34.526/*        0.566/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	40.294   34.526/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.294   34.527/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.294   34.527/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.275   34.529/*        0.084/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.322   */34.531        */0.047         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.301   34.531/*        0.047/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.138   34.532/*        0.230/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	39.534   34.534/*        0.819/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	40.304   34.534/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.304   34.534/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.304   34.534/*        0.046/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	39.683   34.534/*        0.651/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	39.699   34.536/*        0.657/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	40.264   */34.536        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.309   34.540/*        0.044/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	39.709   34.541/*        0.633/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	40.270   34.541/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	40.311   34.542/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.311   34.542/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.311   34.542/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.270   34.542/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	40.312   34.544/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	39.667   34.545/*        0.652/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	39.781   34.546/*        0.563/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	40.313   34.546/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.313   34.546/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.314   34.548/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	39.700   34.550/*        0.625/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	39.750   34.553/*        0.557/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	39.561   34.560/*        0.791/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	39.549   34.560/*        0.816/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	40.083   */34.560        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.215   */34.561        */0.138         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[1]/D    1
in_clk(R)->in_clk(R)	39.695   34.563/*        0.648/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	40.271   34.567/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	39.664   34.570/*        0.643/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	40.157   34.575/*        0.195/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	39.790   34.579/*        0.558/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	39.755   34.579/*        0.577/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	40.257   34.581/*        0.111/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/D    1
in_clk(R)->in_clk(R)	39.564   34.582/*        0.793/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	40.188   34.582/*        0.175/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	39.721   34.582/*        0.617/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	39.765   34.583/*        0.577/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	39.770   34.584/*        0.577/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	39.549   34.586/*        0.815/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	39.526   34.587/*        0.816/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	39.568   34.590/*        0.789/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	39.776   34.590/*        0.556/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	40.196   34.590/*        0.172/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.128   34.590/*        0.232/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	40.128   34.590/*        0.232/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	40.129   34.591/*        0.232/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	39.787   34.593/*        0.556/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	39.524   34.593/*        0.798/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	39.757   34.594/*        0.577/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	39.704   34.594/*        0.644/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	39.791   34.594/*        0.556/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	40.289   34.596/*        0.070/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	40.006   34.596/*        0.344/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.777   34.597/*        0.575/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	40.006   34.597/*        0.344/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.009   34.598/*        0.342/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.009   34.598/*        0.342/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.009   34.598/*        0.342/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.009   34.598/*        0.342/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.781   34.598/*        0.575/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	40.009   34.598/*        0.342/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.006   34.598/*        0.344/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.006   34.598/*        0.344/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.010   34.598/*        0.342/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.010   34.598/*        0.342/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.010   34.599/*        0.342/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.010   34.599/*        0.342/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.009   34.599/*        0.341/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.750   34.599/*        0.574/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	40.009   34.599/*        0.341/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.009   34.599/*        0.341/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.561   34.600/*        0.792/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	39.773   34.602/*        0.560/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	39.778   34.603/*        0.556/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	39.777   34.604/*        0.575/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	39.783   34.604/*        0.559/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	39.788   34.605/*        0.559/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	39.790   34.605/*        0.561/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	40.204   */34.606        */0.149         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[9]/D    1
in_clk(R)->in_clk(R)	39.795   34.607/*        0.561/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	40.291   34.607/*        0.053/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.291   34.609/*        0.053/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.294   34.610/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.294   34.610/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	39.528   34.611/*        0.806/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	40.294   34.611/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	39.800   34.612/*        0.552/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	40.289   */34.612        */0.065         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/D    1
in_clk(R)->in_clk(R)	40.294   34.612/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.293   34.612/*        0.050/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	39.790   34.613/*        0.561/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	39.804   34.613/*        0.552/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	40.097   34.613/*        0.255/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	39.797   34.613/*        0.546/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	39.781   34.616/*        0.574/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	39.774   34.617/*        0.559/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	39.773   34.617/*        0.551/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	39.785   34.617/*        0.541/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	39.799   34.618/*        0.552/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	39.563   34.619/*        0.797/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	39.748   34.619/*        0.572/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	40.182   */34.619        */0.176         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	39.764   34.620/*        0.560/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	40.300   34.620/*        0.068/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	39.535   34.621/*        0.818/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	39.769   34.622/*        0.575/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	39.577   34.622/*        0.774/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	40.106   34.622/*        0.251/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	39.710   34.626/*        0.632/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	39.562   34.628/*        0.772/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	40.227   */34.628        */0.142         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	40.313   34.629/*        0.042/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.311   34.629/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.311   34.629/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.092   34.629/*        0.273/*         top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/TE    1
in_clk(R)->in_clk(R)	40.292   */34.630        */0.064         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	39.795   34.631/*        0.561/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	39.790   34.631/*        0.554/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	39.771   34.633/*        0.580/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	39.859   34.633/*        0.479/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	39.776   34.634/*        0.580/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	39.805   34.634/*        0.551/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	40.320   34.636/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	39.700   34.636/*        0.625/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	40.320   34.636/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	39.771   34.636/*        0.548/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	40.320   34.636/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.321   34.636/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.320   34.636/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	39.549   34.637/*        0.774/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	40.320   34.637/*        0.039/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.310   34.638/*        0.055/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/D    1
in_clk(R)->in_clk(R)	39.742   34.640/*        0.566/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	40.124   34.640/*        0.243/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	39.771   34.641/*        0.580/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	39.764   34.643/*        0.555/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	39.745   34.646/*        0.579/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	39.787   34.646/*        0.557/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	39.546   34.648/*        0.796/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	40.294   */34.648        */0.063         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.188   34.650/*        0.172/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	40.291   */34.651        */0.065         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	39.541   34.651/*        0.816/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	39.777   34.651/*        0.571/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	40.292   */34.652        */0.064         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.196   */34.652        */0.162         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	39.765   34.652/*        0.542/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	39.756   34.652/*        0.551/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	39.807   34.652/*        0.531/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	39.585   34.654/*        0.775/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	40.271   34.656/*        0.075/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	39.776   34.659/*        0.580/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	39.765   34.659/*        0.567/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	39.576   34.659/*        0.789/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	40.277   */34.660        */0.088         top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[0]/D    1
in_clk(R)->in_clk(R)	39.547   34.661/*        0.804/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	39.776   34.662/*        0.567/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	40.290   */34.662        */0.064         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	39.799   34.663/*        0.550/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	39.780   34.664/*        0.567/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	39.744   34.668/*        0.575/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	39.533   34.669/*        0.801/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	40.302   34.671/*        0.066/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	39.746   34.671/*        0.587/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	39.756   34.673/*        0.587/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	39.767   34.673/*        0.566/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	39.549   34.674/*        0.785/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	39.761   34.675/*        0.586/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	39.576   34.677/*        0.789/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	39.796   34.678/*        0.552/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	39.786   34.679/*        0.566/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	39.791   34.681/*        0.566/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	40.096   34.681/*        0.265/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/TE    1
in_clk(R)->in_clk(R)	39.781   34.681/*        0.561/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	40.096   34.682/*        0.265/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.747   34.684/*        0.586/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	40.169   34.685/*        0.189/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.279   34.685/*        0.080/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[6]/D    1
in_clk(R)->in_clk(R)	39.786   34.687/*        0.566/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	39.625   34.688/*        0.707/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	39.768   34.688/*        0.584/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	39.773   34.689/*        0.584/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	40.051   34.690/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.051   34.690/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.051   34.690/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/TE    1
in_clk(R)->in_clk(R)	39.759   34.691/*        0.565/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	40.051   34.691/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.051   34.691/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.051   34.691/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.051   34.691/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.050   34.691/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.051   34.691/*        0.302/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.073   34.692/*        0.280/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.073   34.692/*        0.280/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.073   34.692/*        0.281/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	39.557   34.692/*        0.785/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	39.804   34.692/*        0.539/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	39.776   34.693/*        0.557/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	39.740   34.693/*        0.567/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	40.074   34.693/*        0.280/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.074   34.693/*        0.280/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.074   34.693/*        0.280/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	39.741   34.695/*        0.583/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	40.057   34.695/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.057   34.695/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.057   34.695/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.057   34.696/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.057   34.696/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.057   34.696/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/TE    1
in_clk(R)->in_clk(R)	39.768   34.696/*        0.584/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	40.054   34.696/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.057   34.696/*        0.300/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/TE    1
in_clk(R)->in_clk(R)	39.786   34.697/*        0.556/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	39.791   34.699/*        0.556/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	39.581   34.700/*        0.779/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	40.196   34.702/*        0.164/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[30]/D    1
in_clk(R)->in_clk(R)	39.779   34.702/*        0.564/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	39.562   34.703/*        0.776/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	39.791   34.703/*        0.565/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	39.775   34.703/*        0.550/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	40.286   */34.704        */0.068         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	39.778   34.705/*        0.556/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	40.289   */34.705        */0.066         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.088   34.707/*        0.273/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.088   34.707/*        0.273/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.202   34.707/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/D    1
in_clk(R)->in_clk(R)	39.801   34.708/*        0.541/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	40.292   34.709/*        0.069/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.311   34.709/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	39.599   34.710/*        0.744/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	40.311   34.710/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.311   34.710/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.311   34.710/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.311   34.710/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	39.798   34.710/*        0.528/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	40.311   34.710/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.248   */34.710        */0.104         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.090   34.710/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.090   34.711/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.090   34.711/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.090   34.711/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.090   34.711/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	39.759   34.711/*        0.585/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	40.132   34.711/*        0.232/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	39.773   34.711/*        0.583/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	40.090   34.711/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.093   34.712/*        0.271/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.313   34.712/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.090   34.712/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.313   34.712/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.093   34.712/*        0.271/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.094   34.713/*        0.271/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	39.765   34.714/*        0.567/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	39.617   34.715/*        0.702/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	39.782   34.715/*        0.570/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	40.092   34.715/*        0.271/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.094   34.715/*        0.270/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.092   34.715/*        0.271/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.291   */34.715        */0.066         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	39.739   34.715/*        0.580/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	40.283   */34.716        */0.067         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	39.791   34.716/*        0.535/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	39.787   34.716/*        0.570/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	39.776   34.717/*        0.567/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	40.293   */34.717        */0.064         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	39.760   34.717/*        0.559/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	39.780   34.718/*        0.567/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	39.564   34.718/*        0.774/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	39.789   34.719/*        0.549/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	39.632   34.720/*        0.711/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	39.639   34.720/*        0.703/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	40.321   34.721/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	40.321   34.721/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.321   34.721/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	40.322   34.721/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.321   34.721/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	39.649   34.722/*        0.703/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	39.989   34.722/*        0.372/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.989   34.722/*        0.372/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.782   34.722/*        0.569/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	40.101   34.723/*        0.267/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.285   34.723/*        0.071/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	39.756   34.727/*        0.569/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	40.328   34.728/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.150   34.728/*        0.225/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.328   34.728/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.083   */34.730        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/TI    1
in_clk(R)->in_clk(R)	39.569   34.730/*        0.738/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	39.767   34.730/*        0.566/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	40.330   34.730/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.295   */34.731        */0.062         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.294   */34.731        */0.063         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.332   34.732/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	39.789   34.733/*        0.554/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	39.788   34.734/*        0.560/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	39.733   34.736/*        0.574/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	39.605   34.738/*        0.743/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	40.274   */34.740        */0.085         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[13]/D    1
in_clk(R)->in_clk(R)	39.767   34.740/*        0.582/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	40.275   34.740/*        0.071/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/D    1
in_clk(R)->in_clk(R)	39.787   34.740/*        0.569/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	39.756   34.741/*        0.551/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	39.810   34.746/*        0.527/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	39.606   34.746/*        0.701/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	39.613   34.748/*        0.738/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	39.755   34.750/*        0.564/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	39.639   34.751/*        0.709/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	39.557   34.751/*        0.800/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	39.614   34.753/*        0.718/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	40.277   34.755/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	39.780   34.760/*        0.564/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	39.603   34.762/*        0.717/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	39.553   34.762/*        0.800/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	40.093   34.763/*        0.273/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/TE    1
in_clk(R)->in_clk(R)	39.798   34.763/*        0.551/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	39.650   34.763/*        0.702/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	40.306   */34.764        */0.062         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	39.538   34.764/*        0.794/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	39.779   34.766/*        0.547/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	40.190   34.769/*        0.174/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	39.794   34.769/*        0.548/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	39.975   34.769/*        0.363/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	40.265   34.769/*        0.086/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	39.635   34.772/*        0.717/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	39.751   34.773/*        0.557/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	39.771   34.773/*        0.571/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	40.197   34.775/*        0.171/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	39.628   34.776/*        0.704/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	39.971   34.776/*        0.382/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/TE    1
in_clk(R)->in_clk(R)	39.615   34.778/*        0.709/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	40.157   34.778/*        0.207/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.010   34.779/*        0.341/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.010   34.779/*        0.341/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	39.975   34.780/*        0.379/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/TE    1
in_clk(R)->in_clk(R)	39.974   34.780/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.974   34.780/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.974   34.781/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/TE    1
in_clk(R)->in_clk(R)	39.974   34.781/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.973   34.781/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.285   */34.781        */0.071         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[2]/D    1
in_clk(R)->in_clk(R)	39.973   34.781/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/TE    1
in_clk(R)->in_clk(R)	39.973   34.781/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/TE    1
in_clk(R)->in_clk(R)	39.627   34.781/*        0.706/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	39.976   34.781/*        0.379/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/TE    1
in_clk(R)->in_clk(R)	39.976   34.781/*        0.379/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/TE    1
in_clk(R)->in_clk(R)	39.972   34.782/*        0.380/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.300   34.783/*        0.064/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[14]/D    1
in_clk(R)->in_clk(R)	39.629   34.785/*        0.714/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	40.164   34.785/*        0.204/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	39.647   34.786/*        0.709/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	39.980   34.787/*        0.377/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.980   34.788/*        0.377/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.980   34.789/*        0.377/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.020   34.789/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.021   34.790/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.021   34.791/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.021   34.791/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.288   */34.791        */0.066         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.021   34.791/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	39.789   34.794/*        0.559/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	40.289   */34.794        */0.065         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	39.575   34.795/*        0.790/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	39.803   34.795/*        0.539/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	39.540   34.796/*        0.812/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	39.564   34.796/*        0.793/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	39.549   34.797/*        0.794/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	40.332   34.797/*        0.043/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.290   */34.798        */0.064         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	39.765   34.798/*        0.560/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	40.075   34.799/*        0.279/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.075   34.799/*        0.279/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.288   */34.800        */0.065         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.031   34.801/*        0.330/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.238   */34.801        */0.123         top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/TE    1
in_clk(R)->in_clk(R)	39.553   34.801/*        0.789/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	40.033   34.802/*        0.329/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.033   34.802/*        0.329/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.033   34.802/*        0.329/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.033   34.802/*        0.329/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	39.532   34.804/*        0.787/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	39.571   34.804/*        0.793/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	40.076   34.805/*        0.277/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	39.804   34.806/*        0.534/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	39.556   34.807/*        0.778/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	40.323   34.807/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.323   34.808/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.323   34.808/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.323   34.808/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	39.566   34.808/*        0.786/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	39.540   34.809/*        0.783/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	39.550   34.809/*        0.793/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	40.083   34.810/*        0.275/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	39.547   34.810/*        0.806/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	39.554   34.810/*        0.770/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	39.795   34.810/*        0.530/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	39.564   34.811/*        0.800/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	39.636   34.811/*        0.702/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	39.577   34.812/*        0.788/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	39.547   34.812/*        0.777/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	39.565   34.812/*        0.787/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	40.088   34.813/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	39.560   34.813/*        0.792/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	40.085   34.813/*        0.274/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.088   34.813/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	39.644   34.814/*        0.699/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	40.089   34.814/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.089   34.815/*        0.272/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.351   34.815/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[2]/SN    1
in_clk(R)->in_clk(R)	39.575   34.815/*        0.785/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	40.224   34.815/*        0.145/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.050   34.816/*        0.291/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.050   34.816/*        0.291/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.353   34.817/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[3]/SN    1
in_clk(R)->in_clk(R)	40.353   34.817/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[3]/SN    1
in_clk(R)->in_clk(R)	39.551   34.817/*        0.783/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	40.353   34.817/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[2]/SN    1
in_clk(R)->in_clk(R)	40.091   34.817/*        0.271/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.093   34.817/*        0.269/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.093   34.818/*        0.269/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.092   34.818/*        0.271/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	39.546   34.818/*        0.812/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	40.091   34.818/*        0.271/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	39.576   34.818/*        0.789/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	40.094   34.818/*        0.269/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.094   34.818/*        0.269/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.091   34.819/*        0.271/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	39.626   34.819/*        0.693/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	40.095   34.819/*        0.269/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.091   34.819/*        0.270/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	39.565   34.820/*        0.769/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	40.328   34.820/*        0.052/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	39.781   34.821/*        0.557/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	39.539   34.822/*        0.803/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	40.256   */34.823        */0.112         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/D    1
in_clk(R)->in_clk(R)	39.586   34.823/*        0.770/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	39.554   34.823/*        0.799/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	39.547   34.823/*        0.809/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	39.547   34.824/*        0.795/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	39.572   34.827/*        0.792/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	39.580   34.827/*        0.776/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	40.219   */34.828        */0.148         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	40.219   */34.828        */0.148         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	40.219   */34.828        */0.148         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	39.552   34.829/*        0.782/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	39.796   34.829/*        0.547/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	40.063   34.831/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.062   34.832/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.222   */34.832        */0.147         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	40.222   */34.832        */0.147         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	39.565   34.832/*        0.799/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	39.659   34.834/*        0.693/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	39.572   34.834/*        0.785/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	40.070   34.834/*        0.282/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.328   34.834/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	40.070   34.834/*        0.282/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.328   34.834/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.328   34.834/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.328   34.834/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.328   34.834/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.328   34.834/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.328   34.834/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	39.578   34.835/*        0.787/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	40.328   34.835/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.328   34.835/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	39.814   34.836/*        0.523/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	39.586   34.837/*        0.771/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	40.294   34.838/*        0.060/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	39.565   34.838/*        0.773/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	40.228   */34.839        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	39.553   34.839/*        0.805/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	40.229   */34.839        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	40.228   */34.839        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	39.543   34.839/*        0.814/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	40.230   */34.840        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	40.228   */34.840        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.229   */34.840        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	40.229   */34.840        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	40.070   34.840/*        0.280/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.229   */34.840        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	40.229   */34.840        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	40.229   */34.840        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	40.229   */34.840        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	40.229   */34.840        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	40.076   34.841/*        0.278/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.229   */34.841        */0.144         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	40.076   34.841/*        0.278/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.335   34.841/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.076   34.841/*        0.278/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.075   34.841/*        0.279/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.075   34.842/*        0.279/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	39.555   34.842/*        0.787/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	39.787   34.842/*        0.538/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	39.544   34.843/*        0.808/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	40.336   34.843/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	39.556   34.843/*        0.794/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	39.643   34.843/*        0.690/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	40.336   34.843/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.073   34.844/*        0.278/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.073   34.844/*        0.278/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.115   34.844/*        0.260/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.230   34.845/*        0.131/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[28]/D    1
in_clk(R)->in_clk(R)	39.550   34.845/*        0.784/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	39.573   34.846/*        0.765/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	40.236   */34.848        */0.141         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	39.611   34.848/*        0.713/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	40.316   34.849/*        0.058/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	39.542   34.849/*        0.792/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	39.582   34.850/*        0.771/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	40.236   */34.850        */0.141         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	39.542   34.851/*        0.792/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	39.560   34.852/*        0.782/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	40.193   34.852/*        0.165/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/D    1
in_clk(R)->in_clk(R)	39.569   34.853/*        0.795/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	40.287   */34.853        */0.067         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	39.560   34.853/*        0.797/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	40.266   */34.853        */0.087         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.347   34.854/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	39.623   34.856/*        0.711/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	39.794   34.857/*        0.558/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	39.609   34.857/*        0.733/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	39.778   34.857/*        0.554/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	39.540   34.857/*        0.813/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	39.799   34.858/*        0.558/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	40.183   34.859/*        0.185/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/D    1
in_clk(R)->in_clk(R)	39.643   34.860/*        0.699/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	39.789   34.861/*        0.554/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	39.541   34.861/*        0.812/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	39.644   34.863/*        0.712/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	40.322   34.863/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/RN    1
in_clk(R)->in_clk(R)	39.793   34.863/*        0.554/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	39.768   34.864/*        0.556/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	39.580   34.864/*        0.771/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	39.794   34.864/*        0.558/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	40.284   34.865/*        0.078/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.324   34.865/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.322   34.865/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.288   */34.865        */0.066         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	39.543   34.865/*        0.799/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	40.326   34.867/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.326   34.867/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.326   34.867/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.326   34.867/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.326   34.867/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.326   34.867/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.326   34.867/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[4]/RN    1
in_clk(R)->in_clk(R)	39.551   34.867/*        0.771/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	40.139   34.868/*        0.214/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.328   34.868/*        0.045/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.328   34.869/*        0.045/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[5]/RN    1
in_clk(R)->in_clk(R)	39.556   34.869/*        0.794/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	39.565   34.869/*        0.769/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	39.780   34.870/*        0.554/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	40.268   34.870/*        0.089/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXFIFOReset_reg/D    1
in_clk(R)->in_clk(R)	40.329   34.871/*        0.045/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[6]/RN    1
in_clk(R)->in_clk(R)	39.571   34.872/*        0.794/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	39.570   34.874/*        0.795/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	39.563   34.875/*        0.775/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	40.294   34.875/*        0.061/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	39.636   34.875/*        0.683/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	40.310   34.876/*        0.070/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.220   */34.876        */0.126         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	39.567   34.876/*        0.756/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	39.657   34.877/*        0.685/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	39.567   34.877/*        0.771/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	39.810   34.878/*        0.528/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	39.640   34.879/*        0.703/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	39.542   34.880/*        0.792/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	39.548   34.880/*        0.802/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	39.799   34.881/*        0.557/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	39.616   34.882/*        0.722/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	39.766   34.882/*        0.553/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	40.298   34.882/*        0.066/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12]/D    1
in_clk(R)->in_clk(R)	39.632   34.882/*        0.701/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	40.092   34.883/*        0.274/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/TE    1
in_clk(R)->in_clk(R)	39.588   34.883/*        0.773/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	39.546   34.884/*        0.811/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	40.001   34.884/*        0.350/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.001   34.884/*        0.350/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.001   34.884/*        0.350/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.001   34.884/*        0.350/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.341   34.884/*        0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/SN    1
in_clk(R)->in_clk(R)	40.342   34.884/*        0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/SN    1
in_clk(R)->in_clk(R)	39.668   34.885/*        0.683/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	39.568   34.886/*        0.771/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	39.589   34.886/*        0.771/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	40.257   */34.887        */0.096         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[6]/D    1
in_clk(R)->in_clk(R)	39.623   34.887/*        0.702/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	39.651   34.890/*        0.697/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	39.535   34.890/*        0.799/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	39.632   34.891/*        0.705/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	40.025   34.892/*        0.335/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/TE    1
in_clk(R)->in_clk(R)	39.603   34.892/*        0.757/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	39.546   34.892/*        0.787/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	40.025   34.892/*        0.335/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.025   34.892/*        0.335/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.011   34.892/*        0.327/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.011   34.893/*        0.327/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.011   34.893/*        0.327/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.353   34.893/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.353   34.893/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.352   34.893/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	39.572   34.893/*        0.793/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	39.570   34.894/*        0.780/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	40.012   34.895/*        0.345/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.012   34.895/*        0.345/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.012   34.895/*        0.345/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.012   34.895/*        0.345/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	39.637   34.895/*        0.723/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	40.219   34.896/*        0.141/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29]/D    1
in_clk(R)->in_clk(R)	40.012   34.896/*        0.345/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.292   34.898/*        0.072/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[9]/D    1
in_clk(R)->in_clk(R)	39.792   34.898/*        0.551/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	39.654   34.898/*        0.702/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	39.760   34.898/*        0.547/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	40.019   34.899/*        0.323/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.019   34.899/*        0.323/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.322   34.900/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	39.556   34.900/*        0.778/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	40.046   34.900/*        0.294/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.046   34.901/*        0.294/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	39.619   34.901/*        0.720/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	40.307   34.902/*        0.053/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23]/D    1
in_clk(R)->in_clk(R)	40.285   34.902/*        0.075/*         top_inst_peripherals_i/apb_uart_i/iFCR_TXFIFOReset_reg/D    1
in_clk(R)->in_clk(R)	40.288   34.903/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.087   */34.903        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.078   34.904/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.078   34.904/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.078   34.904/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	40.022   34.905/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.078   34.905/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.022   34.905/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.022   34.905/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	39.549   34.905/*        0.793/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	39.569   34.905/*        0.770/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	40.023   34.906/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.023   34.906/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.329   34.906/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	40.329   34.906/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.081   34.906/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.329   34.906/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.330   34.907/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.024   34.907/*        0.338/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.329   34.907/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.024   34.907/*        0.338/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.329   34.907/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.082   34.907/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.024   34.907/*        0.338/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.082   34.907/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.330   34.907/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.330   34.907/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.330   34.907/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	40.330   34.907/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.024   34.907/*        0.339/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.024   34.907/*        0.339/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.330   34.907/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	39.646   34.907/*        0.702/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	40.330   34.908/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.178   34.908/*        0.197/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.338   34.908/*        0.051/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.140   */34.908        */0.226         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	40.329   34.908/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.330   34.908/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.330   34.908/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	40.329   34.908/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	39.538   34.908/*        0.785/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	39.589   34.908/*        0.771/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	40.082   34.909/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	39.660   34.909/*        0.687/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	40.025   34.909/*        0.319/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.142   */34.910        */0.226         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	40.025   34.911/*        0.319/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	39.641   34.911/*        0.697/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	40.025   34.911/*        0.319/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.025   34.912/*        0.319/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.145   */34.913        */0.225         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	40.281   34.914/*        0.087/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.090   34.914/*        0.284/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.090   34.914/*        0.284/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.135   34.914/*        0.216/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	39.983   34.915/*        0.361/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	39.983   34.915/*        0.361/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.090   34.915/*        0.284/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	39.531   34.916/*        0.792/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	39.982   34.916/*        0.360/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.280   34.917/*        0.072/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	40.048   34.918/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.048   34.918/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.060   34.919/*        0.286/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	39.989   34.919/*        0.360/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	39.990   34.919/*        0.360/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	39.990   34.920/*        0.360/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.343   34.920/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.060   34.920/*        0.286/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.029   34.921/*        0.316/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.040   34.921/*        0.312/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.151   */34.922        */0.222         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TE    1
in_clk(R)->in_clk(R)	40.151   */34.922        */0.222         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	39.992   34.922/*        0.358/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.059   34.922/*        0.286/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	39.574   34.922/*        0.786/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	39.992   34.923/*        0.358/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	39.654   34.923/*        0.689/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	40.055   34.924/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.055   34.924/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.104   34.924/*        0.242/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	39.993   34.925/*        0.357/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	39.993   34.925/*        0.357/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.331   34.925/*        0.057/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	39.658   34.925/*        0.686/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	40.098   34.926/*        0.279/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	39.801   34.926/*        0.548/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	40.100   34.927/*        0.278/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	39.551   34.927/*        0.783/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	40.053   34.927/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	39.996   34.927/*        0.354/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.159   */34.928        */0.218         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	39.996   34.928/*        0.354/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	39.996   34.928/*        0.354/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	39.996   34.928/*        0.354/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.059   34.928/*        0.285/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.059   34.928/*        0.285/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.100   34.928/*        0.278/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.100   34.928/*        0.278/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	39.993   34.928/*        0.355/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	39.993   34.928/*        0.355/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	39.993   34.928/*        0.355/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	39.647   34.928/*        0.696/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	40.053   34.929/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.159   */34.929        */0.218         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	40.161   */34.929        */0.217         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	40.161   */34.929        */0.217         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	40.161   */34.929        */0.217         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	40.162   */34.929        */0.217         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	40.223   */34.929        */0.133         top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/TE    1
in_clk(R)->in_clk(R)	40.161   */34.929        */0.217         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	40.162   */34.929        */0.217         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	40.058   34.929/*        0.284/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.271   34.930/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[31]/D    1
in_clk(R)->in_clk(R)	40.059   34.930/*        0.284/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.059   34.930/*        0.284/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.058   34.930/*        0.284/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.059   34.930/*        0.284/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.390   34.931/*        -0.000/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	39.620   34.933/*        0.687/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	40.070   34.934/*        0.281/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.198   34.934/*        0.160/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	40.062   34.935/*        0.283/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.320   34.936/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.054   34.937/*        0.304/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	39.634   34.937/*        0.673/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	40.085   34.938/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.085   34.938/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.053   34.938/*        0.304/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.085   34.938/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.085   34.938/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.085   34.939/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.085   34.939/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.086   34.941/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	39.642   34.941/*        0.705/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	40.086   34.941/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.086   34.942/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.066   34.942/*        0.280/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.012   34.942/*        0.348/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.086   34.943/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.086   34.943/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.084   34.944/*        0.275/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.285   34.946/*        0.071/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[3]/D    1
in_clk(R)->in_clk(R)	40.320   34.946/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/RN    1
in_clk(R)->in_clk(R)	39.973   34.946/*        0.364/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	39.661   34.947/*        0.688/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	39.663   34.947/*        0.689/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	40.301   34.947/*        0.062/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14]/D    1
in_clk(R)->in_clk(R)	39.658   34.947/*        0.688/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	40.321   34.947/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.320   34.947/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.321   34.948/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/RN    1
in_clk(R)->in_clk(R)	39.584   34.948/*        0.769/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	40.222   */34.948        */0.134         top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/TE    1
in_clk(R)->in_clk(R)	39.571   34.950/*        0.789/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	39.978   34.950/*        0.361/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.653   34.952/*        0.695/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	40.337   */34.952        */0.042         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	39.565   34.952/*        0.778/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	40.209   */34.954        */0.146         top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/TE    1
in_clk(R)->in_clk(R)	39.806   34.956/*        0.536/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	39.678   34.956/*        0.673/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	39.794   34.957/*        0.532/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	39.648   34.958/*        0.699/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	39.640   34.958/*        0.704/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	39.670   34.958/*        0.676/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	40.050   34.959/*        0.291/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.276   */34.961        */0.071         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/D    1
in_clk(R)->in_clk(R)	40.282   34.961/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][19]/D    1
in_clk(R)->in_clk(R)	40.089   34.961/*        0.268/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.090   34.962/*        0.268/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.090   34.962/*        0.268/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.289   34.964/*        0.076/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[30]/D    1
in_clk(R)->in_clk(R)	39.572   34.964/*        0.771/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	39.656   34.965/*        0.687/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	39.634   34.966/*        0.674/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	40.234   34.967/*        0.130/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29]/D    1
in_clk(R)->in_clk(R)	39.667   34.967/*        0.680/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	39.589   34.970/*        0.768/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	39.571   34.971/*        0.767/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	40.046   34.971/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/TE    1
in_clk(R)->in_clk(R)	40.046   34.971/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/TE    1
in_clk(R)->in_clk(R)	40.046   34.971/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/TE    1
in_clk(R)->in_clk(R)	40.285   */34.971        */0.072         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	40.291   34.972/*        0.072/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[1]/D    1
in_clk(R)->in_clk(R)	39.645   34.972/*        0.698/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	39.592   34.972/*        0.769/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	39.591   34.972/*        0.759/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	40.000   34.972/*        0.351/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.000   34.972/*        0.351/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.000   34.973/*        0.351/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	39.668   34.973/*        0.676/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	40.001   34.973/*        0.349/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.001   34.973/*        0.349/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.627   34.974/*        0.680/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	39.577   34.975/*        0.762/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	40.349   34.976/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.046   34.976/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/TE    1
in_clk(R)->in_clk(R)	40.349   34.976/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.066   34.976/*        0.284/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.066   34.976/*        0.284/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	39.577   34.977/*        0.757/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	40.069   34.977/*        0.282/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.069   34.977/*        0.282/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.351   34.977/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.066   34.977/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.349   34.977/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.351   34.977/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.351   34.977/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.066   34.977/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.053   34.978/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/TE    1
in_clk(R)->in_clk(R)	40.053   34.978/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/TE    1
in_clk(R)->in_clk(R)	40.351   34.978/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	39.597   34.979/*        0.763/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	40.053   34.980/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/TE    1
in_clk(R)->in_clk(R)	40.053   34.981/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/TE    1
in_clk(R)->in_clk(R)	40.053   34.981/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/TE    1
in_clk(R)->in_clk(R)	40.053   34.981/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/TE    1
in_clk(R)->in_clk(R)	40.053   34.981/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/TE    1
in_clk(R)->in_clk(R)	40.068   34.981/*        0.282/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.057   34.981/*        0.287/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/TE    1
in_clk(R)->in_clk(R)	40.052   34.981/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/TE    1
in_clk(R)->in_clk(R)	40.069   34.981/*        0.282/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.001   34.981/*        0.347/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.001   34.981/*        0.347/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.001   34.981/*        0.347/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.001   34.982/*        0.347/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.001   34.982/*        0.347/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.001   34.982/*        0.347/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.001   34.982/*        0.347/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	39.665   34.982/*        0.679/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	39.572   34.983/*        0.766/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	40.058   34.983/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/TE    1
in_clk(R)->in_clk(R)	40.003   34.983/*        0.347/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.075   34.983/*        0.279/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.075   34.984/*        0.279/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.076   34.984/*        0.279/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	39.660   34.984/*        0.665/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	39.687   34.984/*        0.669/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	40.070   34.984/*        0.280/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.336   34.985/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.070   34.985/*        0.280/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.337   34.986/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.279   34.986/*        0.077/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[5]/D    1
in_clk(R)->in_clk(R)	40.337   34.986/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.337   34.986/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.060   34.986/*        0.285/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/TE    1
in_clk(R)->in_clk(R)	39.678   34.986/*        0.674/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	40.338   34.987/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.337   34.987/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	39.579   34.988/*        0.760/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	40.208   34.989/*        0.149/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.268   */34.990        */0.097         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/D    1
in_clk(R)->in_clk(R)	40.297   34.990/*        0.066/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[13]/D    1
in_clk(R)->in_clk(R)	39.815   34.990/*        0.522/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	40.213   */34.991        */0.139         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	40.214   */34.992        */0.139         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	40.214   */34.992        */0.139         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	40.214   */34.992        */0.139         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	40.214   */34.992        */0.139         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	40.061   34.992/*        0.282/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/TE    1
in_clk(R)->in_clk(R)	40.214   */34.993        */0.139         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	39.671   34.994/*        0.680/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	39.614   34.994/*        0.710/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	40.063   34.994/*        0.282/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/TE    1
in_clk(R)->in_clk(R)	39.977   34.995/*        0.390/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	39.975   34.999/*        0.365/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.221   */35.000        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	40.221   */35.000        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	40.351   35.000/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	40.351   35.000/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.266   35.001/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20]/D    1
in_clk(R)->in_clk(R)	39.976   35.001/*        0.365/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.989   35.001/*        0.383/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	39.989   35.001/*        0.383/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	39.989   35.001/*        0.383/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	39.989   35.001/*        0.383/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	40.092   35.001/*        0.272/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.222   */35.001        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	40.221   */35.001        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	40.221   */35.001        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	39.669   35.002/*        0.678/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	40.222   */35.002        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	39.989   35.002/*        0.383/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.221   */35.002        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	39.989   35.002/*        0.383/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	39.976   35.002/*        0.365/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.221   */35.002        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	40.222   */35.002        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	40.222   */35.002        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	40.222   */35.003        */0.136         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	39.990   35.003/*        0.383/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	39.990   35.003/*        0.383/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	39.990   35.005/*        0.383/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.355   35.005/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	39.647   35.005/*        0.710/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	40.288   35.006/*        0.071/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/D    1
in_clk(R)->in_clk(R)	39.982   35.006/*        0.362/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.298   35.006/*        0.065/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.291   35.006/*        0.072/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[2]/D    1
in_clk(R)->in_clk(R)	39.982   35.006/*        0.362/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	39.632   35.007/*        0.692/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	39.604   35.007/*        0.720/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	40.286   35.009/*        0.071/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[2]/D    1
in_clk(R)->in_clk(R)	40.075   35.009/*        0.275/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/TE    1
in_clk(R)->in_clk(R)	40.005   35.010/*        0.341/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.285   35.011/*        0.072/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[4]/D    1
in_clk(R)->in_clk(R)	40.229   */35.013        */0.133         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	40.230   */35.013        */0.133         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	40.005   35.013/*        0.341/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.216   */35.013        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	39.990   35.013/*        0.357/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.229   */35.014        */0.133         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	39.979   35.014/*        0.358/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.284   35.014/*        0.073/*         top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[1]/D    1
in_clk(R)->in_clk(R)	39.999   35.015/*        0.378/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	39.979   35.015/*        0.358/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	39.636   35.015/*        0.721/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	39.999   35.015/*        0.378/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	39.999   35.015/*        0.378/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	39.999   35.015/*        0.378/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	39.999   35.015/*        0.378/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	39.999   35.016/*        0.378/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	39.980   35.016/*        0.358/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.012   35.018/*        0.336/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.012   35.018/*        0.336/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.012   35.018/*        0.336/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.012   35.018/*        0.336/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.094   35.018/*        0.265/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.110   35.019/*        0.265/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.012   35.019/*        0.336/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	39.999   35.019/*        0.378/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	40.012   35.020/*        0.336/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	39.994   35.020/*        0.355/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.002   35.020/*        0.377/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.001   35.021/*        0.377/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	39.664   35.022/*        0.692/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	39.667   35.023/*        0.676/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	40.015   35.023/*        0.336/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.015   35.023/*        0.336/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.018   35.023/*        0.331/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.018   35.023/*        0.331/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	40.018   35.023/*        0.331/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	39.642   35.023/*        0.683/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	39.989   35.023/*        0.352/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.305   35.024/*        0.042/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	39.989   35.024/*        0.352/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.015   35.024/*        0.336/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.281   35.024/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][16]/D    1
in_clk(R)->in_clk(R)	40.046   35.025/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	39.986   35.025/*        0.356/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	39.985   35.026/*        0.356/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	39.985   35.026/*        0.356/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	39.984   35.028/*        0.354/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.670   35.028/*        0.656/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	39.985   35.028/*        0.354/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.646   35.029/*        0.680/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	40.312   35.031/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.312   35.031/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.312   35.031/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.312   35.031/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.312   35.031/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.312   35.031/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.312   35.031/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.312   35.032/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.312   35.032/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	39.620   35.032/*        0.714/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	40.312   35.032/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.312   35.032/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.312   35.032/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.312   35.032/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.088   35.035/*        0.273/*         top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/TE    1
in_clk(R)->in_clk(R)	40.286   35.035/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][21]/D    1
in_clk(R)->in_clk(R)	40.002   35.036/*        0.345/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.002   35.037/*        0.345/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.052   35.037/*        0.305/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	39.634   35.037/*        0.699/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	40.285   35.037/*        0.070/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	39.698   35.038/*        0.658/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	40.058   35.038/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.077   35.038/*        0.292/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	40.077   35.039/*        0.292/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	40.189   */35.039        */0.168         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	40.078   35.039/*        0.292/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	40.057   35.039/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.056   35.039/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.188   35.040/*        0.142/*         top_inst_core_region_i/data_mem/sp_ram_i_addr_MSB2_reg[0]/D    1
in_clk(R)->in_clk(R)	40.084   35.041/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	39.649   35.041/*        0.684/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	40.085   35.041/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.085   35.042/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	40.085   35.042/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	40.085   35.042/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	40.085   35.043/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	40.085   35.043/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	40.007   35.043/*        0.342/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.085   35.043/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	40.059   35.043/*        0.285/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.086   35.044/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	39.668   35.044/*        0.658/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	40.049   35.044/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/TE    1
in_clk(R)->in_clk(R)	40.086   35.044/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	40.258   35.045/*        0.096/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.058   35.046/*        0.280/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.265   35.046/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][14]/D    1
in_clk(R)->in_clk(R)	40.058   35.046/*        0.280/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.086   35.047/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	40.086   35.047/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	40.330   35.048/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	39.670   35.048/*        0.656/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	40.056   35.048/*        0.285/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/TE    1
in_clk(R)->in_clk(R)	40.056   35.049/*        0.285/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/TE    1
in_clk(R)->in_clk(R)	40.094   35.050/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	40.094   35.050/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	40.094   35.050/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TE    1
in_clk(R)->in_clk(R)	40.051   35.051/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/TE    1
in_clk(R)->in_clk(R)	40.062   35.051/*        0.278/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	40.007   35.051/*        0.342/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.063   35.051/*        0.278/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.295   35.052/*        0.059/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.056   35.052/*        0.285/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/TE    1
in_clk(R)->in_clk(R)	39.669   35.052/*        0.678/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	40.056   35.052/*        0.285/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/TE    1
in_clk(R)->in_clk(R)	40.055   35.053/*        0.285/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/TE    1
in_clk(R)->in_clk(R)	39.697   35.053/*        0.659/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	40.060   35.053/*        0.283/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/TE    1
in_clk(R)->in_clk(R)	40.060   35.053/*        0.283/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/TE    1
in_clk(R)->in_clk(R)	40.059   35.053/*        0.283/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/TE    1
in_clk(R)->in_clk(R)	40.060   35.053/*        0.283/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/TE    1
in_clk(R)->in_clk(R)	40.094   35.054/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	40.075   35.054/*        0.278/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.094   35.054/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	40.064   35.054/*        0.282/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.284   35.055/*        0.076/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[17]/D    1
in_clk(R)->in_clk(R)	40.060   35.055/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	40.068   35.058/*        0.276/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.082   35.058/*        0.285/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.082   35.058/*        0.285/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.170   */35.058        */0.179         top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.170   */35.058        */0.179         top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.065   35.059/*        0.278/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	40.083   35.059/*        0.284/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.066   35.059/*        0.278/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	40.083   35.059/*        0.284/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	40.069   35.059/*        0.276/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.083   35.059/*        0.284/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.072   35.059/*        0.281/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	40.072   35.059/*        0.281/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	40.083   35.059/*        0.284/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.072   35.059/*        0.281/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	40.072   35.059/*        0.281/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	40.340   35.059/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.083   35.060/*        0.284/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.069   35.061/*        0.276/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	39.972   35.062/*        0.369/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	39.972   35.062/*        0.369/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	39.974   35.062/*        0.370/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	39.974   35.062/*        0.370/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	39.972   35.062/*        0.369/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.301   35.062/*        0.063/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[3]/D    1
in_clk(R)->in_clk(R)	39.974   35.062/*        0.370/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.087   35.062/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.087   */35.063        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.052   35.064/*        0.292/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.075   35.064/*        0.271/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.052   35.064/*        0.292/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.052   35.064/*        0.292/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	39.643   35.064/*        0.695/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	40.075   35.064/*        0.271/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	39.682   35.065/*        0.674/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	40.086   35.065/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	40.156   35.065/*        0.208/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	39.630   35.065/*        0.708/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	40.075   35.065/*        0.275/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	39.977   35.066/*        0.369/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.348   35.066/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.067   35.066/*        0.279/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/TE    1
in_clk(R)->in_clk(R)	39.977   35.067/*        0.369/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	39.658   35.067/*        0.680/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	40.249   */35.067        */0.119         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/D    1
in_clk(R)->in_clk(R)	40.149   */35.067        */0.201         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.080   35.067/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	40.150   */35.067        */0.201         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	40.150   */35.068        */0.201         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	40.080   35.068/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	40.150   */35.068        */0.201         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	40.150   */35.068        */0.201         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	40.089   35.068/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.150   */35.068        */0.201         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	40.089   35.068/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.062   35.069/*        0.287/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.062   35.069/*        0.287/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.062   35.069/*        0.287/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.062   35.069/*        0.287/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.089   35.069/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.089   35.069/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.081   35.069/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	40.081   35.069/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	40.081   35.069/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	40.089   35.069/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.081   35.069/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	40.081   35.069/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	40.089   35.069/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.081   35.069/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	39.667   35.070/*        0.677/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	40.080   35.070/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	40.078   35.070/*        0.272/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/TE    1
in_clk(R)->in_clk(R)	40.077   35.070/*        0.275/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/TE    1
in_clk(R)->in_clk(R)	40.088   35.070/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.088   35.070/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.080   35.071/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	40.282   35.071/*        0.073/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.080   35.071/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	40.087   35.071/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.080   35.071/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	40.080   35.071/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	40.080   35.071/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	40.078   35.071/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	40.078   35.071/*        0.275/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/TE    1
in_clk(R)->in_clk(R)	39.985   35.071/*        0.364/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.078   35.072/*        0.277/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	39.986   35.073/*        0.363/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	39.986   35.073/*        0.363/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.290   35.074/*        0.073/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.058   35.074/*        0.291/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	39.987   35.074/*        0.363/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.307   35.074/*        0.053/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[18]/D    1
in_clk(R)->in_clk(R)	39.985   35.074/*        0.364/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.062   35.074/*        0.288/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.064   35.074/*        0.286/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.061   35.074/*        0.290/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	39.688   35.075/*        0.668/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	40.267   35.075/*        0.083/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][29]/D    1
in_clk(R)->in_clk(R)	40.059   35.076/*        0.291/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.069   35.076/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.069   35.076/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.289   35.076/*        0.070/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[18]/D    1
in_clk(R)->in_clk(R)	40.069   35.076/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.061   35.076/*        0.290/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.157   */35.077        */0.198         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	40.157   */35.077        */0.198         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	40.189   */35.077        */0.171         top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.988   35.077/*        0.365/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.008   35.077/*        0.330/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/TE    1
in_clk(R)->in_clk(R)	40.008   35.077/*        0.330/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/TE    1
in_clk(R)->in_clk(R)	40.159   */35.077        */0.197         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	40.189   */35.077        */0.171         top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.189   */35.077        */0.171         top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.988   35.077/*        0.365/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.189   */35.077        */0.171         top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.062   35.077/*        0.290/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	39.989   35.077/*        0.365/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.159   */35.077        */0.197         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	40.159   */35.078        */0.197         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	40.069   35.078/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.189   */35.078        */0.171         top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.009   35.078/*        0.330/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/TE    1
in_clk(R)->in_clk(R)	40.159   */35.078        */0.197         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	39.988   35.078/*        0.364/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	39.987   35.078/*        0.364/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.190   */35.079        */0.171         top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.089   35.079/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.294   35.079/*        0.066/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.339   35.080/*        0.050/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.294   35.080/*        0.069/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[13]/D    1
in_clk(R)->in_clk(R)	40.289   35.080/*        0.070/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.283   35.081/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.103   35.082/*        0.274/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.062   35.082/*        0.289/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.106   35.082/*        0.273/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.173   35.082/*        0.201/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.106   35.083/*        0.273/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.106   35.083/*        0.273/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	39.709   35.083/*        0.647/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	40.105   35.084/*        0.273/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.100   35.085/*        0.260/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.272   35.085/*        0.079/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][18]/D    1
in_clk(R)->in_clk(R)	40.275   35.086/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27]/D    1
in_clk(R)->in_clk(R)	40.277   35.086/*        0.077/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][22]/D    1
in_clk(R)->in_clk(R)	40.092   35.086/*        0.267/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/TE    1
in_clk(R)->in_clk(R)	40.273   35.086/*        0.078/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][15]/D    1
in_clk(R)->in_clk(R)	40.092   35.086/*        0.267/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/TE    1
in_clk(R)->in_clk(R)	40.304   35.087/*        0.026/*         top_inst_core_region_i/data_mem/sp_ram_i_addr_MSB2_reg[1]/D    1
in_clk(R)->in_clk(R)	40.315   35.088/*        0.049/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.281   35.088/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.278   35.090/*        0.076/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][25]/D    1
in_clk(R)->in_clk(R)	40.069   35.090/*        0.286/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.234   */35.090        */0.131         top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/TE    1
in_clk(R)->in_clk(R)	39.678   35.090/*        0.648/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	40.279   35.091/*        0.076/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][23]/D    1
in_clk(R)->in_clk(R)	40.275   35.092/*        0.076/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][28]/D    1
in_clk(R)->in_clk(R)	39.704   35.092/*        0.652/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	40.299   35.094/*        0.065/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.269   35.095/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.027   35.096/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/TE    1
in_clk(R)->in_clk(R)	40.027   35.096/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/TE    1
in_clk(R)->in_clk(R)	40.027   35.096/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/TE    1
in_clk(R)->in_clk(R)	40.307   35.097/*        0.052/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[22]/D    1
in_clk(R)->in_clk(R)	40.278   35.098/*        0.074/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][26]/D    1
in_clk(R)->in_clk(R)	40.277   35.098/*        0.074/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][30]/D    1
in_clk(R)->in_clk(R)	40.296   35.098/*        0.057/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	39.654   35.099/*        0.689/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	40.301   35.099/*        0.062/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.277   35.101/*        0.073/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][31]/D    1
in_clk(R)->in_clk(R)	40.227   35.101/*        0.115/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.299   35.104/*        0.063/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.259   35.104/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	40.277   35.104/*        0.074/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.280   35.105/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.279   35.106/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.279   35.107/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.296   35.108/*        0.058/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21]/D    1
in_clk(R)->in_clk(R)	40.284   35.108/*        0.066/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.284   35.108/*        0.066/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.295   35.109/*        0.077/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.285   35.109/*        0.066/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.059   35.109/*        0.282/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/TE    1
in_clk(R)->in_clk(R)	40.278   35.109/*        0.073/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.262   35.110/*        0.078/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.062   35.110/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/TE    1
in_clk(R)->in_clk(R)	40.064   35.111/*        0.279/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/TE    1
in_clk(R)->in_clk(R)	40.059   35.112/*        0.282/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/TE    1
in_clk(R)->in_clk(R)	40.280   35.112/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.065   35.112/*        0.279/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/TE    1
in_clk(R)->in_clk(R)	40.282   35.113/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][9]/D    1
in_clk(R)->in_clk(R)	40.063   35.113/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/TE    1
in_clk(R)->in_clk(R)	40.283   35.113/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.066   35.113/*        0.279/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/TE    1
in_clk(R)->in_clk(R)	40.066   35.114/*        0.279/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/TE    1
in_clk(R)->in_clk(R)	40.289   35.114/*        0.074/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.066   35.114/*        0.279/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/TE    1
in_clk(R)->in_clk(R)	40.293   35.115/*        0.061/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][25]/D    1
in_clk(R)->in_clk(R)	40.262   35.115/*        0.079/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][20]/D    1
in_clk(R)->in_clk(R)	40.291   35.115/*        0.063/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.291   35.115/*        0.063/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.291   35.115/*        0.063/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.291   35.115/*        0.063/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.291   35.115/*        0.063/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.279   35.115/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	39.652   35.117/*        0.691/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	40.043   35.119/*        0.294/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/TE    1
in_clk(R)->in_clk(R)	40.043   35.119/*        0.294/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/TE    1
in_clk(R)->in_clk(R)	40.297   35.121/*        0.054/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.048   35.121/*        0.291/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/TE    1
in_clk(R)->in_clk(R)	40.048   35.121/*        0.291/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/TE    1
in_clk(R)->in_clk(R)	40.315   35.124/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.284   35.125/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	39.981   35.126/*        0.357/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	39.981   35.126/*        0.357/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.317   35.126/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.317   35.126/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	39.981   35.127/*        0.357/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	40.317   35.127/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.317   35.127/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.048   35.127/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/TE    1
in_clk(R)->in_clk(R)	40.317   35.127/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.049   35.128/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/TE    1
in_clk(R)->in_clk(R)	40.282   35.128/*        0.077/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.318   35.128/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[14]/RN    1
in_clk(R)->in_clk(R)	39.662   35.130/*        0.686/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	40.307   35.130/*        0.053/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[23]/D    1
in_clk(R)->in_clk(R)	39.554   35.130/*        0.802/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	40.080   35.131/*        0.272/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/TE    1
in_clk(R)->in_clk(R)	40.080   35.131/*        0.272/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/TE    1
in_clk(R)->in_clk(R)	40.049   35.131/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/TE    1
in_clk(R)->in_clk(R)	40.079   35.131/*        0.272/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/TE    1
in_clk(R)->in_clk(R)	40.080   35.131/*        0.272/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/TE    1
in_clk(R)->in_clk(R)	40.244   35.131/*        0.100/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][10]/D    1
in_clk(R)->in_clk(R)	40.052   35.133/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/TE    1
in_clk(R)->in_clk(R)	39.989   35.133/*        0.353/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	40.009   35.133/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	40.009   35.134/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	40.009   35.134/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	40.009   35.134/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	40.007   35.134/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	40.052   35.135/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/TE    1
in_clk(R)->in_clk(R)	40.007   35.135/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	39.988   35.135/*        0.353/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	39.988   35.135/*        0.353/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.052   35.135/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/TE    1
in_clk(R)->in_clk(R)	40.007   35.136/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	40.053   35.136/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/TE    1
in_clk(R)->in_clk(R)	39.635   35.136/*        0.672/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	40.056   35.136/*        0.289/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/TE    1
in_clk(R)->in_clk(R)	40.001   35.137/*        0.335/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/TE    1
in_clk(R)->in_clk(R)	40.060   35.137/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/TE    1
in_clk(R)->in_clk(R)	40.007   35.137/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	39.993   35.137/*        0.351/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	39.993   35.137/*        0.351/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	39.675   35.137/*        0.651/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	39.993   35.137/*        0.351/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	39.993   35.137/*        0.351/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	40.007   35.137/*        0.359/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	40.013   35.137/*        0.357/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	39.992   35.138/*        0.351/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.066   35.139/*        0.282/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/TE    1
in_clk(R)->in_clk(R)	40.066   35.139/*        0.282/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/TE    1
in_clk(R)->in_clk(R)	40.054   35.139/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/TE    1
in_clk(R)->in_clk(R)	39.999   35.139/*        0.341/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.066   35.139/*        0.282/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/TE    1
in_clk(R)->in_clk(R)	40.066   35.139/*        0.282/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/TE    1
in_clk(R)->in_clk(R)	40.104   35.140/*        0.246/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.313   35.141/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.313   35.141/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.313   35.141/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.313   35.141/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.001   35.141/*        0.341/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.312   35.141/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.077   35.141/*        0.292/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.077   35.142/*        0.292/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.094   35.142/*        0.264/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/TE    1
in_clk(R)->in_clk(R)	40.077   35.142/*        0.292/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.007   35.144/*        0.332/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/TE    1
in_clk(R)->in_clk(R)	40.314   35.144/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.659   35.144/*        0.689/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	40.005   35.144/*        0.338/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.007   35.146/*        0.338/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.007   35.146/*        0.338/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.011   35.147/*        0.330/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/TE    1
in_clk(R)->in_clk(R)	40.011   35.147/*        0.330/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/TE    1
in_clk(R)->in_clk(R)	40.011   35.147/*        0.330/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/TE    1
in_clk(R)->in_clk(R)	39.551   35.147/*        0.801/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	40.011   35.148/*        0.339/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.011   35.148/*        0.339/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	40.011   35.148/*        0.339/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	39.559   35.149/*        0.783/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	40.260   35.149/*        0.081/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.084   35.150/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.086   35.150/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.020   35.150/*        0.353/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TE    1
in_clk(R)->in_clk(R)	40.020   35.150/*        0.353/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	40.312   */35.151        */0.060         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.249   35.151/*        0.091/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	40.086   35.151/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.086   35.151/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.086   35.151/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.085   35.151/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.086   35.151/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.085   35.151/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.256   35.152/*        0.090/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.086   35.152/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.085   35.152/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.085   35.152/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.084   35.152/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.085   35.152/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	39.563   35.152/*        0.775/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	39.632   35.152/*        0.676/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	39.584   35.153/*        0.777/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	40.085   35.153/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	40.252   35.154/*        0.094/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][13]/D    1
in_clk(R)->in_clk(R)	40.019   35.156/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	40.019   35.156/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	40.019   35.156/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	40.016   35.156/*        0.331/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.284   35.157/*        0.076/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.032   35.157/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	40.019   35.157/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	40.019   35.157/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	40.032   35.157/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	40.020   35.158/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	40.020   35.158/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	40.032   35.158/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	40.020   35.158/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	40.071   35.158/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/TE    1
in_clk(R)->in_clk(R)	40.020   35.158/*        0.335/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	40.071   35.158/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/TE    1
in_clk(R)->in_clk(R)	40.032   35.158/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	40.032   35.159/*        0.347/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	40.019   35.159/*        0.331/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.011   35.159/*        0.340/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.018   35.159/*        0.331/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.331   35.160/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/SN    1
in_clk(R)->in_clk(R)	40.094   35.160/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.094   35.160/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.102   35.161/*        0.247/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.018   35.161/*        0.331/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.017   */35.162        */0.340         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	40.253   35.162/*        0.088/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.261   35.162/*        0.090/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][11]/D    1
in_clk(R)->in_clk(R)	39.982   35.163/*        0.359/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	39.982   35.163/*        0.359/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	39.982   35.163/*        0.359/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	39.680   35.163/*        0.671/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	40.028   35.164/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/TE    1
in_clk(R)->in_clk(R)	40.280   35.164/*        0.073/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	39.983   35.164/*        0.359/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.110   35.165/*        0.238/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	39.982   35.165/*        0.359/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	39.982   35.165/*        0.359/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.266   35.165/*        0.084/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][15]/D    1
in_clk(R)->in_clk(R)	40.029   35.166/*        0.321/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/TE    1
in_clk(R)->in_clk(R)	40.263   35.166/*        0.087/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.262   35.166/*        0.090/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][19]/D    1
in_clk(R)->in_clk(R)	39.713   35.167/*        0.643/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	40.255   35.167/*        0.088/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][8]/D    1
in_clk(R)->in_clk(R)	40.115   35.168/*        0.236/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.030   35.171/*        0.324/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.281   35.171/*        0.082/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.031   35.171/*        0.324/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.031   35.171/*        0.324/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.278   35.172/*        0.076/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.041   35.172/*        0.298/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.298   */35.172        */0.057         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.264   35.173/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	40.283   35.173/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	39.566   35.174/*        0.772/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	40.141   35.174/*        0.209/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.265   35.175/*        0.087/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][12]/D    1
in_clk(R)->in_clk(R)	40.258   35.176/*        0.087/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][17]/D    1
in_clk(R)->in_clk(R)	40.045   35.177/*        0.296/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.033   */35.177        */0.332         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.269   35.177/*        0.083/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.275   35.178/*        0.076/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.111   */35.178        */0.241         top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.111   */35.178        */0.241         top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.111   */35.179        */0.241         top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.262   35.179/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[2]/D    1
in_clk(R)->in_clk(R)	40.280   35.179/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.111   */35.179        */0.241         top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.257   35.180/*        0.108/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.112   */35.180        */0.241         top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.112   */35.180        */0.241         top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.295   35.180/*        0.058/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][24]/D    1
in_clk(R)->in_clk(R)	40.271   35.180/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.270   35.180/*        0.074/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	39.996   35.180/*        0.351/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.294   35.181/*        0.066/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22]/D    1
in_clk(R)->in_clk(R)	40.113   */35.181        */0.241         top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.267   35.181/*        0.083/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][7]/D    1
in_clk(R)->in_clk(R)	40.113   */35.181        */0.241         top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.995   35.181/*        0.351/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	39.677   35.181/*        0.675/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	39.995   35.182/*        0.351/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.042   35.182/*        0.293/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	40.042   35.182/*        0.293/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	40.042   35.183/*        0.293/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	40.039   */35.183        */0.327         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.270   35.184/*        0.076/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.280   35.184/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.267   35.185/*        0.073/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.278   35.185/*        0.072/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	39.988   35.186/*        0.349/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/TE    1
in_clk(R)->in_clk(R)	39.988   35.187/*        0.349/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/TE    1
in_clk(R)->in_clk(R)	39.988   35.188/*        0.349/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/TE    1
in_clk(R)->in_clk(R)	40.212   */35.188        */0.154         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	40.212   */35.188        */0.154         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	40.043   35.188/*        0.295/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	40.142   35.188/*        0.208/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.212   */35.188        */0.154         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	40.043   35.188/*        0.295/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	40.275   35.189/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.270   35.189/*        0.081/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.043   35.189/*        0.295/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	40.043   35.189/*        0.295/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	40.009   35.190/*        0.346/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.282   35.190/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.283   35.190/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.284   35.191/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.281   35.191/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.283   35.192/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.296   35.192/*        0.058/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	39.993   35.193/*        0.346/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/TE    1
in_clk(R)->in_clk(R)	39.993   35.193/*        0.346/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/TE    1
in_clk(R)->in_clk(R)	40.274   35.193/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.286   35.194/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.273   35.194/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.281   35.195/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	39.998   35.195/*        0.344/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/TE    1
in_clk(R)->in_clk(R)	40.006   35.195/*        0.345/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.006   35.196/*        0.345/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.232   35.196/*        0.127/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.050   35.196/*        0.291/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	40.274   35.197/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.055   35.197/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	40.282   35.197/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.223   */35.198        */0.150         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TE    1
in_clk(R)->in_clk(R)	40.056   35.198/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	40.284   35.199/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.054   35.199/*        0.289/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	39.614   35.199/*        0.705/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	40.280   35.199/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.059   35.200/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	40.050   35.201/*        0.291/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	40.281   35.201/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.060   35.201/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	40.060   35.201/*        0.286/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	40.282   35.201/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.277   35.202/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.053   35.202/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	40.312   35.202/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.050   35.202/*        0.291/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	39.598   35.202/*        0.721/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	40.050   35.203/*        0.291/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	40.314   35.203/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.314   35.203/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	40.314   35.204/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.284   35.204/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.284   35.204/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	39.612   35.204/*        0.721/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	39.629   35.205/*        0.704/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	40.218   */35.205        */0.136         top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.316   35.205/*        0.050/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.316   35.205/*        0.050/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.316   35.205/*        0.050/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/latched_full_s_reg/RN    1
in_clk(R)->in_clk(R)	40.316   35.205/*        0.050/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.284   35.207/*        0.066/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.010   35.208/*        0.336/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/TE    1
in_clk(R)->in_clk(R)	40.010   35.208/*        0.336/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/TE    1
in_clk(R)->in_clk(R)	40.010   35.208/*        0.336/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/TE    1
in_clk(R)->in_clk(R)	39.646   35.208/*        0.705/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	40.320   35.209/*        0.046/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.544   35.210/*        0.778/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	40.005   */35.211        */0.344         top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.006   */35.212        */0.344         top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.288   35.212/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.005   */35.212        */0.344         top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.006   */35.212        */0.344         top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.204   35.212/*        0.163/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	39.631   35.212/*        0.721/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	40.006   */35.213        */0.344         top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.250   35.213/*        0.103/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.006   */35.213        */0.344         top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.312   35.213/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.312   35.213/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/RN    1
in_clk(R)->in_clk(R)	40.006   */35.213        */0.344         top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.312   35.213/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	39.635   35.214/*        0.698/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	40.314   35.215/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.314   35.215/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.314   35.215/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.314   35.215/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.299   35.215/*        0.056/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][23]/D    1
in_clk(R)->in_clk(R)	40.314   35.215/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.315   35.216/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.315   35.216/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.315   35.216/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.016   35.216/*        0.334/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/TE    1
in_clk(R)->in_clk(R)	40.314   35.216/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.110   */35.217        */0.261         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.317   35.217/*        0.050/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_out_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.054   35.218/*        0.284/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/TE    1
in_clk(R)->in_clk(R)	40.054   35.218/*        0.284/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/TE    1
in_clk(R)->in_clk(R)	40.054   35.218/*        0.284/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/TE    1
in_clk(R)->in_clk(R)	40.286   35.223/*        0.059/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.229   35.223/*        0.136/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[31]/D    1
in_clk(R)->in_clk(R)	40.296   35.224/*        0.068/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.336   35.225/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[0]/SN    1
in_clk(R)->in_clk(R)	39.581   35.225/*        0.779/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	40.297   35.226/*        0.067/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.061   35.227/*        0.280/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/TE    1
in_clk(R)->in_clk(R)	40.061   35.227/*        0.280/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/TE    1
in_clk(R)->in_clk(R)	40.061   35.228/*        0.280/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/TE    1
in_clk(R)->in_clk(R)	40.085   35.228/*        0.274/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	40.060   35.228/*        0.280/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/TE    1
in_clk(R)->in_clk(R)	40.025   */35.228        */0.326         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.072   35.228/*        0.278/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	40.065   35.228/*        0.279/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/TE    1
in_clk(R)->in_clk(R)	40.065   35.228/*        0.279/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/TE    1
in_clk(R)->in_clk(R)	40.065   35.228/*        0.279/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/TE    1
in_clk(R)->in_clk(R)	39.624   35.228/*        0.695/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	40.066   35.230/*        0.278/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/TE    1
in_clk(R)->in_clk(R)	40.251   35.232/*        0.094/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.054   */35.234        */0.296         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.333   35.234/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/SN    1
in_clk(R)->in_clk(R)	39.626   35.237/*        0.716/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	40.040   35.238/*        0.301/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/TE    1
in_clk(R)->in_clk(R)	40.040   35.238/*        0.301/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/TE    1
in_clk(R)->in_clk(R)	40.080   35.240/*        0.285/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	39.643   35.240/*        0.699/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	40.286   35.243/*        0.074/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[15]/D    1
in_clk(R)->in_clk(R)	39.657   35.243/*        0.695/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	40.116   35.245/*        0.235/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.083   35.246/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/TE    1
in_clk(R)->in_clk(R)	40.082   35.247/*        0.270/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/TE    1
in_clk(R)->in_clk(R)	40.301   35.248/*        0.062/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.276   35.250/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][22]/D    1
in_clk(R)->in_clk(R)	39.576   35.250/*        0.766/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	40.050   */35.250        */0.299         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	39.649   35.252/*        0.693/*         top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	40.027   */35.256        */0.325         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.317   35.256/*        0.033/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.057   */35.258        */0.306         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.057   */35.258        */0.306         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	40.057   */35.258        */0.306         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.061   35.258/*        0.291/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/TE    1
in_clk(R)->in_clk(R)	40.062   35.260/*        0.289/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/TE    1
in_clk(R)->in_clk(R)	40.289   35.260/*        0.069/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.274   35.260/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][10]/D    1
in_clk(R)->in_clk(R)	40.271   35.261/*        0.072/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][8]/D    1
in_clk(R)->in_clk(R)	40.322   35.261/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.278   35.262/*        0.073/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][26]/D    1
in_clk(R)->in_clk(R)	40.182   35.262/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.324   35.262/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.324   35.263/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.325   35.263/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.325   35.263/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.325   35.263/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.325   35.263/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.325   35.263/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.324   35.263/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.324   35.263/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.324   35.263/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.271   35.264/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.124   35.265/*        0.225/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.266   35.267/*        0.085/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.281   35.268/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][30]/D    1
in_clk(R)->in_clk(R)	40.042   */35.268        */0.309         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.133   35.270/*        0.217/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.305   35.272/*        0.060/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.305   35.272/*        0.060/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.276   35.272/*        0.073/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][31]/D    1
in_clk(R)->in_clk(R)	40.306   35.273/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	40.305   35.273/*        0.060/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	40.284   35.273/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][28]/D    1
in_clk(R)->in_clk(R)	40.306   35.273/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	40.280   35.273/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][16]/D    1
in_clk(R)->in_clk(R)	40.271   35.274/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][17]/D    1
in_clk(R)->in_clk(R)	40.305   35.274/*        0.060/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	40.306   35.274/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	40.299   35.275/*        0.064/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/RN    1
in_clk(R)->in_clk(R)	40.277   35.275/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][9]/D    1
in_clk(R)->in_clk(R)	40.279   35.275/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.300   35.275/*        0.064/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/RN    1
in_clk(R)->in_clk(R)	40.300   35.275/*        0.064/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/RN    1
in_clk(R)->in_clk(R)	40.300   35.276/*        0.064/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/RN    1
in_clk(R)->in_clk(R)	40.280   35.277/*        0.072/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.281   35.277/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][14]/D    1
in_clk(R)->in_clk(R)	40.269   35.278/*        0.073/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.045   */35.278        */0.314         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.037   */35.279        */0.314         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	39.584   35.280/*        0.754/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	40.265   35.280/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.280   35.280/*        0.072/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.265   35.280/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.265   35.280/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.265   35.280/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.305   35.281/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/RN    1
in_clk(R)->in_clk(R)	40.305   35.281/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/RN    1
in_clk(R)->in_clk(R)	40.305   35.281/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/RN    1
in_clk(R)->in_clk(R)	40.304   35.281/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/RN    1
in_clk(R)->in_clk(R)	40.304   35.281/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/RN    1
in_clk(R)->in_clk(R)	40.305   35.282/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/RN    1
in_clk(R)->in_clk(R)	40.304   35.282/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/RN    1
in_clk(R)->in_clk(R)	40.304   35.282/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.305   35.282/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	40.304   35.282/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/RN    1
in_clk(R)->in_clk(R)	40.304   35.282/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.280   35.283/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][29]/D    1
in_clk(R)->in_clk(R)	40.306   35.283/*        0.060/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.316   35.284/*        0.049/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28]/D    1
in_clk(R)->in_clk(R)	40.112   */35.285        */0.238         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.270   35.288/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.282   35.288/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27]/D    1
in_clk(R)->in_clk(R)	40.023   */35.289        */0.327         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.289   35.289/*        0.071/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[15]/D    1
in_clk(R)->in_clk(R)	40.286   35.290/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][18]/D    1
in_clk(R)->in_clk(R)	40.087   */35.290        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.316   35.292/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/RN    1
in_clk(R)->in_clk(R)	40.316   35.292/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/RN    1
in_clk(R)->in_clk(R)	40.356   35.293/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.114   35.294/*        0.235/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.297   35.297/*        0.072/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	39.981   35.298/*        0.355/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/TE    1
in_clk(R)->in_clk(R)	39.982   35.299/*        0.355/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/TE    1
in_clk(R)->in_clk(R)	40.220   */35.300        */0.134         top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.036   35.302/*        0.303/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	40.036   35.302/*        0.303/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	39.987   35.302/*        0.352/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/TE    1
in_clk(R)->in_clk(R)	39.987   35.302/*        0.352/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/TE    1
in_clk(R)->in_clk(R)	40.053   */35.303        */0.296         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.022   */35.303        */0.326         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.041   35.307/*        0.300/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	40.041   35.307/*        0.300/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	39.991   35.307/*        0.350/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/TE    1
in_clk(R)->in_clk(R)	39.991   35.307/*        0.350/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/TE    1
in_clk(R)->in_clk(R)	39.590   35.307/*        0.749/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	39.991   35.307/*        0.350/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/TE    1
in_clk(R)->in_clk(R)	39.987   35.307/*        0.353/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/TE    1
in_clk(R)->in_clk(R)	40.296   35.310/*        0.057/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][24]/D    1
in_clk(R)->in_clk(R)	40.308   35.310/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.294   35.310/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.308   35.310/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.294   35.311/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.308   35.311/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.308   35.311/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.045   */35.312        */0.304         top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.308   35.312/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/RN    1
in_clk(R)->in_clk(R)	39.610   35.312/*        0.750/*         top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	40.292   35.313/*        0.068/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.306   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.307   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.307   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.307   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.307   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.307   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.307   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.307   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.306   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.307   35.316/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	39.999   35.317/*        0.347/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/TE    1
in_clk(R)->in_clk(R)	40.307   35.318/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.307   35.318/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.307   35.318/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.312   35.319/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.053   */35.319        */0.302         top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.053   */35.319        */0.302         top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.265   35.320/*        0.090/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.314   35.320/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.004   35.320/*        0.343/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/TE    1
in_clk(R)->in_clk(R)	40.314   35.320/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.314   35.320/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.314   35.322/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.317   35.323/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.317   35.323/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.090   */35.323        */0.261         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.043   35.324/*        0.294/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/TE    1
in_clk(R)->in_clk(R)	40.313   35.324/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.318   35.324/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.313   35.325/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.313   35.325/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.313   35.325/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.044   */35.325        */0.305         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.013   */35.325        */0.333         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.267   35.325/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.044   35.325/*        0.293/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/TE    1
in_clk(R)->in_clk(R)	40.044   35.326/*        0.293/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/TE    1
in_clk(R)->in_clk(R)	40.343   35.327/*        0.045/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.318   35.328/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.322   35.328/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.048   35.328/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/TE    1
in_clk(R)->in_clk(R)	40.048   35.328/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/TE    1
in_clk(R)->in_clk(R)	40.319   35.329/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.319   35.329/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.322   35.330/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.072   35.331/*        0.294/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	40.073   35.331/*        0.294/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.073   35.331/*        0.294/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.010   35.332/*        0.340/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/TE    1
in_clk(R)->in_clk(R)	40.048   35.332/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/TE    1
in_clk(R)->in_clk(R)	40.265   35.333/*        0.094/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.325   35.333/*        0.046/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.053   35.333/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/TE    1
in_clk(R)->in_clk(R)	40.319   35.334/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.049   35.334/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/TE    1
in_clk(R)->in_clk(R)	40.319   35.334/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.319   35.334/*        0.049/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.049   35.335/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/TE    1
in_clk(R)->in_clk(R)	40.086   */35.335        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.330   35.336/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.330   35.336/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.330   35.336/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.330   35.336/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.330   35.336/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.070   */35.336        */0.293         top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.320   35.337/*        0.051/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.330   35.337/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.318   35.337/*        0.053/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.320   35.337/*        0.050/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.322   35.337/*        0.048/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.071   */35.337        */0.293         top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.062   */35.337        */0.288         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.323   35.338/*        0.048/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.323   35.338/*        0.048/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.323   35.338/*        0.048/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.050   35.339/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/TE    1
in_clk(R)->in_clk(R)	40.323   35.339/*        0.048/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.050   35.341/*        0.291/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/TE    1
in_clk(R)->in_clk(R)	40.056   35.342/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/TE    1
in_clk(R)->in_clk(R)	40.056   35.342/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/TE    1
in_clk(R)->in_clk(R)	40.042   */35.343        */0.322         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.056   35.343/*        0.288/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/TE    1
in_clk(R)->in_clk(R)	40.043   */35.344        */0.321         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	40.043   */35.344        */0.321         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.054   35.344/*        0.290/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/TE    1
in_clk(R)->in_clk(R)	40.082   */35.345        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.066   35.346/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/TE    1
in_clk(R)->in_clk(R)	40.066   35.346/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/TE    1
in_clk(R)->in_clk(R)	40.067   35.346/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/TE    1
in_clk(R)->in_clk(R)	40.068   */35.346        */0.304         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.069   */35.347        */0.304         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_clk(R)->in_clk(R)	40.069   */35.347        */0.304         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	40.347   35.350/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.347   35.350/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.347   35.350/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.345   35.351/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.047   35.356/*        0.309/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.189   35.356/*        0.168/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.296   35.358/*        0.069/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	40.296   35.358/*        0.069/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	40.348   35.358/*        0.022/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.297   35.358/*        0.069/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	40.297   35.358/*        0.069/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	40.350   35.358/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.343   35.360/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.055   */35.361        */0.294         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.281   35.362/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][7]/D    1
in_clk(R)->in_clk(R)	40.270   35.362/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	40.301   35.363/*        0.067/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.268   35.363/*        0.097/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.268   35.363/*        0.097/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.268   35.363/*        0.097/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.268   35.363/*        0.097/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.268   35.363/*        0.097/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.071   35.364/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/TE    1
in_clk(R)->in_clk(R)	40.268   35.364/*        0.097/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/RN    1
in_clk(R)->in_clk(R)	40.072   35.364/*        0.281/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/TE    1
in_clk(R)->in_clk(R)	40.044   35.364/*        0.297/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.044   35.364/*        0.297/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.269   35.365/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.044   35.365/*        0.297/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.364   35.366/*        0.003/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.271   35.366/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.270   35.366/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.270   35.366/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.364   35.366/*        0.003/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.364   35.366/*        0.003/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.044   35.366/*        0.296/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.271   35.366/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.086   */35.368        */0.265         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.272   35.368/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.254   35.370/*        0.111/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.275   35.371/*        0.093/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.212   35.372/*        0.151/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	40.307   35.374/*        0.053/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.283   35.374/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][12]/D    1
in_clk(R)->in_clk(R)	40.334   */35.377        */0.043         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.053   */35.378        */0.295         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.060   35.379/*        0.289/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.201   35.379/*        0.159/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.257   35.380/*        0.108/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.061   35.380/*        0.289/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.063   35.381/*        0.287/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.277   35.383/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][13]/D    1
in_clk(R)->in_clk(R)	40.064   35.383/*        0.287/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.064   35.383/*        0.287/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.064   35.383/*        0.287/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.064   35.383/*        0.287/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.285   35.385/*        0.066/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	40.285   35.386/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][11]/D    1
in_clk(R)->in_clk(R)	40.288   35.386/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.288   35.387/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.057   35.387/*        0.288/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.079   35.391/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	40.079   35.391/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.079   35.391/*        0.288/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.273   35.392/*        0.094/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.032   */35.392        */0.324         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.273   35.393/*        0.094/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.273   35.393/*        0.094/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.273   35.393/*        0.094/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.065   35.393/*        0.285/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.069   35.393/*        0.284/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.274   35.394/*        0.094/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.274   35.394/*        0.094/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.069   35.394/*        0.284/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.069   35.395/*        0.284/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.386   35.397/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.386   35.397/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.382   35.397/*        0.006/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.386   35.397/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.386   35.397/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.277   35.397/*        0.093/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.385   35.398/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.386   35.398/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.277   35.398/*        0.093/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.277   35.398/*        0.090/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.385   35.398/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.385   35.398/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.385   35.398/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.068   35.398/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.385   35.398/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.385   35.398/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.384   35.399/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.384   35.399/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.068   35.399/*        0.283/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.300   35.399/*        0.046/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.070   35.400/*        0.291/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	40.313   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.313   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.314   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.314   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.314   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/RN    1
in_clk(R)->in_clk(R)	40.313   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.070   35.401/*        0.291/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	40.302   35.401/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.297   35.401/*        0.053/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.297   35.401/*        0.053/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.297   35.401/*        0.053/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.297   35.401/*        0.053/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.314   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/RN    1
in_clk(R)->in_clk(R)	40.070   35.401/*        0.291/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	40.083   35.401/*        0.277/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.314   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.314   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/RN    1
in_clk(R)->in_clk(R)	40.314   35.401/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/RN    1
in_clk(R)->in_clk(R)	40.070   35.401/*        0.291/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	40.302   35.401/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.083   35.401/*        0.277/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.314   35.402/*        0.038/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.302   35.402/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.303   35.402/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/CS_reg/RN    1
in_clk(R)->in_clk(R)	40.303   35.403/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.042   */35.403        */0.319         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.303   35.403/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.303   35.404/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.303   35.404/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.307   35.407/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.307   35.407/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.304   35.408/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.320   35.408/*        0.034/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.304   35.408/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.304   35.409/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.320   35.409/*        0.034/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.321   35.409/*        0.034/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.321   35.409/*        0.034/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.038   */35.409        */0.313         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.304   35.409/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.304   35.409/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.304   35.409/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.304   35.409/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.313   35.410/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.304   35.410/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.315   35.410/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.315   35.410/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.315   35.410/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.304   35.410/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.315   35.410/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.315   35.410/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.191   35.411/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.061   */35.412        */0.289         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.040   */35.414        */0.316         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.040   */35.414        */0.316         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.196   35.420/*        0.168/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	40.292   35.421/*        0.068/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	40.092   35.422/*        0.280/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	40.091   35.422/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.093   35.422/*        0.280/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	40.093   35.422/*        0.280/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	40.091   35.422/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	40.093   35.423/*        0.280/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	40.091   35.423/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	40.091   35.423/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	40.091   35.423/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	40.039   */35.423        */0.323         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.039   */35.423        */0.323         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.091   35.424/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	40.018   */35.429        */0.334         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.087   */35.430        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.331   35.430/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.061   */35.432        */0.301         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.333   35.432/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.330   35.433/*        0.032/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.074   */35.434        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.310   35.434/*        0.051/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.333   35.434/*        0.029/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.335   35.434/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.335   35.434/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.335   35.435/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.106   35.435/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	40.105   35.435/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	40.105   35.436/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	40.105   35.436/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	40.105   35.436/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	40.351   35.439/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/RN    1
in_clk(R)->in_clk(R)	40.351   35.439/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/RN    1
in_clk(R)->in_clk(R)	40.040   */35.440        */0.317         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.040   */35.440        */0.317         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.086   */35.441        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.337   35.443/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.337   35.443/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.069   35.443/*        0.292/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.069   35.443/*        0.292/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.069   35.443/*        0.292/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	40.069   35.444/*        0.292/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.069   35.444/*        0.292/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.271   35.444/*        0.079/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.039   35.445/*        0.302/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/TE    1
in_clk(R)->in_clk(R)	40.070   35.445/*        0.291/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.335   */35.447        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.288   35.447/*        0.067/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.221   35.448/*        0.152/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	40.032   */35.450        */0.319         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.021   */35.450        */0.340         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.091   */35.450        */0.281         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.091   */35.450        */0.281         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.450        */0.319         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.022   */35.450        */0.340         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.040   */35.451        */0.322         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.348   35.452/*        0.021/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.349   35.453/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.349   35.453/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.349   35.453/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.082   */35.455        */0.268         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.249   */35.463        */0.101         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	39.945   35.464/*        0.398/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	39.945   35.464/*        0.398/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	40.092   35.464/*        0.280/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.089   35.464/*        0.279/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.089   35.464/*        0.279/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.092   35.464/*        0.280/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.092   35.464/*        0.280/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.090   35.465/*        0.279/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.059   35.465/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/TE    1
in_clk(R)->in_clk(R)	39.945   35.465/*        0.398/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	40.092   35.465/*        0.280/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.090   35.465/*        0.279/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.090   35.465/*        0.279/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.296   35.465/*        0.074/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.092   35.466/*        0.280/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.060   35.466/*        0.292/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/TE    1
in_clk(R)->in_clk(R)	39.958   */35.467        */0.386         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.272   35.467/*        0.079/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[3]/D    1
in_clk(R)->in_clk(R)	40.061   35.467/*        0.289/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/TE    1
in_clk(R)->in_clk(R)	40.311   35.469/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.311   35.469/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.311   35.469/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	40.271   35.470/*        0.080/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[2]/D    1
in_clk(R)->in_clk(R)	40.312   35.470/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	40.312   35.470/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	40.313   35.471/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.313   35.471/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.314   35.471/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.091   */35.471        */0.260         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.314   35.471/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.314   35.472/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.314   35.472/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.314   35.472/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.314   35.472/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.314   35.472/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.314   35.472/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.087   */35.473        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.317   35.474/*        0.050/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	39.953   */35.475        */0.391         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.105   35.476/*        0.274/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.105   35.477/*        0.274/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.105   35.477/*        0.274/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.104   35.477/*        0.274/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.029   */35.477        */0.330         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.003   35.478/*        0.338/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	40.082   */35.478        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.003   35.478/*        0.338/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.313   35.478/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.313   35.478/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.025   */35.480        */0.332         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.025   */35.480        */0.332         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.005   35.480/*        0.338/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.271   35.480/*        0.078/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[5]/D    1
in_clk(R)->in_clk(R)	40.005   35.480/*        0.338/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.244   35.483/*        0.106/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.244   35.483/*        0.106/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.244   35.483/*        0.106/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.244   35.483/*        0.106/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.244   35.483/*        0.106/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.379   35.483/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.046   */35.484        */0.317         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.379   35.484/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.036   */35.484        */0.326         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.047   */35.484        */0.317         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.041   */35.486        */0.310         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.041   */35.486        */0.310         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.015   35.489/*        0.335/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.015   35.489/*        0.335/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.015   35.489/*        0.335/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.324   35.490/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.139   35.490/*        0.218/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.251   35.490/*        0.102/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.251   35.490/*        0.102/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.251   35.490/*        0.102/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.251   35.490/*        0.102/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.015   35.490/*        0.333/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.015   35.490/*        0.333/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.015   35.491/*        0.333/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.325   35.491/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.325   35.492/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.312   35.492/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.289   35.492/*        0.070/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.326   35.493/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.313   35.494/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.018   35.494/*        0.332/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.313   35.494/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.313   35.494/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.018   35.495/*        0.332/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.328   35.496/*        0.061/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.316   35.497/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.296   35.497/*        0.067/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.303   35.498/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.304   35.499/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.304   35.499/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.304   35.499/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.304   35.500/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	39.982   35.500/*        0.379/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	40.304   35.501/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	39.981   35.501/*        0.379/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	40.304   35.501/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	39.982   35.501/*        0.379/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	39.982   35.501/*        0.379/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TE    1
in_clk(R)->in_clk(R)	39.982   35.501/*        0.379/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	39.993   */35.502        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.304   35.502/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	39.994   */35.502        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/TI    1
in_clk(R)->in_clk(R)	40.152   35.502/*        0.211/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	39.994   */35.502        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/TI    1
in_clk(R)->in_clk(R)	40.304   35.503/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	39.994   */35.503        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/TI    1
in_clk(R)->in_clk(R)	39.994   */35.503        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/TI    1
in_clk(R)->in_clk(R)	39.994   */35.503        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/TI    1
in_clk(R)->in_clk(R)	40.309   35.504/*        0.060/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.177   35.505/*        0.178/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.301   35.505/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.177   35.505/*        0.178/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.305   35.505/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/RN    1
in_clk(R)->in_clk(R)	40.301   35.506/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.301   35.506/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.301   35.506/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.301   35.506/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.301   35.506/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.301   35.506/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.301   35.506/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.301   35.506/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.301   35.506/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	39.946   35.508/*        0.396/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.000   */35.509        */0.343         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/TI    1
in_clk(R)->in_clk(R)	40.305   35.509/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/RN    1
in_clk(R)->in_clk(R)	40.305   35.510/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.305   35.510/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.001   */35.511        */0.343         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.241   35.511/*        0.109/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[0]/D    1
in_clk(R)->in_clk(R)	40.001   */35.511        */0.343         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.315   35.512/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	39.990   */35.512        */0.351         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/TI    1
in_clk(R)->in_clk(R)	39.990   */35.512        */0.351         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/TI    1
in_clk(R)->in_clk(R)	39.990   */35.512        */0.351         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/TI    1
in_clk(R)->in_clk(R)	39.990   */35.512        */0.351         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/TI    1
in_clk(R)->in_clk(R)	39.990   */35.512        */0.351         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/TI    1
in_clk(R)->in_clk(R)	40.315   35.512/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.315   35.512/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/RN    1
in_clk(R)->in_clk(R)	40.315   35.512/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.315   35.512/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/RN    1
in_clk(R)->in_clk(R)	40.313   35.512/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/RN    1
in_clk(R)->in_clk(R)	39.960   */35.513        */0.377         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.006   */35.514        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	40.310   35.515/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.314   35.515/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.350   35.515/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.350   35.515/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/RN    1
in_clk(R)->in_clk(R)	40.350   35.515/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.350   35.515/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.350   35.515/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/RN    1
in_clk(R)->in_clk(R)	40.350   35.515/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/RN    1
in_clk(R)->in_clk(R)	40.350   35.515/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/RN    1
in_clk(R)->in_clk(R)	40.350   35.515/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/RN    1
in_clk(R)->in_clk(R)	40.314   35.515/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/RN    1
in_clk(R)->in_clk(R)	40.350   35.516/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/RN    1
in_clk(R)->in_clk(R)	40.314   35.516/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/RN    1
in_clk(R)->in_clk(R)	40.310   35.516/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	39.995   */35.518        */0.349         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	39.995   */35.518        */0.349         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	39.997   */35.519        */0.348         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	39.997   */35.519        */0.348         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/TI    1
in_clk(R)->in_clk(R)	40.042   */35.520        */0.319         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.043   */35.520        */0.319         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.088   35.520/*        0.269/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.282   35.521/*        0.081/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.283   35.522/*        0.079/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.002   35.522/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	40.283   35.522/*        0.079/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.002   35.522/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TE    1
in_clk(R)->in_clk(R)	40.002   35.523/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	40.002   35.523/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	40.002   35.524/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	40.021   */35.524        */0.333         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.005   35.525/*        0.366/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	40.005   35.526/*        0.366/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	40.005   35.526/*        0.366/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	40.005   35.526/*        0.366/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	40.005   35.526/*        0.366/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	40.090   */35.527        */0.258         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.039   */35.527        */0.322         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.039   */35.527        */0.322         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	39.937   */35.529        */0.401         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.529        */0.325         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.049   */35.530        */0.313         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.049   */35.530        */0.313         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.045   */35.530        */0.311         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.045   */35.530        */0.311         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.185   35.531/*        0.169/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.364   35.531/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.101   35.533/*        0.262/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.188   35.533/*        0.168/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.035   */35.538        */0.326         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.165   35.538/*        0.186/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.224   35.538/*        0.137/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.284   35.539/*        0.076/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	40.307   35.542/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.307   35.542/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.312   35.542/*        0.059/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.046   */35.543        */0.317         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.307   35.543/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	40.307   35.543/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.308   35.543/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	40.308   35.543/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	40.308   35.543/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	40.307   35.543/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.308   35.543/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	40.308   35.543/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.307   35.543/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	40.307   35.544/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.307   35.544/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.048   */35.544        */0.314         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.048   */35.544        */0.314         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.307   35.544/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.307   35.544/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	39.947   */35.545        */0.397         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	39.983   35.545/*        0.377/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	40.195   35.545/*        0.162/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.171   35.545/*        0.183/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	39.983   35.545/*        0.377/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	40.187   35.546/*        0.163/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.188   35.546/*        0.163/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	39.993   */35.546        */0.366         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	39.984   35.546/*        0.377/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	40.034   */35.547        */0.329         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.034   */35.547        */0.329         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.025   */35.547        */0.332         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.313   35.548/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.312   35.549/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.312   35.549/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.019   */35.549        */0.335         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.019   */35.549        */0.335         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.037   35.550/*        0.305/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.251   35.551/*        0.121/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_clk(R)->in_clk(R)	40.288   35.555/*        0.069/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[3]/D    1
in_clk(R)->in_clk(R)	40.025   */35.556        */0.329         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.025   */35.556        */0.329         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.003   */35.556        */0.334         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.042   */35.556        */0.319         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.042   */35.556        */0.319         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.054   */35.557        */0.309         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.054   */35.557        */0.309         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.208   35.558/*        0.156/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	39.959   */35.558        */0.388         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.005   */35.558        */0.339         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/TI    1
in_clk(R)->in_clk(R)	40.005   */35.558        */0.339         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.007   */35.560        */0.338         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/TI    1
in_clk(R)->in_clk(R)	40.007   */35.560        */0.338         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/TI    1
in_clk(R)->in_clk(R)	40.007   */35.560        */0.338         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/TI    1
in_clk(R)->in_clk(R)	40.085   */35.561        */0.271         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	39.949   */35.561        */0.389         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.059   */35.564        */0.303         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.076   */35.564        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.059   */35.564        */0.303         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.290   35.565/*        0.056/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.290   35.565/*        0.056/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.290   35.565/*        0.056/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.159   35.565/*        0.198/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.290   35.565/*        0.056/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.290   35.566/*        0.056/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.290   35.566/*        0.056/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.003   35.566/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.003   35.567/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.003   35.567/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.006   35.568/*        0.365/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.006   35.568/*        0.366/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.005   35.568/*        0.365/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.003   35.568/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	40.003   35.568/*        0.367/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.007   35.568/*        0.366/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.007   35.569/*        0.365/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.007   35.569/*        0.365/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.143   35.569/*        0.220/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.007   35.569/*        0.365/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.365   35.569/*        -0.000/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.365   35.569/*        -0.000/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.365   35.569/*        -0.000/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.365   35.569/*        -0.000/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.331   35.569/*        0.055/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.365   35.569/*        -0.000/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.007   35.570/*        0.365/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.331   35.571/*        0.055/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.055   */35.571        */0.309         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	39.980   */35.572        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/TI    1
in_clk(R)->in_clk(R)	39.981   */35.572        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/TI    1
in_clk(R)->in_clk(R)	39.981   */35.572        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/TI    1
in_clk(R)->in_clk(R)	39.981   */35.573        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.281   */35.573        */0.074         top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[1]/D    1
in_clk(R)->in_clk(R)	39.981   */35.573        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	40.168   35.573/*        0.194/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.254   35.573/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.254   35.573/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.254   35.573/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.097   */35.574        */0.265         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.254   35.574/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.254   35.574/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.254   35.574/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/RN    1
in_clk(R)->in_clk(R)	39.950   */35.574        */0.388         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.256   35.576/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.256   35.576/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.256   35.576/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.313   35.576/*        0.062/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	39.965   */35.576        */0.378         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.256   35.577/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.270   35.577/*        0.078/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[6]/D    1
in_clk(R)->in_clk(R)	40.256   35.577/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[17]/RN    1
in_clk(R)->in_clk(R)	40.087   */35.577        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.256   35.578/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[13]/RN    1
in_clk(R)->in_clk(R)	39.979   */35.578        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	40.040   */35.579        */0.318         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.166   35.579/*        0.185/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.185   35.579/*        0.169/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.185   35.580/*        0.169/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	39.983   */35.580        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.261   35.580/*        0.108/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.259   35.581/*        0.111/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[12]/RN    1
in_clk(R)->in_clk(R)	39.966   */35.581        */0.375         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	39.984   */35.581        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/TI    1
in_clk(R)->in_clk(R)	39.984   */35.581        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/TI    1
in_clk(R)->in_clk(R)	39.985   */35.582        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/TI    1
in_clk(R)->in_clk(R)	39.984   */35.582        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/TI    1
in_clk(R)->in_clk(R)	40.150   35.582/*        0.206/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	39.985   */35.582        */0.357         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/TI    1
in_clk(R)->in_clk(R)	39.991   */35.582        */0.352         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/TI    1
in_clk(R)->in_clk(R)	40.301   35.582/*        0.062/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.262   35.582/*        0.107/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.262   35.583/*        0.107/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.296   35.583/*        0.065/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/RN    1
in_clk(R)->in_clk(R)	40.263   35.583/*        0.107/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.031   */35.584        */0.319         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.584        */0.319         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.584        */0.319         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.584        */0.319         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.584        */0.319         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.584        */0.319         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.584        */0.319         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/TI    1
in_clk(R)->in_clk(R)	39.955   */35.584        */0.383         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.298   35.584/*        0.065/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/RN    1
in_clk(R)->in_clk(R)	40.031   */35.584        */0.319         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.584        */0.319         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.073   35.585/*        0.288/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	39.993   */35.585        */0.351         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	40.073   35.585/*        0.288/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	40.073   35.586/*        0.288/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.065   */35.586        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.070   */35.586        */0.302         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	40.065   */35.586        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	39.995   */35.586        */0.350         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/TI    1
in_clk(R)->in_clk(R)	39.995   */35.586        */0.350         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/TI    1
in_clk(R)->in_clk(R)	40.065   */35.586        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.172   35.586/*        0.181/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	39.972   */35.586        */0.381         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.073   35.587/*        0.288/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.070   */35.587        */0.302         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	39.988   */35.587        */0.351         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.029   */35.587        */0.325         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.048   */35.587        */0.314         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.065   */35.588        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	39.990   */35.588        */0.353         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	39.991   */35.588        */0.353         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	39.991   */35.588        */0.353         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/TI    1
in_clk(R)->in_clk(R)	39.989   */35.589        */0.351         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.589        */0.322         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.589        */0.322         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.589        */0.322         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.589        */0.322         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/TI    1
in_clk(R)->in_clk(R)	40.037   */35.590        */0.322         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.000   */35.592        */0.340         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.305   35.592/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/RN    1
in_clk(R)->in_clk(R)	40.306   35.592/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/RN    1
in_clk(R)->in_clk(R)	40.305   35.592/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/RN    1
in_clk(R)->in_clk(R)	40.306   35.593/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/RN    1
in_clk(R)->in_clk(R)	40.306   35.593/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/RN    1
in_clk(R)->in_clk(R)	40.306   35.593/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/RN    1
in_clk(R)->in_clk(R)	40.306   35.593/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/RN    1
in_clk(R)->in_clk(R)	40.181   35.593/*        0.174/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.306   35.593/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/RN    1
in_clk(R)->in_clk(R)	40.034   */35.593        */0.320         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.594        */0.340         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.163   35.595/*        0.200/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	39.974   */35.596        */0.371         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.170   35.597/*        0.209/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.310   35.597/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/RN    1
in_clk(R)->in_clk(R)	40.174   35.599/*        0.183/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.174   35.599/*        0.183/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.046   */35.599        */0.318         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.046   */35.599        */0.318         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.169   35.600/*        0.185/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.313   35.600/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/RN    1
in_clk(R)->in_clk(R)	40.293   35.600/*        0.064/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.314   35.600/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/RN    1
in_clk(R)->in_clk(R)	40.314   35.601/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/RN    1
in_clk(R)->in_clk(R)	40.314   35.601/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/RN    1
in_clk(R)->in_clk(R)	39.986   */35.601        */0.352         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	39.986   */35.601        */0.352         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.193   35.601/*        0.164/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.171   35.602/*        0.184/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.003   */35.602        */0.344         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/TI    1
in_clk(R)->in_clk(R)	40.003   */35.602        */0.344         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/TI    1
in_clk(R)->in_clk(R)	40.003   */35.602        */0.344         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.315   35.602/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/RN    1
in_clk(R)->in_clk(R)	40.315   35.602/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.003   */35.602        */0.344         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.004   */35.602        */0.344         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/TI    1
in_clk(R)->in_clk(R)	40.315   35.602/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/RN    1
in_clk(R)->in_clk(R)	40.004   */35.602        */0.344         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/TI    1
in_clk(R)->in_clk(R)	40.004   */35.602        */0.344         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/TI    1
in_clk(R)->in_clk(R)	40.040   */35.602        */0.314         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.095   */35.603        */0.255         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	39.992   */35.603        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/TI    1
in_clk(R)->in_clk(R)	39.992   */35.604        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.193   35.604/*        0.170/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.181   35.604/*        0.170/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	39.993   */35.604        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	40.278   */35.605        */0.074         top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[2]/D    1
in_clk(R)->in_clk(R)	39.993   */35.605        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/TI    1
in_clk(R)->in_clk(R)	39.993   */35.605        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/TI    1
in_clk(R)->in_clk(R)	39.993   */35.605        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	39.993   */35.605        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/TI    1
in_clk(R)->in_clk(R)	39.993   */35.605        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/TI    1
in_clk(R)->in_clk(R)	39.994   */35.605        */0.343         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	39.994   */35.605        */0.343         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/TI    1
in_clk(R)->in_clk(R)	39.993   */35.605        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/TI    1
in_clk(R)->in_clk(R)	39.994   */35.605        */0.343         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/TI    1
in_clk(R)->in_clk(R)	39.994   */35.605        */0.343         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/TI    1
in_clk(R)->in_clk(R)	39.994   */35.605        */0.343         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/TI    1
in_clk(R)->in_clk(R)	39.994   */35.605        */0.343         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/TI    1
in_clk(R)->in_clk(R)	40.266   35.606/*        0.051/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.330   35.606/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.330   35.606/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.330   35.606/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.330   35.606/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.049   */35.607        */0.314         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.096   35.607/*        0.277/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.095   35.607/*        0.277/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.096   35.607/*        0.277/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.056   */35.607        */0.309         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.095   35.607/*        0.277/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.056   */35.607        */0.309         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.095   35.607/*        0.277/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	39.993   */35.608        */0.348         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/TI    1
in_clk(R)->in_clk(R)	40.094   35.608/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	39.993   */35.608        */0.348         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	39.998   */35.609        */0.344         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.187   35.612/*        0.167/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.053   */35.613        */0.309         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.206   35.614/*        0.157/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.267   35.614/*        0.083/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[4]/D    1
in_clk(R)->in_clk(R)	40.053   */35.616        */0.307         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.291   35.616/*        0.070/*         top_inst_peripherals_i/apb_uart_i/iCharTimeout_reg/D    1
in_clk(R)->in_clk(R)	40.042   */35.616        */0.330         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.043   */35.616        */0.330         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	40.043   */35.616        */0.330         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.025   */35.617        */0.334         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.020   */35.617        */0.338         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	39.979   */35.617        */0.364         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.004   */35.618        */0.334         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/TI    1
in_clk(R)->in_clk(R)	40.108   35.619/*        0.270/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.059   */35.619        */0.302         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	40.108   35.619/*        0.270/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.108   35.619/*        0.270/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.108   35.619/*        0.270/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.109   35.619/*        0.270/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.108   35.620/*        0.270/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.009   */35.620        */0.335         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/TI    1
in_clk(R)->in_clk(R)	40.009   */35.620        */0.335         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.010   */35.621        */0.335         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.010   */35.621        */0.335         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.086   */35.622        */0.263         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.624        */0.336         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.624        */0.336         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/TI    1
in_clk(R)->in_clk(R)	40.009   */35.624        */0.332         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.009   */35.624        */0.332         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/TI    1
in_clk(R)->in_clk(R)	40.009   */35.624        */0.332         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.009   */35.624        */0.332         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/TI    1
in_clk(R)->in_clk(R)	40.009   */35.624        */0.332         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/TI    1
in_clk(R)->in_clk(R)	40.009   */35.624        */0.332         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/TI    1
in_clk(R)->in_clk(R)	40.009   */35.624        */0.332         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.625        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.625        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/TI    1
in_clk(R)->in_clk(R)	40.065   */35.625        */0.299         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.625        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.625        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/TI    1
in_clk(R)->in_clk(R)	40.306   35.626/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.001   */35.626        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.307   35.626/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/RN    1
in_clk(R)->in_clk(R)	40.307   35.626/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	40.307   35.626/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/RN    1
in_clk(R)->in_clk(R)	40.307   35.626/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/RN    1
in_clk(R)->in_clk(R)	40.306   35.626/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	39.998   */35.627        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/TI    1
in_clk(R)->in_clk(R)	39.998   */35.627        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/TI    1
in_clk(R)->in_clk(R)	39.998   */35.628        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	39.998   */35.628        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	39.998   */35.628        */0.340         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.004   */35.628        */0.339         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/TI    1
in_clk(R)->in_clk(R)	40.309   35.628/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.005   */35.629        */0.339         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/TI    1
in_clk(R)->in_clk(R)	40.005   */35.629        */0.339         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/TI    1
in_clk(R)->in_clk(R)	40.005   */35.629        */0.339         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.015   */35.629        */0.338         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/TI    1
in_clk(R)->in_clk(R)	40.015   */35.629        */0.338         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/TI    1
in_clk(R)->in_clk(R)	40.015   */35.629        */0.338         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/TI    1
in_clk(R)->in_clk(R)	40.015   */35.630        */0.338         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/TI    1
in_clk(R)->in_clk(R)	40.015   */35.630        */0.338         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/TI    1
in_clk(R)->in_clk(R)	40.311   35.630/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.311   35.630/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.311   35.632/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.311   35.632/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/RN    1
in_clk(R)->in_clk(R)	40.311   35.632/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/RN    1
in_clk(R)->in_clk(R)	40.311   35.632/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.311   35.632/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.005   */35.634        */0.336         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/TI    1
in_clk(R)->in_clk(R)	40.042   */35.634        */0.298         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.058   35.635/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.058   35.635/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.059   35.635/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.059   35.635/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.059   35.636/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.059   35.636/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.043   */35.636        */0.298         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/TI    1
in_clk(R)->in_clk(R)	40.043   */35.636        */0.298         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	40.057   35.636/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.044   */35.636        */0.298         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.293   35.637/*        0.070/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.008   */35.637        */0.335         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/TI    1
in_clk(R)->in_clk(R)	40.008   */35.637        */0.335         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/TI    1
in_clk(R)->in_clk(R)	40.008   */35.637        */0.335         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/TI    1
in_clk(R)->in_clk(R)	40.023   */35.638        */0.325         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/TI    1
in_clk(R)->in_clk(R)	40.061   35.638/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.061   35.638/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.059   35.638/*        0.296/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.061   35.638/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.061   35.639/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.059   35.639/*        0.296/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.061   35.639/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.059   35.639/*        0.296/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.060   35.639/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.017   */35.639        */0.328         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.059   35.639/*        0.296/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	40.017   */35.639        */0.328         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/TI    1
in_clk(R)->in_clk(R)	40.017   */35.639        */0.328         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.017   */35.639        */0.328         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.017   */35.639        */0.328         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.061   35.640/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.017   */35.640        */0.328         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/TI    1
in_clk(R)->in_clk(R)	40.018   */35.640        */0.328         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/TI    1
in_clk(R)->in_clk(R)	40.018   */35.640        */0.328         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/TI    1
in_clk(R)->in_clk(R)	40.059   35.640/*        0.296/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.025   */35.640        */0.322         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.061   35.640/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	39.955   */35.641        */0.386         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.081   */35.641        */0.291         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.041   35.643/*        0.301/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.041   35.643/*        0.301/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.041   35.643/*        0.301/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.006   */35.644        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/TI    1
in_clk(R)->in_clk(R)	40.006   */35.644        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.325   35.644/*        0.048/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.325   35.645/*        0.048/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.219   35.645/*        0.156/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.007   */35.645        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.007   */35.645        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/TI    1
in_clk(R)->in_clk(R)	40.030   */35.645        */0.329         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.007   */35.645        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/TI    1
in_clk(R)->in_clk(R)	40.007   */35.645        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/TI    1
in_clk(R)->in_clk(R)	40.007   */35.645        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/TI    1
in_clk(R)->in_clk(R)	40.091   */35.645        */0.257         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.007   */35.646        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/TI    1
in_clk(R)->in_clk(R)	40.202   */35.647        */0.149         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.202   */35.647        */0.149         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.023   */35.648        */0.330         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.329   35.648/*        0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[1]/SN    1
in_clk(R)->in_clk(R)	39.956   */35.649        */0.386         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.649        */0.290         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/TI    1
in_clk(R)->in_clk(R)	40.057   */35.649        */0.290         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/TI    1
in_clk(R)->in_clk(R)	40.057   */35.649        */0.290         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/TI    1
in_clk(R)->in_clk(R)	40.057   */35.649        */0.290         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/TI    1
in_clk(R)->in_clk(R)	40.181   35.650/*        0.177/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.182   35.650/*        0.177/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.226   35.653/*        0.153/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.093   */35.654        */0.256         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.061   */35.654        */0.288         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/TI    1
in_clk(R)->in_clk(R)	40.317   35.655/*        0.044/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.181   35.658/*        0.176/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.181   35.659/*        0.176/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.169   35.660/*        0.185/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.022   */35.660        */0.321         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.022   */35.660        */0.321         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.162   35.663/*        0.191/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.162   35.664/*        0.191/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.074   */35.666        */0.280         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.293   35.667/*        0.067/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	40.187   35.667/*        0.170/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.176   35.667/*        0.181/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.188   35.667/*        0.170/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.331   35.670/*        0.035/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.332   35.670/*        0.035/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.179   35.670/*        0.161/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.332   35.670/*        0.035/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.332   35.670/*        0.035/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.332   35.670/*        0.035/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.332   35.670/*        0.035/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.332   35.670/*        0.035/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.331   35.671/*        0.035/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.002   */35.671        */0.339         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.042   */35.671        */0.317         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.081   */35.674        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.257   35.675/*        0.060/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.258   35.675/*        0.060/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.257   35.675/*        0.060/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.293   35.675/*        0.071/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	40.293   35.675/*        0.071/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/RN    1
in_clk(R)->in_clk(R)	39.991   */35.676        */0.347         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.076   35.676/*        0.284/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.076   35.676/*        0.284/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.324   35.676/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.077   35.677/*        0.283/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	40.077   35.677/*        0.283/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	40.077   35.678/*        0.283/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.077   35.679/*        0.283/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	40.187   35.679/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/TI    1
in_clk(R)->in_clk(R)	40.296   35.679/*        0.070/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/RN    1
in_clk(R)->in_clk(R)	40.297   35.680/*        0.070/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/RN    1
in_clk(R)->in_clk(R)	40.190   35.680/*        0.164/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.173   35.680/*        0.177/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.174   35.680/*        0.177/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.195   35.682/*        0.159/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/TI    1
in_clk(R)->in_clk(R)	39.983   */35.682        */0.368         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.193   35.682/*        0.163/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	39.986   */35.683        */0.366         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.067   */35.684        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	40.294   35.684/*        0.066/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[16]/D    1
in_clk(R)->in_clk(R)	39.992   */35.685        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	39.992   */35.685        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	39.992   */35.685        */0.346         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/TI    1
in_clk(R)->in_clk(R)	40.068   */35.685        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.183   35.685/*        0.174/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.348   35.686/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.348   35.686/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.348   35.686/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.184   35.686/*        0.174/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.002   */35.687        */0.342         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	40.002   */35.687        */0.342         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.002   */35.687        */0.342         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/TI    1
in_clk(R)->in_clk(R)	40.348   35.687/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.002   */35.687        */0.342         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/TI    1
in_clk(R)->in_clk(R)	40.002   */35.687        */0.342         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/TI    1
in_clk(R)->in_clk(R)	40.096   */35.688        */0.276         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.002   */35.688        */0.342         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.306   35.688/*        0.066/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/RN    1
in_clk(R)->in_clk(R)	40.306   35.688/*        0.066/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/RN    1
in_clk(R)->in_clk(R)	40.096   */35.689        */0.276         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	40.077   */35.690        */0.290         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	40.284   35.690/*        0.076/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.292   35.690/*        0.067/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[17]/D    1
in_clk(R)->in_clk(R)	39.999   */35.692        */0.342         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.302   35.692/*        0.033/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.014   */35.693        */0.330         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.166   35.694/*        0.187/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.209   35.694/*        0.152/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.304   35.694/*        0.030/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.305   35.695/*        0.030/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.002   */35.695        */0.341         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/TI    1
in_clk(R)->in_clk(R)	40.305   35.695/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.305   35.695/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.003   */35.695        */0.341         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/TI    1
in_clk(R)->in_clk(R)	40.305   35.695/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.003   */35.695        */0.341         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/TI    1
in_clk(R)->in_clk(R)	40.003   */35.695        */0.341         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/TI    1
in_clk(R)->in_clk(R)	40.003   */35.696        */0.341         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/TI    1
in_clk(R)->in_clk(R)	39.990   */35.697        */0.362         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.097   35.697/*        0.271/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.085   */35.698        */0.284         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.098   35.698/*        0.271/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.098   35.698/*        0.271/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.204   35.699/*        0.154/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.096   35.699/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	40.204   35.699/*        0.154/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.087   */35.699        */0.285         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.014   */35.700        */0.325         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.084   */35.701        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.208   35.701/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.174   35.701/*        0.183/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.034   */35.703        */0.302         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	40.204   35.703/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/TI    1
in_clk(R)->in_clk(R)	40.005   */35.704        */0.336         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.005   */35.704        */0.336         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/TI    1
in_clk(R)->in_clk(R)	40.006   */35.704        */0.336         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.006   */35.704        */0.336         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.006   */35.704        */0.336         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/TI    1
in_clk(R)->in_clk(R)	40.189   35.704/*        0.166/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.181   35.705/*        0.177/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.008   */35.705        */0.333         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.020   */35.705        */0.333         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/TI    1
in_clk(R)->in_clk(R)	40.020   */35.705        */0.333         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/TI    1
in_clk(R)->in_clk(R)	40.181   35.705/*        0.177/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.008   */35.705        */0.333         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	40.008   */35.705        */0.333         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/TI    1
in_clk(R)->in_clk(R)	40.008   */35.705        */0.333         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/TI    1
in_clk(R)->in_clk(R)	40.008   */35.705        */0.333         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/TI    1
in_clk(R)->in_clk(R)	40.008   */35.705        */0.333         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.020   */35.705        */0.333         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/TI    1
in_clk(R)->in_clk(R)	40.261   35.708/*        0.073/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.305   35.709/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.305   35.709/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/RN    1
in_clk(R)->in_clk(R)	40.296   35.709/*        0.063/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[16]/D    1
in_clk(R)->in_clk(R)	40.305   35.709/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.306   35.709/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/RN    1
in_clk(R)->in_clk(R)	40.306   35.709/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.305   35.709/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.306   35.709/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	40.306   35.709/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.306   35.709/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.319   35.709/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.319   35.709/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.306   35.709/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.306   35.709/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.306   35.709/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/RN    1
in_clk(R)->in_clk(R)	40.319   35.709/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.319   35.709/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.319   35.709/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.319   35.710/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.319   35.710/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.319   35.710/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.318   35.710/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.319   35.710/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.218   35.711/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/TI    1
in_clk(R)->in_clk(R)	40.090   */35.712        */0.282         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.090   */35.712        */0.282         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.091   */35.713        */0.282         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	40.217   35.713/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/TI    1
in_clk(R)->in_clk(R)	40.044   */35.714        */0.297         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/TI    1
in_clk(R)->in_clk(R)	40.044   */35.714        */0.297         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/TI    1
in_clk(R)->in_clk(R)	40.310   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	40.310   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.310   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/RN    1
in_clk(R)->in_clk(R)	40.215   35.714/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/TI    1
in_clk(R)->in_clk(R)	40.311   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/RN    1
in_clk(R)->in_clk(R)	40.027   */35.714        */0.322         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.311   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.311   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/RN    1
in_clk(R)->in_clk(R)	40.311   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/RN    1
in_clk(R)->in_clk(R)	40.311   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/RN    1
in_clk(R)->in_clk(R)	40.311   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/RN    1
in_clk(R)->in_clk(R)	40.311   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/RN    1
in_clk(R)->in_clk(R)	40.311   35.714/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.199   35.714/*        0.163/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.311   35.715/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/RN    1
in_clk(R)->in_clk(R)	40.023   */35.715        */0.319         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.311   35.715/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.028   */35.716        */0.321         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.239   */35.716        */0.115         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.019   */35.716        */0.327         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.324   35.716/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.198   35.716/*        0.159/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.198   35.716/*        0.159/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.029   */35.717        */0.321         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.091   */35.718        */0.271         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.091   */35.718        */0.271         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.241   */35.718        */0.114         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.011   */35.718        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.316   35.719/*        0.052/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.011   */35.719        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/TI    1
in_clk(R)->in_clk(R)	40.012   */35.719        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	40.012   */35.719        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/TI    1
in_clk(R)->in_clk(R)	40.012   */35.719        */0.330         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/TI    1
in_clk(R)->in_clk(R)	40.012   */35.719        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.012   */35.720        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/TI    1
in_clk(R)->in_clk(R)	40.012   */35.720        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/TI    1
in_clk(R)->in_clk(R)	40.012   */35.720        */0.329         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/TI    1
in_clk(R)->in_clk(R)	40.305   35.721/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.034   */35.721        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.330   35.722/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.106   */35.722        */0.258         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.106   */35.722        */0.258         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.106   */35.722        */0.258         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	40.286   35.722/*        0.076/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	40.067   */35.723        */0.298         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.067   */35.723        */0.298         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.067   */35.723        */0.298         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	40.037   */35.723        */0.313         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.044   */35.723        */0.294         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/TI    1
in_clk(R)->in_clk(R)	40.225   35.724/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/TI    1
in_clk(R)->in_clk(R)	40.335   35.724/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.225   35.725/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/TI    1
in_clk(R)->in_clk(R)	40.027   */35.725        */0.325         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/TI    1
in_clk(R)->in_clk(R)	40.027   */35.725        */0.325         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/TI    1
in_clk(R)->in_clk(R)	40.057   */35.726        */0.289         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.027   */35.726        */0.325         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/TI    1
in_clk(R)->in_clk(R)	40.057   */35.726        */0.289         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/TI    1
in_clk(R)->in_clk(R)	40.057   */35.726        */0.289         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.027   */35.726        */0.325         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/TI    1
in_clk(R)->in_clk(R)	40.029   */35.726        */0.322         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/TI    1
in_clk(R)->in_clk(R)	40.029   */35.726        */0.322         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/TI    1
in_clk(R)->in_clk(R)	40.058   */35.726        */0.289         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/TI    1
in_clk(R)->in_clk(R)	40.059   */35.726        */0.289         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/TI    1
in_clk(R)->in_clk(R)	40.058   */35.726        */0.289         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/TI    1
in_clk(R)->in_clk(R)	40.029   */35.726        */0.322         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/TI    1
in_clk(R)->in_clk(R)	40.221   */35.727        */0.140         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	39.976   35.727/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	39.976   35.727/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.222   */35.727        */0.140         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	40.221   */35.727        */0.140         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	39.976   35.727/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.221   */35.727        */0.140         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	39.976   35.727/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	39.976   35.727/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	39.975   35.727/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.337   35.727/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.309   35.728/*        0.053/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	39.975   35.728/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.309   35.728/*        0.053/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	39.975   35.728/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.324   35.728/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.309   35.728/*        0.053/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.187   35.728/*        0.170/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	39.978   35.729/*        0.377/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	39.978   35.729/*        0.377/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	39.978   35.729/*        0.377/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.036   */35.729        */0.324         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.309   35.729/*        0.053/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.188   35.729/*        0.170/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.221   */35.729        */0.139         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	39.979   35.729/*        0.377/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.244   35.730/*        0.106/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/D    1
in_clk(R)->in_clk(R)	40.024   */35.730        */0.339         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	40.024   */35.730        */0.339         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	40.024   */35.730        */0.339         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	40.327   35.731/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.327   35.731/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.327   35.731/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.327   35.731/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.312   35.732/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.053   */35.733        */0.289         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/TI    1
in_clk(R)->in_clk(R)	40.316   35.733/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.301   */35.733        */0.056         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.082   */35.734        */0.290         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.242   35.734/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/D    1
in_clk(R)->in_clk(R)	40.092   */35.734        */0.277         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.083   */35.734        */0.290         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.083   */35.734        */0.290         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	40.174   35.735/*        0.179/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.174   35.735/*        0.179/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.055   */35.735        */0.288         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.736        */0.288         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.250   35.736/*        0.104/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/D    1
in_clk(R)->in_clk(R)	40.313   35.736/*        0.049/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.246   35.737/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.737        */0.288         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.737        */0.288         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/TI    1
in_clk(R)->in_clk(R)	40.313   35.737/*        0.049/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.313   35.737/*        0.049/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.313   35.737/*        0.049/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	40.058   */35.737        */0.287         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/TI    1
in_clk(R)->in_clk(R)	40.058   */35.737        */0.287         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/TI    1
in_clk(R)->in_clk(R)	40.313   35.738/*        0.049/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.313   35.738/*        0.049/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.029   */35.739        */0.313         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.030   */35.739        */0.332         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.030   */35.739        */0.332         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.323   35.740/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.323   35.740/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.323   35.740/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.323   35.740/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.042   */35.740        */0.317         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.323   35.741/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.323   35.741/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.248   35.741/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.741        */0.313         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.055   */35.741        */0.283         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.298   */35.741        */0.062         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.034   */35.741        */0.316         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.741        */0.283         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.741        */0.283         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.741        */0.283         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.742        */0.283         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.742        */0.283         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.742        */0.283         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.056   */35.742        */0.283         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.742        */0.317         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.075   */35.743        */0.279         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.239   */35.744        */0.131         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	40.031   */35.744        */0.312         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.224   */35.745        */0.137         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	40.051   */35.745        */0.306         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.034   */35.745        */0.317         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.034   */35.745        */0.317         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.240   */35.745        */0.132         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	40.241   */35.745        */0.132         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	40.240   */35.745        */0.132         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	40.252   */35.745        */0.105         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	40.086   */35.746        */0.262         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.230   */35.746        */0.142         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	40.032   */35.747        */0.312         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.178   35.747/*        0.176/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.178   35.747/*        0.176/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.330   35.747/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.326   35.748/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.326   35.748/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.263   35.749/*        0.097/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/D    1
in_clk(R)->in_clk(R)	40.259   35.749/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/D    1
in_clk(R)->in_clk(R)	40.259   35.749/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/D    1
in_clk(R)->in_clk(R)	40.259   35.749/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/D    1
in_clk(R)->in_clk(R)	40.259   35.749/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/D    1
in_clk(R)->in_clk(R)	40.260   35.750/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/D    1
in_clk(R)->in_clk(R)	40.260   35.750/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/D    1
in_clk(R)->in_clk(R)	40.039   */35.750        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.334   35.750/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.262   35.750/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/D    1
in_clk(R)->in_clk(R)	40.041   */35.750        */0.326         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	40.260   35.751/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/D    1
in_clk(R)->in_clk(R)	40.260   35.751/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/D    1
in_clk(R)->in_clk(R)	40.260   35.751/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/D    1
in_clk(R)->in_clk(R)	40.262   35.751/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/D    1
in_clk(R)->in_clk(R)	40.262   35.751/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/D    1
in_clk(R)->in_clk(R)	40.262   35.751/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/D    1
in_clk(R)->in_clk(R)	40.192   35.752/*        0.166/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.192   35.752/*        0.166/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.071   */35.752        */0.293         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.071   */35.752        */0.293         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.071   */35.752        */0.293         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	40.259   35.752/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/D    1
in_clk(R)->in_clk(R)	40.331   35.753/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.331   35.753/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.331   35.753/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.182   35.754/*        0.171/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.263   35.754/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/D    1
in_clk(R)->in_clk(R)	40.259   35.754/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/D    1
in_clk(R)->in_clk(R)	40.331   35.754/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	40.174   35.754/*        0.172/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.331   35.754/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	40.183   35.754/*        0.171/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.331   35.754/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	40.331   35.755/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.263   35.755/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/D    1
in_clk(R)->in_clk(R)	40.263   35.755/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/D    1
in_clk(R)->in_clk(R)	40.263   35.755/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/D    1
in_clk(R)->in_clk(R)	40.269   35.755/*        0.095/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/D    1
in_clk(R)->in_clk(R)	40.064   */35.756        */0.278         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.251   */35.756        */0.127         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	40.251   */35.756        */0.127         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	40.251   */35.756        */0.127         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	40.251   */35.756        */0.127         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	39.972   35.757/*        0.402/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.973   35.758/*        0.402/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.019   */35.758        */0.329         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.082   */35.758        */0.285         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	40.021   */35.760        */0.329         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.269   35.760/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/D    1
in_clk(R)->in_clk(R)	40.263   35.760/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/D    1
in_clk(R)->in_clk(R)	40.061   */35.760        */0.300         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.022   */35.761        */0.329         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.061   */35.761        */0.300         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	40.061   */35.761        */0.300         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.269   35.762/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/D    1
in_clk(R)->in_clk(R)	40.267   35.763/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/D    1
in_clk(R)->in_clk(R)	40.267   35.763/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/D    1
in_clk(R)->in_clk(R)	40.267   35.763/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/D    1
in_clk(R)->in_clk(R)	40.079   */35.765        */0.271         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/TI    1
in_clk(R)->in_clk(R)	40.342   35.765/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.342   35.765/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.026   */35.765        */0.325         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.362   35.765/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.087   */35.766        */0.272         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/TI    1
in_clk(R)->in_clk(R)	40.086   */35.766        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.273   35.767/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/D    1
in_clk(R)->in_clk(R)	40.091   */35.767        */0.280         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.070   */35.767        */0.294         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.364   35.767/*        0.002/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.082   */35.768        */0.291         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.082   */35.768        */0.291         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.082   */35.768        */0.291         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	40.365   35.768/*        0.002/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.087   */35.768        */0.272         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.365   35.768/*        0.002/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.365   35.768/*        0.002/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.365   35.768/*        0.002/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.343   35.769/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	40.092   */35.769        */0.280         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.366   35.770/*        -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.196   35.773/*        0.161/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	40.283   35.773/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/D    1
in_clk(R)->in_clk(R)	40.283   35.773/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/D    1
in_clk(R)->in_clk(R)	40.197   35.773/*        0.161/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	40.053   */35.774        */0.297         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.026   */35.774        */0.320         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.060   */35.775        */0.297         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.091   */35.776        */0.264         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.282   35.777/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/D    1
in_clk(R)->in_clk(R)	40.287   35.777/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/D    1
in_clk(R)->in_clk(R)	40.063   35.777/*        0.307/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.063   35.778/*        0.307/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.217   */35.778        */0.143         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	40.063   35.778/*        0.307/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.185   */35.778        */0.157         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	40.063   35.778/*        0.307/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.288   35.778/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/D    1
in_clk(R)->in_clk(R)	40.288   35.779/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/D    1
in_clk(R)->in_clk(R)	40.287   35.779/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/D    1
in_clk(R)->in_clk(R)	40.057   35.779/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.185   */35.779        */0.157         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	40.065   35.779/*        0.306/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.065   35.780/*        0.306/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.058   35.780/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.058   35.780/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.058   35.780/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.058   35.780/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.070   */35.780        */0.272         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.780        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.058   35.780/*        0.297/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.071   */35.780        */0.272         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.066   35.780/*        0.306/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.032   */35.780        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.200   35.781/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/TI    1
in_clk(R)->in_clk(R)	40.033   */35.781        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.200   35.781/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/TI    1
in_clk(R)->in_clk(R)	40.289   35.781/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/D    1
in_clk(R)->in_clk(R)	40.207   */35.781        */0.165         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	40.289   35.781/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/D    1
in_clk(R)->in_clk(R)	40.056   */35.781        */0.293         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.059   35.781/*        0.296/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.282   35.781/*        0.078/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.071   */35.781        */0.272         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.071   */35.781        */0.272         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.061   35.782/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.061   35.782/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.060   35.782/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.059   35.782/*        0.296/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.085   */35.782        */0.287         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.061   35.782/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.061   35.782/*        0.294/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.061   35.782/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.060   35.782/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.059   35.782/*        0.296/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	40.085   */35.782        */0.287         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	40.060   35.782/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.059   35.783/*        0.296/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	39.985   */35.783        */0.355         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.195   35.784/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/TI    1
in_clk(R)->in_clk(R)	40.061   35.785/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.198   35.786/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/TI    1
in_clk(R)->in_clk(R)	40.198   35.786/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/TI    1
in_clk(R)->in_clk(R)	40.198   35.786/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/TI    1
in_clk(R)->in_clk(R)	40.073   */35.786        */0.271         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.306   35.786/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.307   35.787/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	40.307   35.787/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/RN    1
in_clk(R)->in_clk(R)	40.307   35.787/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/RN    1
in_clk(R)->in_clk(R)	40.094   */35.787        */0.264         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.008   */35.788        */0.333         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.097   */35.789        */0.262         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.074   */35.789        */0.270         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.203   35.789/*        0.167/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.008   */35.789        */0.333         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.008   */35.789        */0.333         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.308   35.790/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.300   35.791/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/D    1
in_clk(R)->in_clk(R)	40.209   35.791/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/TI    1
in_clk(R)->in_clk(R)	40.322   35.792/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.322   35.792/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.307   35.792/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.322   35.793/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.204   35.793/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/TI    1
in_clk(R)->in_clk(R)	40.322   35.793/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.035   */35.793        */0.314         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.035   */35.793        */0.314         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.323   35.793/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.312   35.793/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.324   35.794/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.324   35.794/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.323   35.794/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.323   35.794/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.030   */35.794        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.323   35.794/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.031   */35.794        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.030   */35.794        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.205   35.794/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/TI    1
in_clk(R)->in_clk(R)	40.205   35.794/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/TI    1
in_clk(R)->in_clk(R)	40.009   35.795/*        0.364/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.007   */35.795        */0.337         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.007   */35.795        */0.337         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.324   35.795/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.010   35.795/*        0.364/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.325   35.795/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.010   35.795/*        0.364/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.010   35.795/*        0.364/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.324   35.795/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.322   35.795/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.303   35.795/*        0.078/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/D    1
in_clk(R)->in_clk(R)	40.324   35.795/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.303   35.796/*        0.078/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/D    1
in_clk(R)->in_clk(R)	40.324   35.796/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.324   35.796/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.324   35.796/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.315   35.796/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/RN    1
in_clk(R)->in_clk(R)	40.315   35.796/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/RN    1
in_clk(R)->in_clk(R)	40.303   35.796/*        0.078/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/D    1
in_clk(R)->in_clk(R)	40.010   35.796/*        0.364/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.324   35.796/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.037   */35.796        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.010   35.796/*        0.364/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.316   35.796/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/RN    1
in_clk(R)->in_clk(R)	40.316   35.797/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.316   35.797/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/RN    1
in_clk(R)->in_clk(R)	40.316   35.797/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.009   */35.797        */0.337         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.316   35.798/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.316   35.798/*        0.054/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.218   35.798/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/TI    1
in_clk(R)->in_clk(R)	40.206   35.799/*        0.158/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.212   35.799/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.219   35.799/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/TI    1
in_clk(R)->in_clk(R)	40.106   */35.799        */0.254         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.210   35.800/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/TI    1
in_clk(R)->in_clk(R)	40.208   35.800/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.800        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.210   35.800/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/TI    1
in_clk(R)->in_clk(R)	40.042   */35.800        */0.310         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.249   */35.800        */0.100         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.210   35.801/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/TI    1
in_clk(R)->in_clk(R)	40.016   */35.804        */0.334         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.225   35.805/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/TI    1
in_clk(R)->in_clk(R)	40.217   35.805/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/TI    1
in_clk(R)->in_clk(R)	40.215   */35.807        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	40.215   35.807/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/TI    1
in_clk(R)->in_clk(R)	40.189   */35.807        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.215   */35.807        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TE    1
in_clk(R)->in_clk(R)	40.190   */35.808        */0.165         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.010   */35.808        */0.343         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.216   */35.808        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	40.011   */35.808        */0.343         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.216   */35.808        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	40.035   */35.808        */0.314         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.216   */35.809        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	40.044   */35.809        */0.318         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.044   */35.809        */0.318         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.216   */35.810        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	40.207   35.811/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/TI    1
in_clk(R)->in_clk(R)	40.207   35.811/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/TI    1
in_clk(R)->in_clk(R)	40.207   35.811/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/TI    1
in_clk(R)->in_clk(R)	40.223   35.811/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/TI    1
in_clk(R)->in_clk(R)	40.223   35.811/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/TI    1
in_clk(R)->in_clk(R)	40.229   35.811/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/TI    1
in_clk(R)->in_clk(R)	40.229   35.811/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/TI    1
in_clk(R)->in_clk(R)	40.229   35.811/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/TI    1
in_clk(R)->in_clk(R)	40.038   */35.812        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.239   35.812/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.208   35.812/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/TI    1
in_clk(R)->in_clk(R)	40.239   35.812/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.240   35.812/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.240   35.812/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.240   35.812/*        0.122/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.222   35.813/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.055   */35.814        */0.312         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	40.222   35.814/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.211   35.815/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/TI    1
in_clk(R)->in_clk(R)	40.211   35.815/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/TI    1
in_clk(R)->in_clk(R)	40.212   35.815/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/TI    1
in_clk(R)->in_clk(R)	40.217   35.815/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/TI    1
in_clk(R)->in_clk(R)	40.217   35.815/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/TI    1
in_clk(R)->in_clk(R)	40.216   35.815/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/TI    1
in_clk(R)->in_clk(R)	40.094   */35.815        */0.256         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.094   */35.815        */0.256         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.212   35.816/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/TI    1
in_clk(R)->in_clk(R)	40.217   35.816/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/TI    1
in_clk(R)->in_clk(R)	40.217   35.816/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/TI    1
in_clk(R)->in_clk(R)	40.212   35.816/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/TI    1
in_clk(R)->in_clk(R)	40.022   */35.817        */0.323         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.104   */35.817        */0.255         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.055   */35.820        */0.312         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	40.196   35.820/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/TI    1
in_clk(R)->in_clk(R)	40.024   */35.822        */0.335         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.097   */35.822        */0.252         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.097   */35.822        */0.252         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.232   */35.824        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	40.232   */35.824        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	40.233   */35.824        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	40.232   */35.825        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.066   */35.825        */0.307         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	40.066   */35.825        */0.307         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_clk(R)->in_clk(R)	39.997   */35.826        */0.343         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.031   */35.827        */0.319         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.827        */0.319         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.047   */35.827        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.011   */35.828        */0.329         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.229   35.828/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/TI    1
in_clk(R)->in_clk(R)	40.243   35.828/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/D    1
in_clk(R)->in_clk(R)	40.243   35.828/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/D    1
in_clk(R)->in_clk(R)	40.205   35.830/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/TI    1
in_clk(R)->in_clk(R)	40.234   */35.830        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	40.232   35.830/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/TI    1
in_clk(R)->in_clk(R)	40.232   35.830/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/TI    1
in_clk(R)->in_clk(R)	40.234   */35.830        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	40.235   */35.830        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	40.034   */35.830        */0.317         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.206   35.830/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/TI    1
in_clk(R)->in_clk(R)	40.235   */35.830        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	40.235   */35.830        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	40.206   35.830/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/TI    1
in_clk(R)->in_clk(R)	40.235   */35.830        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	40.235   */35.831        */0.137         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	40.206   35.831/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/TI    1
in_clk(R)->in_clk(R)	40.058   */35.831        */0.302         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.058   */35.832        */0.302         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.206   35.832/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/TI    1
in_clk(R)->in_clk(R)	40.256   35.833/*        0.108/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.256   35.833/*        0.108/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.077   */35.835        */0.288         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	40.016   */35.835        */0.325         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.077   */35.835        */0.288         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.077   */35.835        */0.288         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.210   35.835/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/TI    1
in_clk(R)->in_clk(R)	40.210   35.836/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/TI    1
in_clk(R)->in_clk(R)	40.210   35.836/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/TI    1
in_clk(R)->in_clk(R)	40.029   */35.838        */0.321         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.029   */35.838        */0.321         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.029   */35.838        */0.321         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.077   */35.839        */0.288         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.250   35.839/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/D    1
in_clk(R)->in_clk(R)	40.077   */35.839        */0.288         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	40.077   */35.839        */0.288         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.024   */35.840        */0.325         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.024   */35.840        */0.325         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.841        */0.319         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.015   */35.841        */0.326         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.015   */35.842        */0.326         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.226   */35.842        */0.138         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	40.270   35.842/*        0.105/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	40.270   35.842/*        0.105/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.270   35.843/*        0.105/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	40.270   35.843/*        0.105/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.270   35.843/*        0.105/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	39.990   */35.844        */0.356         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.253   */35.844        */0.119         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	40.245   35.845/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/D    1
in_clk(R)->in_clk(R)	40.272   35.845/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.030   */35.846        */0.319         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.020   */35.846        */0.326         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.271   35.846/*        0.095/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.264   35.847/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/D    1
in_clk(R)->in_clk(R)	40.028   */35.847        */0.320         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.265   35.847/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/D    1
in_clk(R)->in_clk(R)	40.264   35.847/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/D    1
in_clk(R)->in_clk(R)	40.272   35.847/*        0.094/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.271   35.847/*        0.095/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.029   */35.847        */0.320         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.272   35.847/*        0.094/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.021   */35.847        */0.323         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.144   35.847/*        0.210/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.021   */35.847        */0.323         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.022   */35.848        */0.323         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.235   */35.848        */0.132         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.259   35.848/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/D    1
in_clk(R)->in_clk(R)	40.270   35.849/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/D    1
in_clk(R)->in_clk(R)	40.270   35.849/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/D    1
in_clk(R)->in_clk(R)	40.271   35.849/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/D    1
in_clk(R)->in_clk(R)	40.294   */35.851        */0.064         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.025   */35.852        */0.320         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.025   */35.852        */0.320         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.025   */35.852        */0.320         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.025   */35.852        */0.320         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.034   */35.852        */0.314         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.273   35.853/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/D    1
in_clk(R)->in_clk(R)	40.273   35.853/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/D    1
in_clk(R)->in_clk(R)	40.024   */35.853        */0.330         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.041   */35.853        */0.320         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.024   */35.853        */0.330         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.028   */35.854        */0.321         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.265   35.854/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/D    1
in_clk(R)->in_clk(R)	40.305   35.854/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.305   35.854/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.304   35.854/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.304   35.854/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.304   35.854/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.304   35.854/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.305   35.855/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.305   35.855/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.305   35.855/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.268   35.855/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/D    1
in_clk(R)->in_clk(R)	40.268   35.855/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/D    1
in_clk(R)->in_clk(R)	40.002   */35.856        */0.351         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.856        */0.315         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.856        */0.315         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.856        */0.315         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.856        */0.315         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.002   */35.856        */0.351         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.266   35.857/*        0.096/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.033   */35.857        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.033   */35.857        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.033   */35.858        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.858        */0.317         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.268   35.859/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/D    1
in_clk(R)->in_clk(R)	40.271   35.859/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/D    1
in_clk(R)->in_clk(R)	40.238   */35.860        */0.129         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	40.272   35.860/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/D    1
in_clk(R)->in_clk(R)	40.272   35.860/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/D    1
in_clk(R)->in_clk(R)	40.272   35.860/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/D    1
in_clk(R)->in_clk(R)	40.283   35.861/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/D    1
in_clk(R)->in_clk(R)	40.283   35.861/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/D    1
in_clk(R)->in_clk(R)	40.283   35.861/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/D    1
in_clk(R)->in_clk(R)	40.269   35.861/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/D    1
in_clk(R)->in_clk(R)	40.269   35.862/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/D    1
in_clk(R)->in_clk(R)	40.274   35.862/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/D    1
in_clk(R)->in_clk(R)	40.070   */35.863        */0.292         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.070   */35.863        */0.292         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	40.052   */35.864        */0.314         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.274   35.864/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.052   */35.864        */0.314         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	40.282   35.865/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/D    1
in_clk(R)->in_clk(R)	40.281   35.865/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/D    1
in_clk(R)->in_clk(R)	40.036   */35.866        */0.315         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.037   */35.866        */0.315         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.281   35.866/*        0.083/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/D    1
in_clk(R)->in_clk(R)	40.239   */35.866        */0.118         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.037   */35.866        */0.315         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.262   35.866/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/D    1
in_clk(R)->in_clk(R)	40.067   */35.866        */0.295         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.037   */35.866        */0.315         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.037   */35.866        */0.323         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.263   35.867/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/D    1
in_clk(R)->in_clk(R)	40.299   */35.867        */0.060         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.241   */35.867        */0.118         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.277   35.868/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.277   35.868/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.277   35.868/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.277   35.868/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.277   35.868/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	40.277   35.868/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/RN    1
in_clk(R)->in_clk(R)	40.277   35.868/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	40.147   35.869/*        0.211/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.147   35.869/*        0.211/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	40.289   35.869/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/D    1
in_clk(R)->in_clk(R)	40.291   35.869/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/D    1
in_clk(R)->in_clk(R)	40.015   */35.869        */0.343         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.291   35.869/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/D    1
in_clk(R)->in_clk(R)	39.976   35.870/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.138   35.870/*        0.215/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.148   35.870/*        0.208/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	39.976   35.870/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	39.976   35.870/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	39.976   35.870/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.291   35.870/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/D    1
in_clk(R)->in_clk(R)	40.291   35.870/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/D    1
in_clk(R)->in_clk(R)	39.976   35.870/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	39.975   35.870/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.267   35.870/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/D    1
in_clk(R)->in_clk(R)	39.975   35.870/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	39.976   35.871/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	39.976   35.871/*        0.378/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.271   35.872/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/D    1
in_clk(R)->in_clk(R)	40.271   35.872/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/D    1
in_clk(R)->in_clk(R)	40.271   35.872/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/D    1
in_clk(R)->in_clk(R)	40.271   35.872/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/D    1
in_clk(R)->in_clk(R)	40.275   35.872/*        0.061/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	39.978   35.872/*        0.376/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	39.978   35.872/*        0.376/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.271   35.873/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/D    1
in_clk(R)->in_clk(R)	39.978   35.873/*        0.376/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.278   35.873/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/D    1
in_clk(R)->in_clk(R)	39.979   35.873/*        0.376/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.280   35.873/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/D    1
in_clk(R)->in_clk(R)	40.278   35.873/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/D    1
in_clk(R)->in_clk(R)	40.323   35.873/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.280   35.873/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/D    1
in_clk(R)->in_clk(R)	40.081   */35.874        */0.286         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.274   35.875/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/D    1
in_clk(R)->in_clk(R)	40.325   35.875/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.325   35.875/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.325   35.875/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.284   35.875/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/D    1
in_clk(R)->in_clk(R)	40.147   */35.875        */0.225         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.156   35.876/*        0.192/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	40.288   35.876/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/D    1
in_clk(R)->in_clk(R)	40.267   35.876/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/D    1
in_clk(R)->in_clk(R)	40.289   35.876/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/D    1
in_clk(R)->in_clk(R)	40.288   35.877/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/D    1
in_clk(R)->in_clk(R)	40.031   */35.877        */0.312         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.067   */35.877        */0.298         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.067   */35.877        */0.298         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	40.067   */35.877        */0.298         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.877        */0.312         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.261   */35.877        */0.103         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_clk(R)->in_clk(R)	40.078   */35.877        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.078   */35.877        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	40.053   */35.878        */0.307         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.265   35.879/*        0.083/*         top_inst_peripherals_i/apb_uart_i/iFECounter_reg[1]/D    1
in_clk(R)->in_clk(R)	40.152   35.880/*        0.209/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.159   35.880/*        0.206/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/TI    1
in_clk(R)->in_clk(R)	40.308   35.881/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.308   35.881/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.159   35.881/*        0.206/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.881        */0.340         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.881        */0.340         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.159   35.881/*        0.206/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/TI    1
in_clk(R)->in_clk(R)	40.310   35.881/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.159   35.881/*        0.206/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/TI    1
in_clk(R)->in_clk(R)	40.309   35.881/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.063   */35.881        */0.302         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	40.063   */35.881        */0.302         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.193   */35.881        */0.157         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.063   */35.882        */0.302         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.282   35.883/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/D    1
in_clk(R)->in_clk(R)	40.159   35.884/*        0.194/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.313   35.885/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/RN    1
in_clk(R)->in_clk(R)	40.260   35.885/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/D    1
in_clk(R)->in_clk(R)	40.313   35.885/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/RN    1
in_clk(R)->in_clk(R)	40.313   35.885/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/RN    1
in_clk(R)->in_clk(R)	40.261   35.885/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/D    1
in_clk(R)->in_clk(R)	40.313   35.885/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/RN    1
in_clk(R)->in_clk(R)	40.168   35.886/*        0.190/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/TI    1
in_clk(R)->in_clk(R)	40.168   35.886/*        0.190/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/TI    1
in_clk(R)->in_clk(R)	40.230   */35.886        */0.137         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	40.168   35.886/*        0.190/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/TI    1
in_clk(R)->in_clk(R)	40.314   35.886/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/RN    1
in_clk(R)->in_clk(R)	40.314   35.886/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/RN    1
in_clk(R)->in_clk(R)	40.313   35.886/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/RN    1
in_clk(R)->in_clk(R)	40.313   35.886/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/RN    1
in_clk(R)->in_clk(R)	40.314   35.886/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/RN    1
in_clk(R)->in_clk(R)	40.314   35.886/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/RN    1
in_clk(R)->in_clk(R)	40.314   35.886/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/RN    1
in_clk(R)->in_clk(R)	40.282   35.887/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/D    1
in_clk(R)->in_clk(R)	40.282   35.887/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/D    1
in_clk(R)->in_clk(R)	40.282   35.887/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/D    1
in_clk(R)->in_clk(R)	40.042   */35.887        */0.307         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.282   35.887/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/D    1
in_clk(R)->in_clk(R)	40.191   35.889/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/TI    1
in_clk(R)->in_clk(R)	40.191   35.889/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/TI    1
in_clk(R)->in_clk(R)	40.045   */35.889        */0.306         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.265   35.890/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/D    1
in_clk(R)->in_clk(R)	40.190   35.891/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/TI    1
in_clk(R)->in_clk(R)	40.001   */35.892        */0.340         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.280   35.892/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/D    1
in_clk(R)->in_clk(R)	40.241   */35.892        */0.132         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	40.283   35.895/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/D    1
in_clk(R)->in_clk(R)	40.283   35.895/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/D    1
in_clk(R)->in_clk(R)	40.190   */35.895        */0.174         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	40.184   */35.896        */0.159         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.290   */35.897        */0.072         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.124   35.900/*        0.251/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.193   */35.902        */0.168         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	40.026   */35.906        */0.328         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.013   */35.906        */0.332         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.014   */35.907        */0.332         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.014   */35.907        */0.332         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.014   */35.907        */0.332         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.281   35.908/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/D    1
in_clk(R)->in_clk(R)	40.281   35.908/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/D    1
in_clk(R)->in_clk(R)	40.132   35.908/*        0.248/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.281   35.908/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/D    1
in_clk(R)->in_clk(R)	40.238   */35.909        */0.114         top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[0]/D    1
in_clk(R)->in_clk(R)	40.229   */35.910        */0.134         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	40.361   35.910/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.361   35.910/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.281   35.911/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/D    1
in_clk(R)->in_clk(R)	40.362   35.911/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.362   35.912/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.362   35.912/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.362   35.912/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.279   35.912/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/D    1
in_clk(R)->in_clk(R)	40.279   35.912/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/D    1
in_clk(R)->in_clk(R)	40.218   35.914/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/TI    1
in_clk(R)->in_clk(R)	40.282   35.914/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/D    1
in_clk(R)->in_clk(R)	40.282   35.915/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/D    1
in_clk(R)->in_clk(R)	40.192   35.916/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/D    1
in_clk(R)->in_clk(R)	40.192   35.916/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/D    1
in_clk(R)->in_clk(R)	40.220   */35.916        */0.150         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	40.220   */35.917        */0.150         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	40.220   */35.917        */0.150         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	40.219   */35.917        */0.150         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	40.219   */35.917        */0.150         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TE    1
in_clk(R)->in_clk(R)	40.189   35.917/*        0.161/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/D    1
in_clk(R)->in_clk(R)	40.028   */35.918        */0.327         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.028   */35.919        */0.327         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.220   */35.919        */0.142         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	40.040   */35.920        */0.320         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.219   35.925/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/TI    1
in_clk(R)->in_clk(R)	40.018   */35.925        */0.323         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.219   35.925/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/TI    1
in_clk(R)->in_clk(R)	40.240   */35.925        */0.133         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	40.250   */35.926        */0.122         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.220   35.926/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/TI    1
in_clk(R)->in_clk(R)	40.187   */35.926        */0.163         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.195   35.927/*        0.159/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/D    1
in_clk(R)->in_clk(R)	40.207   35.929/*        0.142/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/D    1
in_clk(R)->in_clk(R)	40.208   35.929/*        0.142/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/D    1
in_clk(R)->in_clk(R)	40.208   35.929/*        0.142/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/D    1
in_clk(R)->in_clk(R)	40.286   */35.929        */0.082         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.233   */35.929        */0.134         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.211   35.930/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/D    1
in_clk(R)->in_clk(R)	40.211   35.930/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/D    1
in_clk(R)->in_clk(R)	40.211   35.930/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/D    1
in_clk(R)->in_clk(R)	40.207   35.930/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/D    1
in_clk(R)->in_clk(R)	40.208   35.931/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/D    1
in_clk(R)->in_clk(R)	40.041   */35.932        */0.319         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.296   35.932/*        0.055/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.296   35.932/*        0.055/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.296   35.932/*        0.055/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.075   */35.933        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	40.075   */35.933        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.075   */35.933        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.095   */35.933        */0.293         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.017   */35.934        */0.324         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.248   35.935/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/TI    1
in_clk(R)->in_clk(R)	40.017   */35.935        */0.323         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.213   35.935/*        0.140/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/D    1
in_clk(R)->in_clk(R)	40.286   35.936/*        0.069/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.209   35.937/*        0.152/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/D    1
in_clk(R)->in_clk(R)	40.216   35.937/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/D    1
in_clk(R)->in_clk(R)	40.216   35.937/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/D    1
in_clk(R)->in_clk(R)	40.223   35.941/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/D    1
in_clk(R)->in_clk(R)	40.036   */35.943        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.116   */35.943        */0.261         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.195   */35.943        */0.155         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.036   */35.943        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.036   */35.944        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.248   35.944/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/TI    1
in_clk(R)->in_clk(R)	40.265   35.944/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/D    1
in_clk(R)->in_clk(R)	40.265   35.944/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/D    1
in_clk(R)->in_clk(R)	40.265   35.944/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/D    1
in_clk(R)->in_clk(R)	40.247   35.945/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/D    1
in_clk(R)->in_clk(R)	40.264   35.945/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/D    1
in_clk(R)->in_clk(R)	40.246   35.945/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/D    1
in_clk(R)->in_clk(R)	40.038   */35.945        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.247   35.945/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/D    1
in_clk(R)->in_clk(R)	40.038   */35.945        */0.313         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.947        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.947        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.032   */35.948        */0.318         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.249   35.948/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/TI    1
in_clk(R)->in_clk(R)	40.269   35.949/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/D    1
in_clk(R)->in_clk(R)	40.269   35.950/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/D    1
in_clk(R)->in_clk(R)	40.314   35.950/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.269   35.950/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/D    1
in_clk(R)->in_clk(R)	40.259   35.951/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/D    1
in_clk(R)->in_clk(R)	40.259   35.951/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/D    1
in_clk(R)->in_clk(R)	40.235   35.953/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/D    1
in_clk(R)->in_clk(R)	40.045   */35.953        */0.310         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.172   */35.953        */0.168         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.037   */35.953        */0.314         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.037   */35.954        */0.314         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.265   35.954/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/D    1
in_clk(R)->in_clk(R)	40.265   35.954/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/D    1
in_clk(R)->in_clk(R)	40.265   35.954/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/D    1
in_clk(R)->in_clk(R)	40.303   35.955/*        0.059/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.197   */35.956        */0.152         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.279   35.956/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/D    1
in_clk(R)->in_clk(R)	40.279   35.956/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/D    1
in_clk(R)->in_clk(R)	40.279   35.956/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/D    1
in_clk(R)->in_clk(R)	40.279   35.957/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/D    1
in_clk(R)->in_clk(R)	40.279   35.957/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/D    1
in_clk(R)->in_clk(R)	40.193   */35.957        */0.155         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.308   35.957/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/RN    1
in_clk(R)->in_clk(R)	40.296   35.958/*        0.061/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.269   35.959/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/D    1
in_clk(R)->in_clk(R)	40.308   35.959/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.282   35.959/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/D    1
in_clk(R)->in_clk(R)	40.282   35.959/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/D    1
in_clk(R)->in_clk(R)	40.281   35.960/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/D    1
in_clk(R)->in_clk(R)	40.263   35.960/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/D    1
in_clk(R)->in_clk(R)	40.262   35.960/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/D    1
in_clk(R)->in_clk(R)	40.263   35.961/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/D    1
in_clk(R)->in_clk(R)	40.269   35.961/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/D    1
in_clk(R)->in_clk(R)	40.044   */35.961        */0.311         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.262   35.961/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/D    1
in_clk(R)->in_clk(R)	40.262   35.961/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/D    1
in_clk(R)->in_clk(R)	40.262   35.961/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/D    1
in_clk(R)->in_clk(R)	40.262   35.961/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/D    1
in_clk(R)->in_clk(R)	40.312   35.962/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/RN    1
in_clk(R)->in_clk(R)	40.044   */35.962        */0.311         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.283   35.962/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/D    1
in_clk(R)->in_clk(R)	40.312   35.962/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/RN    1
in_clk(R)->in_clk(R)	40.312   35.962/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/RN    1
in_clk(R)->in_clk(R)	40.186   35.962/*        0.189/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.044   */35.962        */0.311         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.312   35.962/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/RN    1
in_clk(R)->in_clk(R)	40.312   35.962/*        0.056/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.039   */35.965        */0.311         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.039   */35.965        */0.311         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.269   35.965/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/D    1
in_clk(R)->in_clk(R)	40.269   35.965/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/D    1
in_clk(R)->in_clk(R)	40.314   35.965/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.269   35.965/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/D    1
in_clk(R)->in_clk(R)	40.269   35.965/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/D    1
in_clk(R)->in_clk(R)	40.269   35.965/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/D    1
in_clk(R)->in_clk(R)	40.314   35.966/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	40.314   35.966/*        0.055/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	40.270   35.966/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/D    1
in_clk(R)->in_clk(R)	40.271   35.967/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/D    1
in_clk(R)->in_clk(R)	40.271   35.967/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/D    1
in_clk(R)->in_clk(R)	40.060   */35.967        */0.301         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.250   35.967/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/D    1
in_clk(R)->in_clk(R)	40.278   35.967/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/D    1
in_clk(R)->in_clk(R)	40.278   35.967/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/D    1
in_clk(R)->in_clk(R)	40.250   35.968/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/D    1
in_clk(R)->in_clk(R)	40.270   35.968/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/D    1
in_clk(R)->in_clk(R)	40.042   */35.968        */0.310         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.272   35.968/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/D    1
in_clk(R)->in_clk(R)	40.190   35.970/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	40.194   35.970/*        0.186/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.273   35.970/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/D    1
in_clk(R)->in_clk(R)	40.055   */35.970        */0.306         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.273   35.970/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/D    1
in_clk(R)->in_clk(R)	40.182   */35.971        */0.167         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.194   35.971/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/TI    1
in_clk(R)->in_clk(R)	40.194   35.971/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/TI    1
in_clk(R)->in_clk(R)	40.194   35.971/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/TI    1
in_clk(R)->in_clk(R)	40.282   35.971/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/D    1
in_clk(R)->in_clk(R)	40.273   35.972/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/D    1
in_clk(R)->in_clk(R)	40.282   35.972/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/D    1
in_clk(R)->in_clk(R)	40.282   35.972/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/D    1
in_clk(R)->in_clk(R)	40.288   35.973/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/D    1
in_clk(R)->in_clk(R)	40.267   35.974/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/D    1
in_clk(R)->in_clk(R)	40.057   */35.974        */0.303         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.289   35.975/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/D    1
in_clk(R)->in_clk(R)	40.270   35.976/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/D    1
in_clk(R)->in_clk(R)	40.179   */35.977        */0.174         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.270   35.977/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/D    1
in_clk(R)->in_clk(R)	40.270   35.977/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/D    1
in_clk(R)->in_clk(R)	40.268   35.978/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/D    1
in_clk(R)->in_clk(R)	40.270   35.979/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/D    1
in_clk(R)->in_clk(R)	40.271   35.979/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/D    1
in_clk(R)->in_clk(R)	40.268   35.979/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/D    1
in_clk(R)->in_clk(R)	40.269   35.979/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/D    1
in_clk(R)->in_clk(R)	40.269   35.979/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/D    1
in_clk(R)->in_clk(R)	40.215   */35.981        */0.151         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	40.271   35.981/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/D    1
in_clk(R)->in_clk(R)	40.275   35.981/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/D    1
in_clk(R)->in_clk(R)	40.275   35.981/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/D    1
in_clk(R)->in_clk(R)	40.275   35.982/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/D    1
in_clk(R)->in_clk(R)	40.275   35.982/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/D    1
in_clk(R)->in_clk(R)	40.198   35.982/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/TI    1
in_clk(R)->in_clk(R)	40.198   35.982/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/TI    1
in_clk(R)->in_clk(R)	40.288   35.982/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/D    1
in_clk(R)->in_clk(R)	40.288   35.983/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/D    1
in_clk(R)->in_clk(R)	40.286   35.983/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/D    1
in_clk(R)->in_clk(R)	40.285   35.983/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/D    1
in_clk(R)->in_clk(R)	40.286   35.983/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/D    1
in_clk(R)->in_clk(R)	40.203   35.984/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/TI    1
in_clk(R)->in_clk(R)	40.198   35.984/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/TI    1
in_clk(R)->in_clk(R)	40.203   35.984/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/TI    1
in_clk(R)->in_clk(R)	40.203   35.984/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/TI    1
in_clk(R)->in_clk(R)	40.093   */35.985        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.227   */35.985        */0.146         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(R)->in_clk(R)	40.061   */35.988        */0.299         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.192   35.988/*        0.154/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/TI    1
in_clk(R)->in_clk(R)	40.192   35.988/*        0.154/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/TI    1
in_clk(R)->in_clk(R)	40.190   35.988/*        0.154/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/TI    1
in_clk(R)->in_clk(R)	40.291   35.989/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/D    1
in_clk(R)->in_clk(R)	40.273   35.989/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/D    1
in_clk(R)->in_clk(R)	40.303   35.989/*        0.078/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/D    1
in_clk(R)->in_clk(R)	40.272   35.989/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/D    1
in_clk(R)->in_clk(R)	40.291   35.989/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/D    1
in_clk(R)->in_clk(R)	40.291   35.989/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/D    1
in_clk(R)->in_clk(R)	40.194   */35.990        */0.156         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.291   35.990/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/D    1
in_clk(R)->in_clk(R)	40.291   35.990/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/D    1
in_clk(R)->in_clk(R)	40.291   35.990/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/D    1
in_clk(R)->in_clk(R)	40.291   35.990/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/D    1
in_clk(R)->in_clk(R)	40.274   35.990/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/D    1
in_clk(R)->in_clk(R)	40.199   35.992/*        0.155/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.277   35.992/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/D    1
in_clk(R)->in_clk(R)	40.219   */35.992        */0.142         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.176   */35.993        */0.164         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.276   35.993/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/D    1
in_clk(R)->in_clk(R)	40.276   35.993/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/D    1
in_clk(R)->in_clk(R)	40.276   35.993/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/D    1
in_clk(R)->in_clk(R)	40.164   */35.993        */0.176         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.276   35.993/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/D    1
in_clk(R)->in_clk(R)	40.215   35.994/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	40.217   35.994/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/TI    1
in_clk(R)->in_clk(R)	40.215   35.994/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.181   35.994/*        0.175/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/TI    1
in_clk(R)->in_clk(R)	40.215   35.995/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/TI    1
in_clk(R)->in_clk(R)	40.216   35.995/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/TI    1
in_clk(R)->in_clk(R)	40.180   35.995/*        0.175/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/TI    1
in_clk(R)->in_clk(R)	40.297   35.995/*        0.064/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.217   35.995/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/TI    1
in_clk(R)->in_clk(R)	40.218   35.996/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/TI    1
in_clk(R)->in_clk(R)	40.212   35.996/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/TI    1
in_clk(R)->in_clk(R)	40.218   35.996/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/TI    1
in_clk(R)->in_clk(R)	40.218   35.996/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/TI    1
in_clk(R)->in_clk(R)	40.218   35.996/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/TI    1
in_clk(R)->in_clk(R)	40.205   35.996/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/TI    1
in_clk(R)->in_clk(R)	40.239   */35.997        */0.128         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	40.235   */35.997        */0.130         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_clk(R)->in_clk(R)	40.094   */35.997        */0.262         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.207   35.998/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.303   35.998/*        0.078/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/D    1
in_clk(R)->in_clk(R)	40.303   35.998/*        0.078/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/D    1
in_clk(R)->in_clk(R)	40.291   35.998/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/D    1
in_clk(R)->in_clk(R)	40.291   36.000/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/D    1
in_clk(R)->in_clk(R)	40.199   36.001/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.193   */36.001        */0.158         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.211   36.001/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/TI    1
in_clk(R)->in_clk(R)	40.286   36.001/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/D    1
in_clk(R)->in_clk(R)	40.210   36.002/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/TI    1
in_clk(R)->in_clk(R)	40.211   36.002/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/TI    1
in_clk(R)->in_clk(R)	40.211   36.002/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/TI    1
in_clk(R)->in_clk(R)	40.303   36.003/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/D    1
in_clk(R)->in_clk(R)	40.211   36.003/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/TI    1
in_clk(R)->in_clk(R)	40.223   36.003/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/TI    1
in_clk(R)->in_clk(R)	40.223   36.004/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/TI    1
in_clk(R)->in_clk(R)	40.223   36.004/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/TI    1
in_clk(R)->in_clk(R)	40.191   36.004/*        0.170/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/TI    1
in_clk(R)->in_clk(R)	40.193   36.005/*        0.169/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/TI    1
in_clk(R)->in_clk(R)	40.208   36.005/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/TI    1
in_clk(R)->in_clk(R)	40.192   36.005/*        0.169/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/TI    1
in_clk(R)->in_clk(R)	40.193   36.005/*        0.169/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/TI    1
in_clk(R)->in_clk(R)	40.207   36.005/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/TI    1
in_clk(R)->in_clk(R)	40.205   36.005/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/TI    1
in_clk(R)->in_clk(R)	40.205   36.005/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/TI    1
in_clk(R)->in_clk(R)	40.179   */36.005        */0.162         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.290   36.005/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/D    1
in_clk(R)->in_clk(R)	40.290   36.005/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/D    1
in_clk(R)->in_clk(R)	40.207   36.006/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.211   36.006/*        0.149/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/TI    1
in_clk(R)->in_clk(R)	40.207   36.006/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.212   36.006/*        0.149/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.206   36.006/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/TI    1
in_clk(R)->in_clk(R)	40.219   36.008/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/TI    1
in_clk(R)->in_clk(R)	40.218   36.008/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/TI    1
in_clk(R)->in_clk(R)	40.219   36.008/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/TI    1
in_clk(R)->in_clk(R)	40.226   36.008/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/TI    1
in_clk(R)->in_clk(R)	40.226   36.009/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/TI    1
in_clk(R)->in_clk(R)	40.327   */36.010        */0.045         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.192   */36.010        */0.156         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.215   36.011/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/TI    1
in_clk(R)->in_clk(R)	40.211   36.012/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.213   36.012/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/TI    1
in_clk(R)->in_clk(R)	40.215   36.012/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/TI    1
in_clk(R)->in_clk(R)	40.214   36.013/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/TI    1
in_clk(R)->in_clk(R)	40.214   36.013/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/TI    1
in_clk(R)->in_clk(R)	40.201   36.013/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/TI    1
in_clk(R)->in_clk(R)	40.201   36.014/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/TI    1
in_clk(R)->in_clk(R)	40.224   36.014/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/TI    1
in_clk(R)->in_clk(R)	40.225   36.015/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/TI    1
in_clk(R)->in_clk(R)	40.188   */36.015        */0.157         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.366   36.016/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/CS_reg/RN    1
in_clk(R)->in_clk(R)	40.366   36.016/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.367   36.016/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.367   36.016/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.367   36.016/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.219   36.016/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/TI    1
in_clk(R)->in_clk(R)	40.170   36.016/*        0.185/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.215   36.016/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.219   36.017/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/TI    1
in_clk(R)->in_clk(R)	40.219   36.017/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/TI    1
in_clk(R)->in_clk(R)	40.219   36.017/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/TI    1
in_clk(R)->in_clk(R)	40.219   36.017/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/TI    1
in_clk(R)->in_clk(R)	40.247   */36.017        */0.103         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.215   36.017/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.218   36.018/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/TI    1
in_clk(R)->in_clk(R)	40.198   */36.018        */0.153         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.220   36.019/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/TI    1
in_clk(R)->in_clk(R)	40.220   36.019/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/TI    1
in_clk(R)->in_clk(R)	40.222   36.019/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/TI    1
in_clk(R)->in_clk(R)	40.194   */36.020        */0.156         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.228   */36.020        */0.134         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	40.226   36.024/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/TI    1
in_clk(R)->in_clk(R)	40.226   36.025/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/TI    1
in_clk(R)->in_clk(R)	40.214   */36.025        */0.153         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_clk(R)->in_clk(R)	40.230   36.026/*        0.138/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/TI    1
in_clk(R)->in_clk(R)	40.226   36.027/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/TI    1
in_clk(R)->in_clk(R)	40.173   */36.027        */0.180         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.225   36.028/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/TI    1
in_clk(R)->in_clk(R)	40.250   36.028/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/D    1
in_clk(R)->in_clk(R)	40.199   */36.028        */0.152         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.214   36.029/*        0.128/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/D    1
in_clk(R)->in_clk(R)	40.149   36.030/*        0.219/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.238   36.031/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/D    1
in_clk(R)->in_clk(R)	40.239   36.031/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/D    1
in_clk(R)->in_clk(R)	40.239   36.032/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/D    1
in_clk(R)->in_clk(R)	40.239   36.033/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/D    1
in_clk(R)->in_clk(R)	40.233   36.033/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/TI    1
in_clk(R)->in_clk(R)	40.301   36.034/*        0.050/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.301   36.034/*        0.050/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.301   36.034/*        0.050/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.236   */36.035        */0.131         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	40.305   36.037/*        0.060/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.193   */36.038        */0.151         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.107   36.039/*        0.268/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.253   36.039/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/D    1
in_clk(R)->in_clk(R)	40.313   36.039/*        0.052/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.215   */36.039        */0.146         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.230   */36.040        */0.137         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_clk(R)->in_clk(R)	40.253   36.040/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/D    1
in_clk(R)->in_clk(R)	40.243   36.040/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/D    1
in_clk(R)->in_clk(R)	40.247   36.040/*        0.102/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/D    1
in_clk(R)->in_clk(R)	40.310   36.042/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.311   36.042/*        0.057/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.311   36.043/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	40.311   36.043/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.311   36.043/*        0.058/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.247   36.043/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/D    1
in_clk(R)->in_clk(R)	40.308   36.045/*        0.029/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.227   */36.045        */0.140         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(R)->in_clk(R)	40.114   36.046/*        0.265/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.254   36.047/*        0.100/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/D    1
in_clk(R)->in_clk(R)	40.249   36.047/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/TI    1
in_clk(R)->in_clk(R)	40.254   36.047/*        0.100/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/D    1
in_clk(R)->in_clk(R)	40.167   */36.047        */0.174         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.271   36.049/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/D    1
in_clk(R)->in_clk(R)	40.271   36.049/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/D    1
in_clk(R)->in_clk(R)	40.270   36.049/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/D    1
in_clk(R)->in_clk(R)	40.270   36.049/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/D    1
in_clk(R)->in_clk(R)	40.263   36.050/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/D    1
in_clk(R)->in_clk(R)	40.263   36.050/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/D    1
in_clk(R)->in_clk(R)	40.267   36.050/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/D    1
in_clk(R)->in_clk(R)	40.235   36.050/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/D    1
in_clk(R)->in_clk(R)	40.259   36.051/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/D    1
in_clk(R)->in_clk(R)	40.260   36.051/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/D    1
in_clk(R)->in_clk(R)	40.259   36.051/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/D    1
in_clk(R)->in_clk(R)	40.259   36.052/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/D    1
in_clk(R)->in_clk(R)	40.263   36.052/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/D    1
in_clk(R)->in_clk(R)	40.151   36.053/*        0.198/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.320   36.053/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.320   36.053/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.320   36.054/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.320   36.054/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.320   36.055/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.320   36.055/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.320   36.057/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.320   36.058/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.320   36.058/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.320   36.058/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.320   36.058/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.320   36.058/*        0.039/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.167   */36.058        */0.173         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.266   36.059/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/D    1
in_clk(R)->in_clk(R)	40.262   36.059/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/D    1
in_clk(R)->in_clk(R)	40.274   36.060/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/D    1
in_clk(R)->in_clk(R)	40.248   36.060/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/D    1
in_clk(R)->in_clk(R)	40.274   36.060/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/D    1
in_clk(R)->in_clk(R)	40.274   36.061/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/D    1
in_clk(R)->in_clk(R)	40.323   36.061/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.323   36.061/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.267   36.061/*        0.094/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/D    1
in_clk(R)->in_clk(R)	40.323   36.061/*        0.037/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.262   36.061/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/D    1
in_clk(R)->in_clk(R)	40.154   36.061/*        0.200/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.274   36.062/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/D    1
in_clk(R)->in_clk(R)	40.316   36.063/*        0.059/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/CS_reg/D    1
in_clk(R)->in_clk(R)	40.281   36.064/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/D    1
in_clk(R)->in_clk(R)	40.282   36.065/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/D    1
in_clk(R)->in_clk(R)	40.282   36.065/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/D    1
in_clk(R)->in_clk(R)	40.283   36.065/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/D    1
in_clk(R)->in_clk(R)	40.266   36.067/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/D    1
in_clk(R)->in_clk(R)	40.270   36.067/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/D    1
in_clk(R)->in_clk(R)	40.270   36.067/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/D    1
in_clk(R)->in_clk(R)	40.252   36.067/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/D    1
in_clk(R)->in_clk(R)	40.270   36.067/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/D    1
in_clk(R)->in_clk(R)	40.252   36.067/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/D    1
in_clk(R)->in_clk(R)	40.280   36.069/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/D    1
in_clk(R)->in_clk(R)	40.274   36.071/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/D    1
in_clk(R)->in_clk(R)	40.334   36.071/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.334   36.071/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.334   36.071/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.334   36.071/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.167   36.071/*        0.193/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.334   36.071/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.274   36.071/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/D    1
in_clk(R)->in_clk(R)	40.157   36.072/*        0.192/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	40.273   36.072/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/D    1
in_clk(R)->in_clk(R)	40.157   36.072/*        0.192/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.335   36.073/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.335   36.073/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.275   36.073/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/D    1
in_clk(R)->in_clk(R)	40.337   36.074/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.189   36.074/*        0.163/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/TI    1
in_clk(R)->in_clk(R)	40.275   36.074/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/D    1
in_clk(R)->in_clk(R)	40.160   36.077/*        0.194/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.191   36.077/*        0.162/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/TI    1
in_clk(R)->in_clk(R)	40.191   36.078/*        0.162/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/TI    1
in_clk(R)->in_clk(R)	40.278   36.078/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/D    1
in_clk(R)->in_clk(R)	40.301   36.079/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/D    1
in_clk(R)->in_clk(R)	40.290   36.079/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/D    1
in_clk(R)->in_clk(R)	40.290   36.079/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/D    1
in_clk(R)->in_clk(R)	40.306   36.082/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.306   36.082/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.306   36.082/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.306   36.082/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.306   36.082/*        0.046/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.196   36.082/*        0.158/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.191   */36.084        */0.162         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.288   36.086/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/D    1
in_clk(R)->in_clk(R)	40.288   36.086/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/D    1
in_clk(R)->in_clk(R)	40.288   36.086/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/D    1
in_clk(R)->in_clk(R)	40.292   36.088/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/D    1
in_clk(R)->in_clk(R)	40.173   36.088/*        0.188/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.292   36.088/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/D    1
in_clk(R)->in_clk(R)	40.292   36.088/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/D    1
in_clk(R)->in_clk(R)	40.289   36.088/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/D    1
in_clk(R)->in_clk(R)	40.289   36.088/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/D    1
in_clk(R)->in_clk(R)	40.289   36.089/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/D    1
in_clk(R)->in_clk(R)	40.173   36.089/*        0.187/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.233   */36.091        */0.132         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	40.201   36.091/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	40.310   36.092/*        0.042/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.310   36.092/*        0.042/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.310   36.092/*        0.042/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.310   36.092/*        0.042/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.310   36.092/*        0.042/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.310   36.092/*        0.042/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.201   36.092/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.315   */36.093        */0.051         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.201   36.094/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.317   36.095/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.318   36.095/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.317   36.095/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.318   36.095/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.194   36.095/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/D    1
in_clk(R)->in_clk(R)	40.194   36.095/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/D    1
in_clk(R)->in_clk(R)	40.318   36.095/*        0.041/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.209   36.095/*        0.152/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.194   36.095/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/D    1
in_clk(R)->in_clk(R)	40.363   36.096/*        0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.173   36.096/*        0.183/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/TI    1
in_clk(R)->in_clk(R)	40.194   36.096/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/D    1
in_clk(R)->in_clk(R)	40.173   36.096/*        0.183/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/TI    1
in_clk(R)->in_clk(R)	40.212   36.098/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/TI    1
in_clk(R)->in_clk(R)	40.178   36.098/*        0.182/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.301   36.099/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/D    1
in_clk(R)->in_clk(R)	40.179   36.099/*        0.182/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.302   36.099/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/D    1
in_clk(R)->in_clk(R)	40.302   36.099/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/D    1
in_clk(R)->in_clk(R)	40.305   36.101/*        0.073/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/D    1
in_clk(R)->in_clk(R)	40.303   36.101/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/D    1
in_clk(R)->in_clk(R)	40.171   36.103/*        0.204/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.285   */36.103        */0.069         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.272   */36.103        */0.064         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.197   */36.105        */0.151         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.214   36.105/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.236   */36.105        */0.132         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/D    1
in_clk(R)->in_clk(R)	40.330   36.106/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.330   36.106/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.330   36.106/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.330   36.106/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.330   36.106/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.330   36.106/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.329   36.106/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.202   36.107/*        0.147/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/D    1
in_clk(R)->in_clk(R)	40.329   36.107/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.202   36.107/*        0.147/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/D    1
in_clk(R)->in_clk(R)	40.329   36.107/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.200   */36.107        */0.152         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.178   36.110/*        0.201/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.195   */36.110        */0.155         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.330   36.111/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.330   36.111/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.330   36.112/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.330   36.112/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.330   36.112/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.208   36.113/*        0.145/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/D    1
in_clk(R)->in_clk(R)	40.200   36.114/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/D    1
in_clk(R)->in_clk(R)	40.214   36.115/*        0.139/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/D    1
in_clk(R)->in_clk(R)	40.199   */36.116        */0.152         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.334   36.116/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.334   36.117/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.334   36.117/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.334   36.117/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.083   */36.117        */0.270         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.199   */36.117        */0.152         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.220   36.121/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/D    1
in_clk(R)->in_clk(R)	40.208   36.124/*        0.142/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/D    1
in_clk(R)->in_clk(R)	40.204   36.125/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/D    1
in_clk(R)->in_clk(R)	40.205   36.126/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/D    1
in_clk(R)->in_clk(R)	40.205   36.126/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/D    1
in_clk(R)->in_clk(R)	40.212   36.127/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/D    1
in_clk(R)->in_clk(R)	40.203   */36.129        */0.149         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.206   36.129/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/D    1
in_clk(R)->in_clk(R)	40.243   36.130/*        0.105/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/D    1
in_clk(R)->in_clk(R)	40.214   36.130/*        0.139/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/D    1
in_clk(R)->in_clk(R)	40.245   36.131/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/D    1
in_clk(R)->in_clk(R)	40.245   36.132/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/D    1
in_clk(R)->in_clk(R)	40.286   36.133/*        0.074/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.351   36.133/*        0.028/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.233   36.134/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/D    1
in_clk(R)->in_clk(R)	40.233   36.134/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/D    1
in_clk(R)->in_clk(R)	40.233   36.134/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/D    1
in_clk(R)->in_clk(R)	40.233   36.134/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/D    1
in_clk(R)->in_clk(R)	40.287   36.134/*        0.074/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.287   36.134/*        0.074/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.247   36.135/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/D    1
in_clk(R)->in_clk(R)	40.247   36.135/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/D    1
in_clk(R)->in_clk(R)	40.247   36.135/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/D    1
in_clk(R)->in_clk(R)	40.247   36.135/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/D    1
in_clk(R)->in_clk(R)	40.251   36.137/*        0.103/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/D    1
in_clk(R)->in_clk(R)	40.251   36.138/*        0.103/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/D    1
in_clk(R)->in_clk(R)	40.080   36.139/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.227   36.141/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/D    1
in_clk(R)->in_clk(R)	40.228   36.142/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/D    1
in_clk(R)->in_clk(R)	40.318   36.142/*        0.059/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.227   36.143/*        0.133/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/D    1
in_clk(R)->in_clk(R)	40.259   36.144/*        0.102/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/D    1
in_clk(R)->in_clk(R)	40.259   36.144/*        0.102/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/D    1
in_clk(R)->in_clk(R)	40.298   36.145/*        0.053/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.298   36.145/*        0.053/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.298   36.145/*        0.053/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.298   36.145/*        0.053/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.087   36.147/*        0.292/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.247   36.147/*        0.107/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/D    1
in_clk(R)->in_clk(R)	40.247   36.147/*        0.107/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/D    1
in_clk(R)->in_clk(R)	40.255   36.148/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/D    1
in_clk(R)->in_clk(R)	40.256   36.148/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/D    1
in_clk(R)->in_clk(R)	40.255   36.148/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/D    1
in_clk(R)->in_clk(R)	40.255   36.149/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/D    1
in_clk(R)->in_clk(R)	40.263   36.149/*        0.097/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/D    1
in_clk(R)->in_clk(R)	40.229   36.149/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/D    1
in_clk(R)->in_clk(R)	40.113   */36.150        */0.242         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.233   36.151/*        0.130/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/D    1
in_clk(R)->in_clk(R)	40.262   36.151/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/D    1
in_clk(R)->in_clk(R)	40.262   36.151/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/D    1
in_clk(R)->in_clk(R)	40.262   36.152/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/D    1
in_clk(R)->in_clk(R)	40.262   36.153/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/D    1
in_clk(R)->in_clk(R)	40.231   36.154/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/D    1
in_clk(R)->in_clk(R)	40.232   36.154/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/D    1
in_clk(R)->in_clk(R)	40.255   36.157/*        0.097/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.255   36.157/*        0.097/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.255   36.157/*        0.097/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.255   36.157/*        0.097/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.258   36.160/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.258   36.161/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.258   36.161/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.258   36.161/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.258   36.161/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.244   36.165/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/D    1
in_clk(R)->in_clk(R)	40.244   36.165/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/D    1
in_clk(R)->in_clk(R)	40.274   36.166/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/D    1
in_clk(R)->in_clk(R)	40.274   36.166/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/D    1
in_clk(R)->in_clk(R)	40.274   36.167/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/D    1
in_clk(R)->in_clk(R)	40.267   36.170/*        0.091/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.268   36.170/*        0.091/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.268   36.170/*        0.091/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.202   36.172/*        0.158/*         top_inst_peripherals_i/apb_uart_i/SOUT_reg/D    1
in_clk(R)->in_clk(R)	40.279   36.181/*        0.085/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.030   */36.184        */0.325         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.204   36.189/*        0.149/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.286   36.191/*        0.068/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.093   */36.196        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.296   */36.204        */0.064         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.148   36.207/*        0.227/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.245   36.209/*        0.109/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.072   36.209/*        0.282/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TE    1
in_clk(R)->in_clk(R)	40.234   36.211/*        0.128/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/D    1
in_clk(R)->in_clk(R)	40.221   */36.215        */0.135         top_inst_peripherals_i/apb_uart_i/iRTS_reg/TE    1
in_clk(R)->in_clk(R)	40.155   36.215/*        0.224/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.279   */36.219        */0.067         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	40.249   36.223/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/D    1
in_clk(R)->in_clk(R)	40.212   36.223/*        0.163/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/CS_reg/D    1
in_clk(R)->in_clk(R)	40.018   36.225/*        0.346/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TE    1
in_clk(R)->in_clk(R)	40.241   36.227/*        0.121/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/D    1
in_clk(R)->in_clk(R)	40.242   36.239/*        0.121/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/D    1
in_clk(R)->in_clk(R)	40.259   36.244/*        0.094/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/D    1
in_clk(R)->in_clk(R)	40.297   36.244/*        0.057/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.290   */36.256        */0.075         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.333   */36.258        */0.039         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.246   36.259/*        0.118/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/D    1
in_clk(R)->in_clk(R)	40.316   36.263/*        0.072/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.295   36.264/*        0.076/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.158   36.267/*        0.194/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.277   36.268/*        0.077/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.234   */36.276        */0.131         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/D    1
in_clk(R)->in_clk(R)	40.129   */36.277        */0.242         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.243   36.282/*        0.119/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/D    1
in_clk(R)->in_clk(R)	40.309   36.290/*        0.044/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.272   */36.297        */0.077         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.224   */36.297        */0.137         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	40.318   36.297/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.318   36.297/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.318   36.298/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.317   36.298/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.317   36.298/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.099   */36.300        */0.260         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.322   36.301/*        0.038/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.246   36.304/*        0.116/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/D    1
in_clk(R)->in_clk(R)	40.249   36.306/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.224   */36.307        */0.134         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	40.226   */36.307        */0.136         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	40.223   */36.308        */0.136         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.225   */36.308        */0.137         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	40.333   36.312/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.333   36.312/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.333   36.312/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.333   36.312/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.333   36.312/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.333   36.313/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.075   36.314/*        0.288/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.226   */36.315        */0.136         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	40.336   36.315/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.229   */36.319        */0.135         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/D    1
in_clk(R)->in_clk(R)	40.212   36.321/*        0.139/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.077   */36.323        */0.282         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.087   */36.325        */0.271         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.221   */36.326        */0.140         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	40.347   36.326/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.294   */36.327        */0.070         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.350   36.330/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.350   36.330/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.212   */36.331        */0.142         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/D    1
in_clk(R)->in_clk(R)	40.295   36.332/*        0.059/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/CS_reg/D    1
in_clk(R)->in_clk(R)	40.222   */36.336        */0.138         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	40.219   */36.338        */0.141         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	40.102   36.341/*        0.277/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.188   36.342/*        0.169/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.243   36.342/*        0.121/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/D    1
in_clk(R)->in_clk(R)	40.366   36.346/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.209   */36.359        */0.143         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/D    1
in_clk(R)->in_clk(R)	40.077   */36.361        */0.276         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.250   36.361/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/D    1
in_clk(R)->in_clk(R)	40.308   */36.362        */0.053         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.219   */36.365        */0.141         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	40.226   */36.367        */0.135         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	40.308   36.367/*        0.045/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.307   36.367/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.308   36.367/*        0.045/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.308   36.367/*        0.045/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.306   36.367/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.308   36.367/*        0.045/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.308   36.367/*        0.045/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.308   36.367/*        0.045/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.309   36.368/*        0.045/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.309   36.368/*        0.045/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.309   36.368/*        0.045/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.310   36.369/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.259   36.369/*        0.111/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/D    1
in_clk(R)->in_clk(R)	40.063   36.374/*        0.289/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.211   */36.374        */0.142         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/D    1
in_clk(R)->in_clk(R)	40.085   */36.375        */0.271         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.318   36.376/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.318   36.377/*        0.040/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.070   36.378/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.071   36.378/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.071   36.378/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.071   36.378/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.071   36.378/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.070   36.378/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.070   36.378/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.070   36.378/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.070   36.378/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.070   36.379/*        0.286/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.141   36.380/*        0.222/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.073   */36.383        */0.279         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	40.076   36.385/*        0.283/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.076   36.385/*        0.283/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.076   36.385/*        0.283/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	40.076   36.385/*        0.283/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.076   36.385/*        0.283/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	40.076   36.385/*        0.283/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.076   36.385/*        0.283/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	39.990   36.386/*        0.372/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.990   36.386/*        0.372/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.326   36.386/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.076   36.386/*        0.283/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.076   36.387/*        0.283/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	39.992   36.388/*        0.372/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	39.992   36.388/*        0.372/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.992   36.388/*        0.372/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.213   */36.397        */0.141         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	40.277   36.399/*        0.081/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.210   36.400/*        0.152/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/D    1
in_clk(R)->in_clk(R)	40.218   */36.403        */0.137         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/D    1
in_clk(R)->in_clk(R)	40.278   36.404/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.168   36.407/*        0.211/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.348   36.407/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.286   36.407/*        0.061/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	40.348   36.408/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.348   36.408/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.093   */36.413        */0.265         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.307   36.415/*        0.064/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/CS_reg/D    1
in_clk(R)->in_clk(R)	40.286   */36.416        */0.072         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.207   36.418/*        0.148/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.281   36.420/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.226   36.421/*        0.128/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.065   */36.423        */0.287         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.212   */36.423        */0.140         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/D    1
in_clk(R)->in_clk(R)	40.078   */36.424        */0.275         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.175   36.424/*        0.189/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/D    1
in_clk(R)->in_clk(R)	40.082   */36.424        */0.269         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.213   */36.424        */0.139         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/D    1
in_clk(R)->in_clk(R)	40.278   36.427/*        0.084/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.216   */36.427        */0.139         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/D    1
in_clk(R)->in_clk(R)	40.209   */36.428        */0.146         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/D    1
in_clk(R)->in_clk(R)	40.093   */36.430        */0.266         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	40.220   */36.432        */0.141         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/D    1
in_clk(R)->in_clk(R)	40.212   */36.433        */0.143         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/D    1
in_clk(R)->in_clk(R)	40.212   */36.433        */0.143         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/D    1
in_clk(R)->in_clk(R)	40.212   */36.438        */0.143         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/D    1
in_clk(R)->in_clk(R)	40.218   */36.438        */0.143         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	40.254   36.441/*        0.114/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/D    1
in_clk(R)->in_clk(R)	40.323   */36.442        */0.044         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.214   */36.443        */0.141         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/D    1
in_clk(R)->in_clk(R)	40.216   */36.444        */0.138         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/D    1
in_clk(R)->in_clk(R)	40.206   */36.445        */0.148         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/D    1
in_clk(R)->in_clk(R)	40.089   */36.448        */0.266         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.091   */36.451        */0.267         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.080   */36.451        */0.274         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.254   */36.456        */0.105         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.323   */36.456        */0.042         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	40.213   */36.460        */0.140         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/D    1
in_clk(R)->in_clk(R)	39.992   36.461/*        0.358/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	39.993   36.462/*        0.358/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	39.993   36.463/*        0.358/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.090   */36.463        */0.266         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	39.993   36.464/*        0.358/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	40.092   */36.464        */0.264         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	39.996   36.465/*        0.357/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	39.993   36.465/*        0.358/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	39.996   36.465/*        0.357/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.322   36.465/*        0.043/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	39.997   36.466/*        0.357/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	39.997   36.466/*        0.357/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	39.997   36.466/*        0.357/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	39.997   36.466/*        0.357/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.091   */36.467        */0.268         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	39.999   36.468/*        0.355/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.326   36.469/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.326   36.469/*        0.041/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.212   */36.469        */0.141         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	40.327   36.469/*        0.044/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.141   36.469/*        0.214/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.219   */36.472        */0.136         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/D    1
in_clk(R)->in_clk(R)	40.083   */36.472        */0.268         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.270   36.476/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.221   */36.478        */0.134         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/D    1
in_clk(R)->in_clk(R)	40.271   36.481/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	40.274   */36.482        */0.077         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.259   36.482/*        0.110/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/D    1
in_clk(R)->in_clk(R)	40.344   36.486/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.343   36.486/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.344   36.486/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.344   36.486/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.343   36.487/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.343   36.487/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.093   */36.494        */0.266         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.076   */36.498        */0.274         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	39.986   */36.498        */0.323         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.236   36.500/*        0.117/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.286   36.501/*        0.069/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.276   36.503/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.121   36.504/*        0.233/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.100   */36.508        */0.255         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.306   36.510/*        0.055/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.208   */36.512        */0.145         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.055   36.514/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.055   36.514/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.055   36.514/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.055   36.514/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.056   36.514/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.282   36.514/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.056   36.514/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.056   36.514/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.056   36.514/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.056   36.515/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.056   36.515/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.285   36.515/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.056   36.515/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.056   36.515/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.213   */36.518        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.214   */36.518        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.214   */36.518        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.214   */36.518        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.214   */36.518        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.213   */36.518        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.213   */36.519        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.213   */36.519        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.060   36.519/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.213   */36.519        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.060   36.519/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.233   36.519/*        0.119/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	40.213   */36.519        */0.142         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.060   36.520/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.060   36.520/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.060   36.520/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.060   36.520/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.060   36.521/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.060   36.521/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.025   */36.522        */0.338         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.218   */36.524        */0.140         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	40.218   */36.524        */0.140         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.218   */36.524        */0.140         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.218   */36.524        */0.140         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.218   */36.524        */0.140         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.218   */36.524        */0.140         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.218   */36.524        */0.140         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.218   */36.524        */0.140         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.219   */36.524        */0.140         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	40.238   36.526/*        0.098/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.238   36.526/*        0.098/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.238   36.526/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.096   */36.527        */0.263         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	39.965   36.529/*        0.390/*         top_inst_core_region_i/lsu_resp_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.093   */36.529        */0.266         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.274   36.529/*        0.089/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.294   36.530/*        0.081/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.241   */36.531        */0.114         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.243   36.531/*        0.093/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.268   */36.534        */0.081         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.087   */36.541        */0.269         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.246   36.542/*        0.104/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.251   */36.544        */0.105         top_inst_peripherals_i/apb_uart_i/iRTS_reg/D    1
in_clk(R)->in_clk(R)	40.238   36.545/*        0.115/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.256   36.547/*        0.112/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/D    1
in_clk(R)->in_clk(R)	40.104   */36.549        */0.255         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.037   */36.549        */0.296         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	40.246   36.550/*        0.104/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.257   36.551/*        0.112/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/D    1
in_clk(R)->in_clk(R)	40.251   36.552/*        0.105/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.264   36.553/*        0.103/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.056   */36.553        */0.323         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.268   36.556/*        0.084/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.242   */36.556        */0.125         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/D    1
in_clk(R)->in_clk(R)	40.269   36.556/*        0.084/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.237   */36.557        */0.115         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.291   */36.558        */0.083         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.260   */36.561        */0.089         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.221   36.563/*        0.129/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	39.981   36.564/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/TE    1
in_clk(R)->in_clk(R)	40.251   36.564/*        0.105/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.233   */36.566        */0.129         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/D    1
in_clk(R)->in_clk(R)	40.280   36.568/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.281   36.569/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.281   36.569/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.281   36.569/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.282   36.570/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.282   36.570/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.282   36.570/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.282   36.570/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.281   36.570/*        0.098/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	39.970   36.571/*        0.377/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/TE    1
in_clk(R)->in_clk(R)	40.351   36.571/*        0.038/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	39.971   36.572/*        0.377/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/TE    1
in_clk(R)->in_clk(R)	40.240   36.572/*        0.113/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	39.974   36.573/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/TE    1
in_clk(R)->in_clk(R)	39.976   36.573/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/TE    1
in_clk(R)->in_clk(R)	39.975   36.573/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/TE    1
in_clk(R)->in_clk(R)	39.975   36.573/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/TE    1
in_clk(R)->in_clk(R)	39.976   36.573/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/TE    1
in_clk(R)->in_clk(R)	40.099   */36.575        */0.257         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	39.993   36.575/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/TE    1
in_clk(R)->in_clk(R)	39.993   36.575/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/TE    1
in_clk(R)->in_clk(R)	39.992   36.575/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/TE    1
in_clk(R)->in_clk(R)	39.993   36.575/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/TE    1
in_clk(R)->in_clk(R)	39.978   36.575/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/TE    1
in_clk(R)->in_clk(R)	39.993   36.575/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/TE    1
in_clk(R)->in_clk(R)	39.993   36.575/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/TE    1
in_clk(R)->in_clk(R)	39.978   36.577/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/TE    1
in_clk(R)->in_clk(R)	40.171   36.577/*        0.186/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	39.978   36.578/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/TE    1
in_clk(R)->in_clk(R)	39.975   36.578/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/TE    1
in_clk(R)->in_clk(R)	39.975   36.578/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/TE    1
in_clk(R)->in_clk(R)	40.246   36.578/*        0.106/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	39.975   36.578/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/TE    1
in_clk(R)->in_clk(R)	39.970   36.579/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/TE    1
in_clk(R)->in_clk(R)	39.970   36.579/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/TE    1
in_clk(R)->in_clk(R)	39.975   36.579/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/TE    1
in_clk(R)->in_clk(R)	39.970   36.580/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/TE    1
in_clk(R)->in_clk(R)	39.970   36.580/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/TE    1
in_clk(R)->in_clk(R)	39.975   36.580/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/TE    1
in_clk(R)->in_clk(R)	39.971   36.580/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/TE    1
in_clk(R)->in_clk(R)	39.971   36.580/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/TE    1
in_clk(R)->in_clk(R)	39.971   36.580/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/TE    1
in_clk(R)->in_clk(R)	39.971   36.581/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/TE    1
in_clk(R)->in_clk(R)	39.998   36.582/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/TE    1
in_clk(R)->in_clk(R)	39.998   36.582/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/TE    1
in_clk(R)->in_clk(R)	39.999   36.582/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/TE    1
in_clk(R)->in_clk(R)	39.970   36.583/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/TE    1
in_clk(R)->in_clk(R)	40.260   */36.584        */0.088         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.249   36.584/*        0.109/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.000   36.584/*        0.361/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/TE    1
in_clk(R)->in_clk(R)	39.976   36.584/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/TE    1
in_clk(R)->in_clk(R)	39.983   36.584/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/TE    1
in_clk(R)->in_clk(R)	39.972   36.585/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/TE    1
in_clk(R)->in_clk(R)	39.977   36.586/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/TE    1
in_clk(R)->in_clk(R)	39.976   36.586/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/TE    1
in_clk(R)->in_clk(R)	39.977   36.586/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/TE    1
in_clk(R)->in_clk(R)	40.122   */36.586        */0.229         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.249   */36.587        */0.110         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	40.122   */36.587        */0.229         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	39.976   36.587/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/TE    1
in_clk(R)->in_clk(R)	39.976   36.587/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/TE    1
in_clk(R)->in_clk(R)	39.977   36.587/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/TE    1
in_clk(R)->in_clk(R)	40.122   */36.587        */0.229         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.122   */36.587        */0.229         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	39.977   36.588/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/TE    1
in_clk(R)->in_clk(R)	40.123   */36.588        */0.229         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	39.977   36.588/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/TE    1
in_clk(R)->in_clk(R)	40.123   */36.588        */0.229         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	39.982   36.589/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/TE    1
in_clk(R)->in_clk(R)	39.982   36.589/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/TE    1
in_clk(R)->in_clk(R)	40.126   */36.589        */0.228         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.126   */36.589        */0.228         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.184   36.589/*        0.180/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.258   36.589/*        0.110/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/D    1
in_clk(R)->in_clk(R)	40.126   */36.590        */0.228         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.125   */36.590        */0.228         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	39.982   36.590/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/TE    1
in_clk(R)->in_clk(R)	39.980   36.590/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/TE    1
in_clk(R)->in_clk(R)	39.980   36.590/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/TE    1
in_clk(R)->in_clk(R)	39.984   36.591/*        0.377/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/TE    1
in_clk(R)->in_clk(R)	39.984   36.591/*        0.377/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/TE    1
in_clk(R)->in_clk(R)	39.979   36.592/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/TE    1
in_clk(R)->in_clk(R)	39.991   36.592/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/TE    1
in_clk(R)->in_clk(R)	39.991   36.592/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/TE    1
in_clk(R)->in_clk(R)	39.991   36.592/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/TE    1
in_clk(R)->in_clk(R)	39.991   36.592/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/TE    1
in_clk(R)->in_clk(R)	39.985   36.593/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/TE    1
in_clk(R)->in_clk(R)	40.311   36.593/*        0.053/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	39.994   36.594/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/TE    1
in_clk(R)->in_clk(R)	39.986   36.594/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/TE    1
in_clk(R)->in_clk(R)	40.282   36.595/*        0.089/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	39.992   36.598/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/TE    1
in_clk(R)->in_clk(R)	39.992   36.598/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/TE    1
in_clk(R)->in_clk(R)	39.992   36.598/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/TE    1
in_clk(R)->in_clk(R)	40.136   */36.599        */0.223         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.136   */36.599        */0.223         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.250   36.600/*        0.108/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	39.994   36.601/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/TE    1
in_clk(R)->in_clk(R)	39.994   36.601/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/TE    1
in_clk(R)->in_clk(R)	39.995   36.602/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/TE    1
in_clk(R)->in_clk(R)	39.995   36.602/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/TE    1
in_clk(R)->in_clk(R)	39.995   36.602/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/TE    1
in_clk(R)->in_clk(R)	39.999   36.602/*        0.361/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/TE    1
in_clk(R)->in_clk(R)	40.284   36.602/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.256   36.604/*        0.094/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	39.974   36.604/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/TE    1
in_clk(R)->in_clk(R)	40.286   36.605/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[30]/D    1
in_clk(R)->in_clk(R)	39.975   36.606/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/TE    1
in_clk(R)->in_clk(R)	39.975   36.606/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/TE    1
in_clk(R)->in_clk(R)	39.975   36.606/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/TE    1
in_clk(R)->in_clk(R)	39.999   36.607/*        0.360/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/TE    1
in_clk(R)->in_clk(R)	39.999   36.607/*        0.360/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/TE    1
in_clk(R)->in_clk(R)	40.000   36.607/*        0.361/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/TE    1
in_clk(R)->in_clk(R)	39.976   36.607/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/TE    1
in_clk(R)->in_clk(R)	39.982   36.607/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/TE    1
in_clk(R)->in_clk(R)	40.000   36.608/*        0.361/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/TE    1
in_clk(R)->in_clk(R)	40.000   36.608/*        0.361/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/TE    1
in_clk(R)->in_clk(R)	39.981   36.608/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/TE    1
in_clk(R)->in_clk(R)	39.984   36.609/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/TE    1
in_clk(R)->in_clk(R)	39.978   36.609/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/TE    1
in_clk(R)->in_clk(R)	39.984   36.609/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/TE    1
in_clk(R)->in_clk(R)	39.984   36.609/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/TE    1
in_clk(R)->in_clk(R)	39.995   36.609/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/TE    1
in_clk(R)->in_clk(R)	39.984   36.609/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/TE    1
in_clk(R)->in_clk(R)	39.985   36.609/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/TE    1
in_clk(R)->in_clk(R)	39.978   36.609/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/TE    1
in_clk(R)->in_clk(R)	39.978   36.610/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/TE    1
in_clk(R)->in_clk(R)	39.978   36.610/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/TE    1
in_clk(R)->in_clk(R)	39.978   36.610/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/TE    1
in_clk(R)->in_clk(R)	39.979   36.611/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/TE    1
in_clk(R)->in_clk(R)	39.979   36.612/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/TE    1
in_clk(R)->in_clk(R)	39.979   36.612/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/TE    1
in_clk(R)->in_clk(R)	39.979   36.612/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/TE    1
in_clk(R)->in_clk(R)	39.980   36.612/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/TE    1
in_clk(R)->in_clk(R)	39.980   36.613/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/TE    1
in_clk(R)->in_clk(R)	39.989   36.613/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/TE    1
in_clk(R)->in_clk(R)	39.988   36.613/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/TE    1
in_clk(R)->in_clk(R)	39.980   36.613/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/TE    1
in_clk(R)->in_clk(R)	39.980   36.619/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/TE    1
in_clk(R)->in_clk(R)	40.249   36.619/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/D    1
in_clk(R)->in_clk(R)	39.990   36.620/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/TE    1
in_clk(R)->in_clk(R)	40.248   */36.620        */0.108         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	39.990   36.620/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/TE    1
in_clk(R)->in_clk(R)	39.982   36.621/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/TE    1
in_clk(R)->in_clk(R)	39.982   36.621/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/TE    1
in_clk(R)->in_clk(R)	39.983   36.621/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/TE    1
in_clk(R)->in_clk(R)	39.983   36.621/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/TE    1
in_clk(R)->in_clk(R)	39.981   36.621/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/TE    1
in_clk(R)->in_clk(R)	39.982   36.621/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/TE    1
in_clk(R)->in_clk(R)	40.333   36.623/*        0.069/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.015   36.624/*        0.353/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/TE    1
in_clk(R)->in_clk(R)	40.088   */36.624        */0.268         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.245   */36.624        */0.104         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	39.986   36.625/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/TE    1
in_clk(R)->in_clk(R)	39.987   36.625/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/TE    1
in_clk(R)->in_clk(R)	39.987   36.626/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/TE    1
in_clk(R)->in_clk(R)	39.998   36.628/*        0.365/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/TE    1
in_clk(R)->in_clk(R)	40.260   36.629/*        0.092/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.228   */36.630        */0.125         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/D    1
in_clk(R)->in_clk(R)	40.005   36.636/*        0.355/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/TE    1
in_clk(R)->in_clk(R)	40.256   36.637/*        0.103/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	40.237   */36.639        */0.116         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.013   36.639/*        0.347/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/TE    1
in_clk(R)->in_clk(R)	40.013   36.639/*        0.347/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/TE    1
in_clk(R)->in_clk(R)	40.284   */36.647        */0.072         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.252   36.649/*        0.107/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.019   36.650/*        0.349/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/TE    1
in_clk(R)->in_clk(R)	40.019   36.650/*        0.349/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/TE    1
in_clk(R)->in_clk(R)	39.946   36.650/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/TE    1
in_clk(R)->in_clk(R)	40.011   36.651/*        0.349/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/TE    1
in_clk(R)->in_clk(R)	39.949   36.651/*        0.408/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/TE    1
in_clk(R)->in_clk(R)	40.268   36.651/*        0.088/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	39.949   36.651/*        0.408/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/TE    1
in_clk(R)->in_clk(R)	39.948   36.651/*        0.408/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/TE    1
in_clk(R)->in_clk(R)	39.947   36.652/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/TE    1
in_clk(R)->in_clk(R)	40.276   36.654/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[14]/D    1
in_clk(R)->in_clk(R)	39.953   36.655/*        0.406/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/TE    1
in_clk(R)->in_clk(R)	40.241   36.655/*        0.112/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	39.952   36.656/*        0.406/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/TE    1
in_clk(R)->in_clk(R)	39.952   36.656/*        0.406/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/TE    1
in_clk(R)->in_clk(R)	39.952   36.656/*        0.406/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/TE    1
in_clk(R)->in_clk(R)	39.952   36.657/*        0.406/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/TE    1
in_clk(R)->in_clk(R)	39.953   36.657/*        0.406/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	39.955   36.659/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	39.955   36.659/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	39.951   36.659/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	39.955   36.659/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	39.955   36.659/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	39.955   36.659/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	39.955   36.660/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.148   */36.660        */0.161         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	39.954   36.660/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.147   */36.660        */0.161         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	39.954   36.660/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.147   */36.660        */0.161         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.283   36.662/*        0.066/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.241   36.663/*        0.125/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/D    1
in_clk(R)->in_clk(R)	39.960   36.666/*        0.402/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.248   36.669/*        0.108/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.247   36.674/*        0.116/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/D    1
in_clk(R)->in_clk(R)	40.258   36.674/*        0.093/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.220   */36.677        */0.135         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[18]/D    1
in_clk(R)->in_clk(R)	40.277   36.677/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[13]/D    1
in_clk(R)->in_clk(R)	39.939   36.678/*        0.414/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/TE    1
in_clk(R)->in_clk(R)	39.939   36.678/*        0.414/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/TE    1
in_clk(R)->in_clk(R)	39.939   36.678/*        0.414/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/TE    1
in_clk(R)->in_clk(R)	39.942   36.681/*        0.412/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/TE    1
in_clk(R)->in_clk(R)	39.942   36.681/*        0.412/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/TE    1
in_clk(R)->in_clk(R)	39.942   36.681/*        0.412/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/TE    1
in_clk(R)->in_clk(R)	39.957   36.682/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/TE    1
in_clk(R)->in_clk(R)	39.980   36.682/*        0.382/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/TE    1
in_clk(R)->in_clk(R)	39.958   36.683/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/TE    1
in_clk(R)->in_clk(R)	39.945   36.684/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/TE    1
in_clk(R)->in_clk(R)	40.110   */36.686        */0.259         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	39.946   36.686/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/TE    1
in_clk(R)->in_clk(R)	39.946   36.686/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/TE    1
in_clk(R)->in_clk(R)	39.946   36.686/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/TE    1
in_clk(R)->in_clk(R)	39.949   36.689/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/TE    1
in_clk(R)->in_clk(R)	39.949   36.689/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/TE    1
in_clk(R)->in_clk(R)	39.964   36.690/*        0.395/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	39.964   36.690/*        0.395/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	39.948   36.690/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/TE    1
in_clk(R)->in_clk(R)	39.949   36.690/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/TE    1
in_clk(R)->in_clk(R)	39.964   36.691/*        0.395/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/TE    1
in_clk(R)->in_clk(R)	39.949   36.691/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/TE    1
in_clk(R)->in_clk(R)	39.964   36.693/*        0.395/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	40.287   36.694/*        0.073/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	40.273   */36.696        */0.076         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[9]/D    1
in_clk(R)->in_clk(R)	39.963   36.697/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/TE    1
in_clk(R)->in_clk(R)	39.934   36.697/*        0.420/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/TE    1
in_clk(R)->in_clk(R)	39.939   36.697/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/TE    1
in_clk(R)->in_clk(R)	39.939   36.697/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/TE    1
in_clk(R)->in_clk(R)	39.959   36.697/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/TE    1
in_clk(R)->in_clk(R)	39.959   36.697/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/TE    1
in_clk(R)->in_clk(R)	39.936   36.698/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/TE    1
in_clk(R)->in_clk(R)	39.937   36.698/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/TE    1
in_clk(R)->in_clk(R)	39.937   36.698/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/TE    1
in_clk(R)->in_clk(R)	39.937   36.698/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/TE    1
in_clk(R)->in_clk(R)	39.964   36.699/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/TE    1
in_clk(R)->in_clk(R)	39.969   36.701/*        0.381/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/TE    1
in_clk(R)->in_clk(R)	39.945   36.703/*        0.414/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/TE    1
in_clk(R)->in_clk(R)	40.072   */36.703        */0.280         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.308   36.703/*        0.057/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	39.971   36.704/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/TE    1
in_clk(R)->in_clk(R)	40.259   */36.705        */0.099         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	39.972   36.705/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/TE    1
in_clk(R)->in_clk(R)	39.972   36.705/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/TE    1
in_clk(R)->in_clk(R)	39.972   36.705/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/TE    1
in_clk(R)->in_clk(R)	40.264   */36.706        */0.085         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[1]/D    1
in_clk(R)->in_clk(R)	39.938   36.706/*        0.415/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/TE    1
in_clk(R)->in_clk(R)	39.980   36.707/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/TE    1
in_clk(R)->in_clk(R)	39.980   36.707/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	39.982   36.708/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	39.981   36.708/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/TE    1
in_clk(R)->in_clk(R)	39.983   36.708/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	39.944   36.709/*        0.414/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/TE    1
in_clk(R)->in_clk(R)	40.197   */36.709        */0.137         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_clk(R)->in_clk(R)	40.197   */36.709        */0.137         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	40.197   */36.709        */0.137         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_clk(R)->in_clk(R)	39.969   36.709/*        0.388/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/TE    1
in_clk(R)->in_clk(R)	39.970   36.709/*        0.388/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/TE    1
in_clk(R)->in_clk(R)	39.971   36.709/*        0.388/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/TE    1
in_clk(R)->in_clk(R)	39.970   36.709/*        0.388/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/TE    1
in_clk(R)->in_clk(R)	39.971   36.710/*        0.387/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/TE    1
in_clk(R)->in_clk(R)	39.944   36.710/*        0.414/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/TE    1
in_clk(R)->in_clk(R)	39.951   36.713/*        0.410/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/TE    1
in_clk(R)->in_clk(R)	39.951   36.714/*        0.410/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/TE    1
in_clk(R)->in_clk(R)	39.974   36.714/*        0.382/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/TE    1
in_clk(R)->in_clk(R)	39.951   36.714/*        0.410/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/TE    1
in_clk(R)->in_clk(R)	40.084   */36.715        */0.272         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	39.974   36.715/*        0.382/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/TE    1
in_clk(R)->in_clk(R)	39.974   36.715/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/TE    1
in_clk(R)->in_clk(R)	40.268   */36.715        */0.095         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	39.974   36.715/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/TE    1
in_clk(R)->in_clk(R)	39.974   36.716/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/TE    1
in_clk(R)->in_clk(R)	39.976   36.717/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/TE    1
in_clk(R)->in_clk(R)	39.952   36.717/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/TE    1
in_clk(R)->in_clk(R)	39.951   36.717/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/TE    1
in_clk(R)->in_clk(R)	39.977   36.719/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/TE    1
in_clk(R)->in_clk(R)	39.978   36.719/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/TE    1
in_clk(R)->in_clk(R)	39.944   36.720/*        0.403/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/TE    1
in_clk(R)->in_clk(R)	39.989   36.721/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/TE    1
in_clk(R)->in_clk(R)	39.955   36.721/*        0.407/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/TE    1
in_clk(R)->in_clk(R)	39.944   36.721/*        0.403/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/TE    1
in_clk(R)->in_clk(R)	39.989   36.721/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/TE    1
in_clk(R)->in_clk(R)	39.989   36.721/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/TE    1
in_clk(R)->in_clk(R)	39.955   36.721/*        0.407/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/TE    1
in_clk(R)->in_clk(R)	40.244   36.721/*        0.121/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/D    1
in_clk(R)->in_clk(R)	40.040   36.722/*        0.323/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/TE    1
in_clk(R)->in_clk(R)	39.944   36.722/*        0.403/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/TE    1
in_clk(R)->in_clk(R)	40.040   36.722/*        0.323/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/TE    1
in_clk(R)->in_clk(R)	39.949   36.722/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/TE    1
in_clk(R)->in_clk(R)	39.949   36.722/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/TE    1
in_clk(R)->in_clk(R)	39.984   36.722/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/TE    1
in_clk(R)->in_clk(R)	39.966   36.724/*        0.388/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/TE    1
in_clk(R)->in_clk(R)	39.966   36.724/*        0.388/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/TE    1
in_clk(R)->in_clk(R)	39.952   36.726/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/TE    1
in_clk(R)->in_clk(R)	39.952   36.726/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/TE    1
in_clk(R)->in_clk(R)	39.952   36.726/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/TE    1
in_clk(R)->in_clk(R)	39.953   36.726/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/TE    1
in_clk(R)->in_clk(R)	40.044   36.726/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/TE    1
in_clk(R)->in_clk(R)	40.044   36.727/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/TE    1
in_clk(R)->in_clk(R)	39.986   36.727/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/TE    1
in_clk(R)->in_clk(R)	39.955   36.727/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/TE    1
in_clk(R)->in_clk(R)	39.986   36.727/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/TE    1
in_clk(R)->in_clk(R)	40.044   36.727/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/TE    1
in_clk(R)->in_clk(R)	39.955   36.727/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/TE    1
in_clk(R)->in_clk(R)	39.954   36.728/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/TE    1
in_clk(R)->in_clk(R)	40.044   36.728/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/TE    1
in_clk(R)->in_clk(R)	39.987   36.728/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/TE    1
in_clk(R)->in_clk(R)	39.967   36.728/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/TE    1
in_clk(R)->in_clk(R)	39.969   36.728/*        0.391/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/TE    1
in_clk(R)->in_clk(R)	39.995   36.728/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/TE    1
in_clk(R)->in_clk(R)	40.088   */36.728        */0.269         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	39.955   36.729/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/TE    1
in_clk(R)->in_clk(R)	40.288   */36.729        */0.068         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[1]/D    1
in_clk(R)->in_clk(R)	39.971   36.729/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/TE    1
in_clk(R)->in_clk(R)	39.971   36.729/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/TE    1
in_clk(R)->in_clk(R)	39.953   36.729/*        0.397/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/TE    1
in_clk(R)->in_clk(R)	39.940   36.729/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/TE    1
in_clk(R)->in_clk(R)	39.955   36.729/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/TE    1
in_clk(R)->in_clk(R)	39.953   36.729/*        0.397/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/TE    1
in_clk(R)->in_clk(R)	39.942   36.730/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/TE    1
in_clk(R)->in_clk(R)	39.942   36.730/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/TE    1
in_clk(R)->in_clk(R)	39.955   36.730/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/TE    1
in_clk(R)->in_clk(R)	39.972   36.730/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/TE    1
in_clk(R)->in_clk(R)	39.952   36.730/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/TE    1
in_clk(R)->in_clk(R)	39.957   36.730/*        0.394/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/TE    1
in_clk(R)->in_clk(R)	39.971   36.730/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/TE    1
in_clk(R)->in_clk(R)	39.969   36.730/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/TE    1
in_clk(R)->in_clk(R)	39.957   36.730/*        0.394/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/TE    1
in_clk(R)->in_clk(R)	39.955   36.730/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/TE    1
in_clk(R)->in_clk(R)	39.971   36.731/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/TE    1
in_clk(R)->in_clk(R)	39.971   36.731/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/TE    1
in_clk(R)->in_clk(R)	39.971   36.731/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/TE    1
in_clk(R)->in_clk(R)	40.049   36.731/*        0.318/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/TE    1
in_clk(R)->in_clk(R)	40.048   36.731/*        0.318/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/TE    1
in_clk(R)->in_clk(R)	40.262   36.731/*        0.093/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.049   36.731/*        0.318/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/TE    1
in_clk(R)->in_clk(R)	40.051   36.732/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/TE    1
in_clk(R)->in_clk(R)	39.972   36.732/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/TE    1
in_clk(R)->in_clk(R)	40.313   36.733/*        0.060/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.284   36.733/*        0.066/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]/D    1
in_clk(R)->in_clk(R)	39.956   36.733/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/TE    1
in_clk(R)->in_clk(R)	39.993   36.734/*        0.368/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/TE    1
in_clk(R)->in_clk(R)	39.993   36.734/*        0.368/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/TE    1
in_clk(R)->in_clk(R)	39.995   36.734/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/TE    1
in_clk(R)->in_clk(R)	39.973   36.734/*        0.387/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/TE    1
in_clk(R)->in_clk(R)	39.995   36.734/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/TE    1
in_clk(R)->in_clk(R)	39.995   36.734/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/TE    1
in_clk(R)->in_clk(R)	39.973   36.734/*        0.387/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/TE    1
in_clk(R)->in_clk(R)	39.991   36.734/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/TE    1
in_clk(R)->in_clk(R)	40.247   36.734/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/D    1
in_clk(R)->in_clk(R)	39.973   36.734/*        0.387/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/TE    1
in_clk(R)->in_clk(R)	39.991   36.734/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/TE    1
in_clk(R)->in_clk(R)	40.139   36.734/*        0.224/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	39.973   36.735/*        0.387/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/TE    1
in_clk(R)->in_clk(R)	39.980   36.735/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/TE    1
in_clk(R)->in_clk(R)	39.961   36.736/*        0.395/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/TE    1
in_clk(R)->in_clk(R)	40.260   */36.736        */0.099         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	39.981   36.736/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/TE    1
in_clk(R)->in_clk(R)	39.980   36.736/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/TE    1
in_clk(R)->in_clk(R)	39.981   36.736/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/TE    1
in_clk(R)->in_clk(R)	39.981   36.736/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/TE    1
in_clk(R)->in_clk(R)	39.981   36.736/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/TE    1
in_clk(R)->in_clk(R)	39.956   36.736/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/TE    1
in_clk(R)->in_clk(R)	39.957   36.736/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/TE    1
in_clk(R)->in_clk(R)	39.957   36.736/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/TE    1
in_clk(R)->in_clk(R)	39.957   36.736/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/TE    1
in_clk(R)->in_clk(R)	39.957   36.736/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/TE    1
in_clk(R)->in_clk(R)	39.957   36.736/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/TE    1
in_clk(R)->in_clk(R)	39.995   36.736/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/TE    1
in_clk(R)->in_clk(R)	39.958   36.736/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/TE    1
in_clk(R)->in_clk(R)	39.958   36.737/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/TE    1
in_clk(R)->in_clk(R)	39.958   36.737/*        0.393/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/TE    1
in_clk(R)->in_clk(R)	39.962   36.737/*        0.395/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/TE    1
in_clk(R)->in_clk(R)	39.995   36.737/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/TE    1
in_clk(R)->in_clk(R)	39.994   36.737/*        0.368/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/TE    1
in_clk(R)->in_clk(R)	40.053   36.737/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/TE    1
in_clk(R)->in_clk(R)	40.052   36.738/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/TE    1
in_clk(R)->in_clk(R)	39.969   36.738/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/TE    1
in_clk(R)->in_clk(R)	40.052   36.738/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/TE    1
in_clk(R)->in_clk(R)	40.051   36.739/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/TE    1
in_clk(R)->in_clk(R)	40.051   36.739/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/TE    1
in_clk(R)->in_clk(R)	40.278   36.739/*        0.069/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[4]/D    1
in_clk(R)->in_clk(R)	39.961   36.741/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/TE    1
in_clk(R)->in_clk(R)	39.961   36.741/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/TE    1
in_clk(R)->in_clk(R)	39.985   36.742/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/TE    1
in_clk(R)->in_clk(R)	39.985   36.742/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/TE    1
in_clk(R)->in_clk(R)	40.049   36.742/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	40.053   36.742/*        0.315/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/TE    1
in_clk(R)->in_clk(R)	40.049   36.742/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	40.279   36.742/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[1]/D    1
in_clk(R)->in_clk(R)	39.944   36.743/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/TE    1
in_clk(R)->in_clk(R)	39.944   36.743/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/TE    1
in_clk(R)->in_clk(R)	39.944   36.743/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/TE    1
in_clk(R)->in_clk(R)	39.960   36.743/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/TE    1
in_clk(R)->in_clk(R)	39.953   36.744/*        0.402/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/TE    1
in_clk(R)->in_clk(R)	39.986   36.744/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/TE    1
in_clk(R)->in_clk(R)	39.956   36.744/*        0.397/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/TE    1
in_clk(R)->in_clk(R)	40.053   36.744/*        0.315/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/TE    1
in_clk(R)->in_clk(R)	39.956   36.744/*        0.397/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/TE    1
in_clk(R)->in_clk(R)	40.053   36.744/*        0.314/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/TE    1
in_clk(R)->in_clk(R)	39.946   36.745/*        0.407/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/TE    1
in_clk(R)->in_clk(R)	39.988   36.745/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/TE    1
in_clk(R)->in_clk(R)	39.988   36.745/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/TE    1
in_clk(R)->in_clk(R)	39.982   36.745/*        0.382/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/TE    1
in_clk(R)->in_clk(R)	39.970   36.745/*        0.388/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/TE    1
in_clk(R)->in_clk(R)	39.970   36.745/*        0.388/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/TE    1
in_clk(R)->in_clk(R)	39.983   36.745/*        0.382/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/TE    1
in_clk(R)->in_clk(R)	39.987   36.746/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/TE    1
in_clk(R)->in_clk(R)	39.988   36.746/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/TE    1
in_clk(R)->in_clk(R)	39.947   36.746/*        0.407/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/TE    1
in_clk(R)->in_clk(R)	39.976   36.746/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/TE    1
in_clk(R)->in_clk(R)	39.983   36.746/*        0.382/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/TE    1
in_clk(R)->in_clk(R)	39.972   36.746/*        0.387/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/TE    1
in_clk(R)->in_clk(R)	40.097   36.747/*        0.211/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	39.976   36.747/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/TE    1
in_clk(R)->in_clk(R)	39.947   36.747/*        0.407/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/TE    1
in_clk(R)->in_clk(R)	39.963   36.747/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/TE    1
in_clk(R)->in_clk(R)	39.963   36.747/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/TE    1
in_clk(R)->in_clk(R)	39.963   36.747/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/TE    1
in_clk(R)->in_clk(R)	39.976   36.747/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/TE    1
in_clk(R)->in_clk(R)	39.975   36.747/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/TE    1
in_clk(R)->in_clk(R)	39.975   36.747/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/TE    1
in_clk(R)->in_clk(R)	39.971   36.748/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/TE    1
in_clk(R)->in_clk(R)	39.976   36.748/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/TE    1
in_clk(R)->in_clk(R)	39.971   36.748/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/TE    1
in_clk(R)->in_clk(R)	39.970   36.748/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/TE    1
in_clk(R)->in_clk(R)	39.976   36.748/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/TE    1
in_clk(R)->in_clk(R)	39.971   36.748/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/TE    1
in_clk(R)->in_clk(R)	39.971   36.748/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/TE    1
in_clk(R)->in_clk(R)	39.976   36.748/*        0.382/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/TE    1
in_clk(R)->in_clk(R)	39.971   36.748/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/TE    1
in_clk(R)->in_clk(R)	39.971   36.748/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/TE    1
in_clk(R)->in_clk(R)	39.963   36.748/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/TE    1
in_clk(R)->in_clk(R)	39.959   36.749/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/TE    1
in_clk(R)->in_clk(R)	39.959   36.749/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/TE    1
in_clk(R)->in_clk(R)	39.959   36.749/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/TE    1
in_clk(R)->in_clk(R)	39.959   36.749/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/TE    1
in_clk(R)->in_clk(R)	39.960   36.749/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/TE    1
in_clk(R)->in_clk(R)	39.960   36.750/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/TE    1
in_clk(R)->in_clk(R)	39.962   36.751/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/TE    1
in_clk(R)->in_clk(R)	39.966   36.751/*        0.386/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/TE    1
in_clk(R)->in_clk(R)	39.966   36.751/*        0.386/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/TE    1
in_clk(R)->in_clk(R)	40.283   36.751/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[23]/D    1
in_clk(R)->in_clk(R)	39.966   36.752/*        0.386/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/TE    1
in_clk(R)->in_clk(R)	39.954   36.752/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/TE    1
in_clk(R)->in_clk(R)	39.961   36.752/*        0.387/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/TE    1
in_clk(R)->in_clk(R)	39.954   36.752/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/TE    1
in_clk(R)->in_clk(R)	39.961   36.753/*        0.387/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/TE    1
in_clk(R)->in_clk(R)	39.954   36.753/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/TE    1
in_clk(R)->in_clk(R)	39.976   36.754/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/TE    1
in_clk(R)->in_clk(R)	39.992   36.754/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/TE    1
in_clk(R)->in_clk(R)	39.995   36.754/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/TE    1
in_clk(R)->in_clk(R)	39.992   36.754/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/TE    1
in_clk(R)->in_clk(R)	39.979   36.755/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/TE    1
in_clk(R)->in_clk(R)	39.979   36.755/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/TE    1
in_clk(R)->in_clk(R)	39.954   36.755/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/TE    1
in_clk(R)->in_clk(R)	39.979   36.755/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/TE    1
in_clk(R)->in_clk(R)	39.953   36.756/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/TE    1
in_clk(R)->in_clk(R)	39.977   36.756/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/TE    1
in_clk(R)->in_clk(R)	39.982   36.757/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/TE    1
in_clk(R)->in_clk(R)	40.288   36.758/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_RX/PE_reg/D    1
in_clk(R)->in_clk(R)	39.969   36.758/*        0.387/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/TE    1
in_clk(R)->in_clk(R)	39.968   36.759/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/TE    1
in_clk(R)->in_clk(R)	39.991   36.760/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/TE    1
in_clk(R)->in_clk(R)	39.991   36.760/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/TE    1
in_clk(R)->in_clk(R)	40.166   36.761/*        0.213/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.178   36.762/*        0.183/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	39.980   36.762/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/TE    1
in_clk(R)->in_clk(R)	39.980   36.762/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/TE    1
in_clk(R)->in_clk(R)	39.980   36.763/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/TE    1
in_clk(R)->in_clk(R)	40.251   36.763/*        0.118/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/D    1
in_clk(R)->in_clk(R)	39.963   36.764/*        0.400/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/TE    1
in_clk(R)->in_clk(R)	40.269   36.764/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	39.963   36.764/*        0.400/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/TE    1
in_clk(R)->in_clk(R)	39.963   36.764/*        0.400/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/TE    1
in_clk(R)->in_clk(R)	39.979   36.767/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/TE    1
in_clk(R)->in_clk(R)	39.993   36.768/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/TE    1
in_clk(R)->in_clk(R)	39.999   36.768/*        0.361/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/TE    1
in_clk(R)->in_clk(R)	40.009   36.768/*        0.358/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/TE    1
in_clk(R)->in_clk(R)	40.274   36.770/*        0.074/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.273   36.770/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[19]/D    1
in_clk(R)->in_clk(R)	39.991   36.774/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/TE    1
in_clk(R)->in_clk(R)	39.991   36.774/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/TE    1
in_clk(R)->in_clk(R)	39.991   36.774/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/TE    1
in_clk(R)->in_clk(R)	40.259   36.774/*        0.105/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/D    1
in_clk(R)->in_clk(R)	40.286   36.775/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[26]/D    1
in_clk(R)->in_clk(R)	39.986   36.776/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/TE    1
in_clk(R)->in_clk(R)	39.987   36.776/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/TE    1
in_clk(R)->in_clk(R)	39.984   36.776/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/TE    1
in_clk(R)->in_clk(R)	39.987   36.776/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/TE    1
in_clk(R)->in_clk(R)	39.984   36.777/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/TE    1
in_clk(R)->in_clk(R)	39.993   36.777/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/TE    1
in_clk(R)->in_clk(R)	39.993   36.777/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/TE    1
in_clk(R)->in_clk(R)	39.984   36.778/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/TE    1
in_clk(R)->in_clk(R)	39.985   36.778/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/TE    1
in_clk(R)->in_clk(R)	39.994   36.778/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/TE    1
in_clk(R)->in_clk(R)	39.994   36.778/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/TE    1
in_clk(R)->in_clk(R)	39.990   36.778/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/TE    1
in_clk(R)->in_clk(R)	39.990   36.778/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/TE    1
in_clk(R)->in_clk(R)	39.969   36.779/*        0.381/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	39.969   36.779/*        0.381/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	39.969   36.779/*        0.381/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	39.969   36.779/*        0.381/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	39.969   36.779/*        0.381/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	39.990   36.779/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/TE    1
in_clk(R)->in_clk(R)	39.990   36.779/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/TE    1
in_clk(R)->in_clk(R)	39.969   36.780/*        0.381/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	39.990   36.780/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/TE    1
in_clk(R)->in_clk(R)	39.993   36.780/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/TE    1
in_clk(R)->in_clk(R)	39.993   36.780/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/TE    1
in_clk(R)->in_clk(R)	39.990   36.780/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/TE    1
in_clk(R)->in_clk(R)	39.969   36.780/*        0.381/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	39.969   36.780/*        0.381/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.244   */36.780        */0.112         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	39.994   36.781/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/TE    1
in_clk(R)->in_clk(R)	39.994   36.781/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/TE    1
in_clk(R)->in_clk(R)	40.013   36.781/*        0.355/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/TE    1
in_clk(R)->in_clk(R)	40.284   36.782/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.013   36.782/*        0.355/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/TE    1
in_clk(R)->in_clk(R)	40.046   36.782/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.046   36.782/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.046   36.782/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.046   36.782/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.046   36.783/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.046   36.783/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.283   36.786/*        0.066/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[27]/D    1
in_clk(R)->in_clk(R)	39.965   36.787/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/TE    1
in_clk(R)->in_clk(R)	40.050   36.787/*        0.313/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.050   36.787/*        0.313/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.050   36.787/*        0.313/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.050   36.787/*        0.313/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.050   36.787/*        0.313/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/TE    1
in_clk(R)->in_clk(R)	39.965   36.787/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/TE    1
in_clk(R)->in_clk(R)	40.050   36.787/*        0.313/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.050   36.788/*        0.314/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.050   36.788/*        0.314/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.001   36.789/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/TE    1
in_clk(R)->in_clk(R)	40.001   36.790/*        0.366/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/TE    1
in_clk(R)->in_clk(R)	40.142   36.791/*        0.191/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	40.196   36.791/*        0.168/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.053   36.792/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.055   36.792/*        0.312/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.286   36.793/*        0.063/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.056   36.794/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.056   36.795/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.971   36.795/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/TE    1
in_clk(R)->in_clk(R)	39.986   36.795/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	39.986   36.796/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	39.971   36.796/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/TE    1
in_clk(R)->in_clk(R)	39.971   36.796/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/TE    1
in_clk(R)->in_clk(R)	39.984   36.797/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	39.971   36.797/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/TE    1
in_clk(R)->in_clk(R)	40.060   36.798/*        0.309/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.047   36.798/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	40.060   36.798/*        0.309/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/TE    1
in_clk(R)->in_clk(R)	39.972   36.798/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/TE    1
in_clk(R)->in_clk(R)	40.047   36.798/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/TE    1
in_clk(R)->in_clk(R)	40.047   36.799/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/TE    1
in_clk(R)->in_clk(R)	40.047   36.799/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	40.047   36.799/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	39.998   36.799/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/TE    1
in_clk(R)->in_clk(R)	39.998   36.799/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/TE    1
in_clk(R)->in_clk(R)	40.047   36.799/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	40.047   36.799/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	39.999   36.799/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/TE    1
in_clk(R)->in_clk(R)	39.999   36.799/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/TE    1
in_clk(R)->in_clk(R)	39.999   36.799/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/TE    1
in_clk(R)->in_clk(R)	40.047   36.799/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/TE    1
in_clk(R)->in_clk(R)	39.998   36.799/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/TE    1
in_clk(R)->in_clk(R)	39.998   36.800/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/TE    1
in_clk(R)->in_clk(R)	40.045   36.800/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/TE    1
in_clk(R)->in_clk(R)	39.998   36.801/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/TE    1
in_clk(R)->in_clk(R)	40.327   36.801/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.153   36.802/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.153   36.802/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.153   36.802/*        0.156/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.327   36.802/*        0.039/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.283   36.803/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]/D    1
in_clk(R)->in_clk(R)	39.931   36.803/*        0.418/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/TE    1
in_clk(R)->in_clk(R)	40.051   36.805/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/TE    1
in_clk(R)->in_clk(R)	40.051   36.805/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/TE    1
in_clk(R)->in_clk(R)	40.331   36.805/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.331   36.805/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.331   36.805/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.331   36.805/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.331   36.806/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.331   36.806/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.331   36.806/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.050   36.806/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/TE    1
in_clk(R)->in_clk(R)	40.050   36.806/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/TE    1
in_clk(R)->in_clk(R)	39.936   36.807/*        0.426/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/TE    1
in_clk(R)->in_clk(R)	39.935   36.807/*        0.426/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/TE    1
in_clk(R)->in_clk(R)	39.936   36.807/*        0.426/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/TE    1
in_clk(R)->in_clk(R)	40.331   36.807/*        0.036/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	39.936   36.807/*        0.426/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/TE    1
in_clk(R)->in_clk(R)	39.936   36.807/*        0.426/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/TE    1
in_clk(R)->in_clk(R)	40.050   36.807/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/TE    1
in_clk(R)->in_clk(R)	39.936   36.808/*        0.426/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/TE    1
in_clk(R)->in_clk(R)	39.987   36.809/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/TE    1
in_clk(R)->in_clk(R)	40.052   36.809/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/TE    1
in_clk(R)->in_clk(R)	39.978   36.810/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/TE    1
in_clk(R)->in_clk(R)	40.048   36.810/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/TE    1
in_clk(R)->in_clk(R)	40.052   36.811/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/TE    1
in_clk(R)->in_clk(R)	39.972   36.815/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/TE    1
in_clk(R)->in_clk(R)	39.944   36.816/*        0.412/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/TE    1
in_clk(R)->in_clk(R)	39.972   36.816/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/TE    1
in_clk(R)->in_clk(R)	39.994   36.817/*        0.365/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/TE    1
in_clk(R)->in_clk(R)	40.256   36.817/*        0.095/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.223   36.818/*        0.156/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.056   36.818/*        0.315/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/TE    1
in_clk(R)->in_clk(R)	40.344   36.818/*        0.030/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.056   36.818/*        0.315/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/TE    1
in_clk(R)->in_clk(R)	40.058   36.819/*        0.315/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/TE    1
in_clk(R)->in_clk(R)	39.991   36.820/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/TE    1
in_clk(R)->in_clk(R)	39.990   36.821/*        0.368/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/TE    1
in_clk(R)->in_clk(R)	39.991   36.821/*        0.368/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/TE    1
in_clk(R)->in_clk(R)	39.991   36.821/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/TE    1
in_clk(R)->in_clk(R)	39.991   36.821/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/TE    1
in_clk(R)->in_clk(R)	39.991   36.821/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/TE    1
in_clk(R)->in_clk(R)	40.348   36.822/*        0.031/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	39.980   36.823/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/TE    1
in_clk(R)->in_clk(R)	39.980   36.823/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/TE    1
in_clk(R)->in_clk(R)	40.212   36.824/*        0.149/*         top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/TI    1
in_clk(R)->in_clk(R)	40.322   */36.827        */0.051         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	39.973   36.830/*        0.390/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/TE    1
in_clk(R)->in_clk(R)	39.997   36.830/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/TE    1
in_clk(R)->in_clk(R)	40.038   36.831/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.038   36.831/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.038   36.831/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.038   36.831/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	39.998   36.831/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/TE    1
in_clk(R)->in_clk(R)	40.009   36.831/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/TE    1
in_clk(R)->in_clk(R)	40.009   36.831/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/TE    1
in_clk(R)->in_clk(R)	39.974   36.831/*        0.390/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/TE    1
in_clk(R)->in_clk(R)	39.998   36.831/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/TE    1
in_clk(R)->in_clk(R)	39.974   36.831/*        0.390/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/TE    1
in_clk(R)->in_clk(R)	39.998   36.831/*        0.364/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/TE    1
in_clk(R)->in_clk(R)	39.963   36.834/*        0.402/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/TE    1
in_clk(R)->in_clk(R)	39.963   36.834/*        0.402/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/TE    1
in_clk(R)->in_clk(R)	39.977   36.834/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	39.963   36.834/*        0.402/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/TE    1
in_clk(R)->in_clk(R)	39.978   36.835/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	39.979   36.835/*        0.386/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	39.980   36.835/*        0.386/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	39.978   36.836/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/TE    1
in_clk(R)->in_clk(R)	39.980   36.836/*        0.386/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	39.978   36.836/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/TE    1
in_clk(R)->in_clk(R)	39.980   36.836/*        0.386/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	40.336   36.837/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.336   36.838/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.337   36.838/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.046   36.838/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	39.997   36.839/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/TE    1
in_clk(R)->in_clk(R)	39.997   36.839/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/TE    1
in_clk(R)->in_clk(R)	39.997   36.839/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/TE    1
in_clk(R)->in_clk(R)	39.997   36.839/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/TE    1
in_clk(R)->in_clk(R)	40.337   36.839/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.047   36.840/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.043   36.840/*        0.323/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.042   36.840/*        0.323/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.048   36.840/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.048   36.841/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.043   36.841/*        0.323/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	39.984   36.841/*        0.384/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/TE    1
in_clk(R)->in_clk(R)	40.042   36.841/*        0.323/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.053   36.845/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.043   36.845/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.048   36.846/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.197   36.846/*        0.136/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	40.197   36.846/*        0.136/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_clk(R)->in_clk(R)	40.197   36.846/*        0.136/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_clk(R)->in_clk(R)	40.048   36.847/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.003   36.848/*        0.358/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/TE    1
in_clk(R)->in_clk(R)	40.003   36.848/*        0.358/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/TE    1
in_clk(R)->in_clk(R)	40.054   36.849/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.004   36.849/*        0.358/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/TE    1
in_clk(R)->in_clk(R)	39.938   36.850/*        0.415/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/TE    1
in_clk(R)->in_clk(R)	39.938   36.850/*        0.415/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/TE    1
in_clk(R)->in_clk(R)	39.938   36.850/*        0.415/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/TE    1
in_clk(R)->in_clk(R)	39.938   36.850/*        0.415/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/TE    1
in_clk(R)->in_clk(R)	40.054   36.851/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.054   36.851/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.054   36.851/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	39.980   36.854/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/TE    1
in_clk(R)->in_clk(R)	39.982   36.855/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/TE    1
in_clk(R)->in_clk(R)	40.258   36.855/*        0.091/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	39.983   36.855/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/TE    1
in_clk(R)->in_clk(R)	39.981   36.855/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/TE    1
in_clk(R)->in_clk(R)	39.983   36.856/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/TE    1
in_clk(R)->in_clk(R)	39.966   36.856/*        0.392/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/TE    1
in_clk(R)->in_clk(R)	39.966   36.856/*        0.392/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/TE    1
in_clk(R)->in_clk(R)	39.967   36.857/*        0.392/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/TE    1
in_clk(R)->in_clk(R)	39.967   36.857/*        0.392/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/TE    1
in_clk(R)->in_clk(R)	39.993   36.857/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/TE    1
in_clk(R)->in_clk(R)	39.942   36.857/*        0.410/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/TE    1
in_clk(R)->in_clk(R)	39.942   36.857/*        0.410/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/TE    1
in_clk(R)->in_clk(R)	39.994   36.858/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	39.994   36.858/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/TE    1
in_clk(R)->in_clk(R)	40.085   36.858/*        0.280/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	39.931   36.859/*        0.422/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/TE    1
in_clk(R)->in_clk(R)	39.931   36.859/*        0.422/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/TE    1
in_clk(R)->in_clk(R)	39.931   36.859/*        0.422/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/TE    1
in_clk(R)->in_clk(R)	40.085   36.859/*        0.280/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	40.085   36.859/*        0.280/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	40.358   36.859/*        0.003/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.085   36.859/*        0.280/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	40.281   */36.859        */0.065         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[9]/D    1
in_clk(R)->in_clk(R)	39.987   36.859/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/TE    1
in_clk(R)->in_clk(R)	40.086   36.859/*        0.280/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	39.987   36.859/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/TE    1
in_clk(R)->in_clk(R)	39.987   36.860/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/TE    1
in_clk(R)->in_clk(R)	39.931   36.860/*        0.410/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/TE    1
in_clk(R)->in_clk(R)	40.086   36.860/*        0.280/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	39.932   36.860/*        0.410/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/TE    1
in_clk(R)->in_clk(R)	40.292   */36.860        */0.068         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[0]/D    1
in_clk(R)->in_clk(R)	39.987   36.860/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/TE    1
in_clk(R)->in_clk(R)	39.987   36.860/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/TE    1
in_clk(R)->in_clk(R)	39.949   36.861/*        0.410/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/TE    1
in_clk(R)->in_clk(R)	39.948   36.861/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/TE    1
in_clk(R)->in_clk(R)	39.948   36.861/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/TE    1
in_clk(R)->in_clk(R)	39.948   36.861/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/TE    1
in_clk(R)->in_clk(R)	39.948   36.862/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/TE    1
in_clk(R)->in_clk(R)	39.971   36.863/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/TE    1
in_clk(R)->in_clk(R)	39.972   36.863/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/TE    1
in_clk(R)->in_clk(R)	40.273   */36.863        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	39.971   36.864/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/TE    1
in_clk(R)->in_clk(R)	40.000   36.864/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/TE    1
in_clk(R)->in_clk(R)	40.000   36.864/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	39.999   36.864/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/TE    1
in_clk(R)->in_clk(R)	39.999   36.864/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	40.000   36.865/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/TE    1
in_clk(R)->in_clk(R)	40.000   36.865/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	39.972   36.865/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/TE    1
in_clk(R)->in_clk(R)	39.972   36.865/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/TE    1
in_clk(R)->in_clk(R)	39.999   36.865/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	40.000   36.865/*        0.359/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	39.934   36.865/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/TE    1
in_clk(R)->in_clk(R)	40.246   36.865/*        0.120/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/D    1
in_clk(R)->in_clk(R)	39.973   36.867/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/TE    1
in_clk(R)->in_clk(R)	39.928   36.867/*        0.413/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/TE    1
in_clk(R)->in_clk(R)	39.928   36.867/*        0.413/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/TE    1
in_clk(R)->in_clk(R)	39.928   36.867/*        0.413/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/TE    1
in_clk(R)->in_clk(R)	39.973   36.867/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/TE    1
in_clk(R)->in_clk(R)	39.949   36.867/*        0.400/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/TE    1
in_clk(R)->in_clk(R)	39.929   36.867/*        0.413/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/TE    1
in_clk(R)->in_clk(R)	40.278   36.867/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[5]/D    1
in_clk(R)->in_clk(R)	39.950   36.867/*        0.400/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/TE    1
in_clk(R)->in_clk(R)	39.929   36.867/*        0.413/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/TE    1
in_clk(R)->in_clk(R)	39.929   36.867/*        0.413/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/TE    1
in_clk(R)->in_clk(R)	40.236   */36.867        */0.120         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.089   36.868/*        0.283/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	39.949   36.869/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/TE    1
in_clk(R)->in_clk(R)	39.950   36.869/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/TE    1
in_clk(R)->in_clk(R)	39.941   36.869/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/TE    1
in_clk(R)->in_clk(R)	39.940   36.870/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/TE    1
in_clk(R)->in_clk(R)	40.287   36.870/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[25]/D    1
in_clk(R)->in_clk(R)	39.940   36.870/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/TE    1
in_clk(R)->in_clk(R)	39.941   36.870/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/TE    1
in_clk(R)->in_clk(R)	39.973   36.871/*        0.389/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/TE    1
in_clk(R)->in_clk(R)	39.973   36.871/*        0.389/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.284   36.871/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[20]/D    1
in_clk(R)->in_clk(R)	39.941   36.871/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/TE    1
in_clk(R)->in_clk(R)	39.940   36.871/*        0.417/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/TE    1
in_clk(R)->in_clk(R)	40.240   */36.871        */0.116         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.371   36.871/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.369   36.872/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[18]/RN    1
in_clk(R)->in_clk(R)	40.371   36.872/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/RN    1
in_clk(R)->in_clk(R)	40.371   36.872/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/RN    1
in_clk(R)->in_clk(R)	40.371   36.872/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.370   36.872/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.370   36.872/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[14]/RN    1
in_clk(R)->in_clk(R)	40.370   36.872/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/RN    1
in_clk(R)->in_clk(R)	40.370   36.872/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[13]/RN    1
in_clk(R)->in_clk(R)	40.370   36.872/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.100   36.874/*        0.272/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	40.400   36.875/*        0.002/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.290   */36.875        */0.070         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.400   36.875/*        0.002/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.401   36.876/*        0.002/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	39.948   36.876/*        0.413/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/TE    1
in_clk(R)->in_clk(R)	40.401   36.876/*        0.002/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	39.978   36.876/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.978   36.876/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.981   36.878/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.281   36.880/*        0.081/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.263   */36.880        */0.077         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.284   36.880/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[21]/D    1
in_clk(R)->in_clk(R)	39.962   36.881/*        0.394/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/TE    1
in_clk(R)->in_clk(R)	39.983   36.881/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/TE    1
in_clk(R)->in_clk(R)	39.953   36.882/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/TE    1
in_clk(R)->in_clk(R)	39.984   36.882/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/TE    1
in_clk(R)->in_clk(R)	39.953   36.882/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/TE    1
in_clk(R)->in_clk(R)	39.953   36.882/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/TE    1
in_clk(R)->in_clk(R)	39.984   36.882/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/TE    1
in_clk(R)->in_clk(R)	39.984   36.882/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/TE    1
in_clk(R)->in_clk(R)	39.984   36.882/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.316   36.882/*        0.052/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	39.984   36.882/*        0.384/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.316   36.882/*        0.052/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	39.985   36.882/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/TE    1
in_clk(R)->in_clk(R)	39.942   36.883/*        0.411/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/TE    1
in_clk(R)->in_clk(R)	39.942   36.883/*        0.411/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/TE    1
in_clk(R)->in_clk(R)	40.316   36.883/*        0.052/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.316   36.883/*        0.052/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	39.970   36.883/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/TE    1
in_clk(R)->in_clk(R)	39.970   36.883/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/TE    1
in_clk(R)->in_clk(R)	40.316   36.883/*        0.052/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.304   36.883/*        0.053/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.304   36.884/*        0.053/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	39.961   36.884/*        0.394/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/TE    1
in_clk(R)->in_clk(R)	40.304   36.884/*        0.053/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.304   36.884/*        0.053/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.304   36.884/*        0.053/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.244   */36.884        */0.112         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	39.971   36.885/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/TE    1
in_clk(R)->in_clk(R)	39.971   36.885/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/TE    1
in_clk(R)->in_clk(R)	39.971   36.885/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/TE    1
in_clk(R)->in_clk(R)	39.944   36.885/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/TE    1
in_clk(R)->in_clk(R)	40.011   36.886/*        0.349/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/TE    1
in_clk(R)->in_clk(R)	39.945   36.888/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/TE    1
in_clk(R)->in_clk(R)	39.970   36.888/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/TE    1
in_clk(R)->in_clk(R)	39.971   36.888/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/TE    1
in_clk(R)->in_clk(R)	39.959   36.888/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/TE    1
in_clk(R)->in_clk(R)	39.971   36.888/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/TE    1
in_clk(R)->in_clk(R)	39.960   36.888/*        0.396/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/TE    1
in_clk(R)->in_clk(R)	39.971   36.888/*        0.390/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/TE    1
in_clk(R)->in_clk(R)	39.945   36.889/*        0.409/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/TE    1
in_clk(R)->in_clk(R)	40.284   36.892/*        0.069/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	39.951   36.893/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/TE    1
in_clk(R)->in_clk(R)	39.952   36.893/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/TE    1
in_clk(R)->in_clk(R)	40.238   */36.894        */0.128         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/D    1
in_clk(R)->in_clk(R)	39.952   36.894/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/TE    1
in_clk(R)->in_clk(R)	39.952   36.895/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/TE    1
in_clk(R)->in_clk(R)	39.956   36.895/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/TE    1
in_clk(R)->in_clk(R)	39.956   36.895/*        0.399/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/TE    1
in_clk(R)->in_clk(R)	40.279   36.895/*        0.072/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[27]/D    1
in_clk(R)->in_clk(R)	39.981   36.896/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/TE    1
in_clk(R)->in_clk(R)	39.981   36.896/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/TE    1
in_clk(R)->in_clk(R)	39.952   36.897/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/TE    1
in_clk(R)->in_clk(R)	39.980   36.897/*        0.384/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/TE    1
in_clk(R)->in_clk(R)	39.981   36.898/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/TE    1
in_clk(R)->in_clk(R)	39.981   36.899/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/TE    1
in_clk(R)->in_clk(R)	39.981   36.899/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/TE    1
in_clk(R)->in_clk(R)	39.972   36.899/*        0.391/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/TE    1
in_clk(R)->in_clk(R)	39.980   36.900/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/TE    1
in_clk(R)->in_clk(R)	39.959   36.900/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/TE    1
in_clk(R)->in_clk(R)	40.247   36.900/*        0.116/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/D    1
in_clk(R)->in_clk(R)	40.275   36.900/*        0.072/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.024   36.901/*        0.333/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	39.974   36.903/*        0.390/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/TE    1
in_clk(R)->in_clk(R)	39.944   36.904/*        0.397/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/TE    1
in_clk(R)->in_clk(R)	39.945   36.904/*        0.397/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/TE    1
in_clk(R)->in_clk(R)	39.945   36.904/*        0.397/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/TE    1
in_clk(R)->in_clk(R)	39.945   36.904/*        0.397/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/TE    1
in_clk(R)->in_clk(R)	39.945   36.904/*        0.397/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/TE    1
in_clk(R)->in_clk(R)	40.272   36.907/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[21]/D    1
in_clk(R)->in_clk(R)	39.980   36.907/*        0.386/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/TE    1
in_clk(R)->in_clk(R)	39.980   36.907/*        0.386/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/TE    1
in_clk(R)->in_clk(R)	40.274   36.907/*        0.072/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[23]/D    1
in_clk(R)->in_clk(R)	39.980   36.908/*        0.386/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/TE    1
in_clk(R)->in_clk(R)	40.328   36.908/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	39.981   36.908/*        0.386/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/TE    1
in_clk(R)->in_clk(R)	39.981   36.908/*        0.386/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/TE    1
in_clk(R)->in_clk(R)	39.979   36.909/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/TE    1
in_clk(R)->in_clk(R)	39.979   36.909/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/TE    1
in_clk(R)->in_clk(R)	40.316   36.909/*        0.049/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	39.979   36.909/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/TE    1
in_clk(R)->in_clk(R)	39.981   36.910/*        0.385/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/TE    1
in_clk(R)->in_clk(R)	39.979   36.910/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/TE    1
in_clk(R)->in_clk(R)	40.328   36.910/*        0.040/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	39.978   36.910/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	40.332   36.912/*        0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.333   36.913/*        0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.285   36.914/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.273   36.915/*        0.076/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	40.284   36.916/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[5]/D    1
in_clk(R)->in_clk(R)	39.977   36.916/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/TE    1
in_clk(R)->in_clk(R)	39.993   36.917/*        0.379/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	39.990   36.917/*        0.382/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/TE    1
in_clk(R)->in_clk(R)	39.978   36.917/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/TE    1
in_clk(R)->in_clk(R)	39.977   36.917/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/TE    1
in_clk(R)->in_clk(R)	40.306   36.917/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.306   36.917/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.306   36.917/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.306   36.917/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.306   36.917/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.306   36.918/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.306   36.918/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.306   36.918/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.306   36.918/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.306   36.918/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	39.991   36.919/*        0.382/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/TE    1
in_clk(R)->in_clk(R)	40.306   36.919/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	39.991   36.919/*        0.382/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/TE    1
in_clk(R)->in_clk(R)	39.963   36.919/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/TE    1
in_clk(R)->in_clk(R)	39.962   36.920/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/TE    1
in_clk(R)->in_clk(R)	39.963   36.920/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/TE    1
in_clk(R)->in_clk(R)	40.246   36.923/*        0.124/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.243   36.923/*        0.128/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	39.969   36.925/*        0.386/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/TE    1
in_clk(R)->in_clk(R)	39.969   36.925/*        0.386/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/TE    1
in_clk(R)->in_clk(R)	39.948   36.926/*        0.407/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/TE    1
in_clk(R)->in_clk(R)	40.266   36.926/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[17]/D    1
in_clk(R)->in_clk(R)	39.948   36.926/*        0.407/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/TE    1
in_clk(R)->in_clk(R)	39.950   36.927/*        0.406/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/TE    1
in_clk(R)->in_clk(R)	39.951   36.927/*        0.406/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/TE    1
in_clk(R)->in_clk(R)	40.284   36.927/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[19]/D    1
in_clk(R)->in_clk(R)	39.950   36.927/*        0.406/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/TE    1
in_clk(R)->in_clk(R)	39.949   36.928/*        0.407/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/TE    1
in_clk(R)->in_clk(R)	39.949   36.928/*        0.407/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/TE    1
in_clk(R)->in_clk(R)	39.951   36.930/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/TE    1
in_clk(R)->in_clk(R)	39.950   36.930/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/TE    1
in_clk(R)->in_clk(R)	39.951   36.931/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/TE    1
in_clk(R)->in_clk(R)	39.952   36.931/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/TE    1
in_clk(R)->in_clk(R)	39.955   36.931/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/TE    1
in_clk(R)->in_clk(R)	39.951   36.931/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/TE    1
in_clk(R)->in_clk(R)	39.951   36.931/*        0.405/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/TE    1
in_clk(R)->in_clk(R)	40.016   36.932/*        0.339/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	40.017   36.933/*        0.339/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	40.017   36.933/*        0.339/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	40.017   36.933/*        0.339/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	40.017   36.933/*        0.339/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	40.062   */36.933        */0.305         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.062   */36.933        */0.305         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.062   */36.933        */0.305         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	39.957   36.935/*        0.402/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/TE    1
in_clk(R)->in_clk(R)	39.957   36.935/*        0.402/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/TE    1
in_clk(R)->in_clk(R)	40.099   */36.938        */0.276         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.286   36.939/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.023   36.940/*        0.336/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	40.024   36.941/*        0.335/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	40.022   36.941/*        0.336/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.149   36.941/*        0.226/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.364   36.943/*        0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[25]/RN    1
in_clk(R)->in_clk(R)	40.364   36.943/*        0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/RN    1
in_clk(R)->in_clk(R)	40.364   36.943/*        0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/RN    1
in_clk(R)->in_clk(R)	40.280   36.943/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.364   36.944/*        0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[23]/RN    1
in_clk(R)->in_clk(R)	40.364   36.944/*        0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[22]/RN    1
in_clk(R)->in_clk(R)	40.364   36.944/*        0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/RN    1
in_clk(R)->in_clk(R)	40.364   36.944/*        0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[26]/RN    1
in_clk(R)->in_clk(R)	39.961   36.945/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/TE    1
in_clk(R)->in_clk(R)	39.990   36.946/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/TE    1
in_clk(R)->in_clk(R)	39.991   36.946/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/TE    1
in_clk(R)->in_clk(R)	39.991   36.946/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/TE    1
in_clk(R)->in_clk(R)	39.991   36.946/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/TE    1
in_clk(R)->in_clk(R)	39.991   36.947/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/TE    1
in_clk(R)->in_clk(R)	39.991   36.947/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/TE    1
in_clk(R)->in_clk(R)	39.962   36.947/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/TE    1
in_clk(R)->in_clk(R)	39.962   36.947/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/TE    1
in_clk(R)->in_clk(R)	40.029   36.947/*        0.333/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	40.045   36.948/*        0.264/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.156   36.949/*        0.223/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	39.964   36.950/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/TE    1
in_clk(R)->in_clk(R)	39.964   36.950/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/TE    1
in_clk(R)->in_clk(R)	39.964   36.950/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/TE    1
in_clk(R)->in_clk(R)	39.982   36.952/*        0.383/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.386   36.952/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	39.983   36.952/*        0.383/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	39.993   36.952/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/TE    1
in_clk(R)->in_clk(R)	39.983   36.953/*        0.383/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	39.982   36.953/*        0.383/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	39.982   36.953/*        0.383/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.387   36.953/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	39.993   36.953/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/TE    1
in_clk(R)->in_clk(R)	40.387   36.953/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	39.979   36.953/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/TE    1
in_clk(R)->in_clk(R)	39.979   36.953/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/TE    1
in_clk(R)->in_clk(R)	40.387   36.953/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	39.979   36.953/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/TE    1
in_clk(R)->in_clk(R)	39.950   36.953/*        0.404/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/TE    1
in_clk(R)->in_clk(R)	39.980   36.953/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/TE    1
in_clk(R)->in_clk(R)	40.387   36.953/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	39.980   36.953/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/TE    1
in_clk(R)->in_clk(R)	39.994   36.953/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/TE    1
in_clk(R)->in_clk(R)	39.994   36.953/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/TE    1
in_clk(R)->in_clk(R)	39.994   36.953/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/TE    1
in_clk(R)->in_clk(R)	40.388   36.954/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	39.994   36.954/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/TE    1
in_clk(R)->in_clk(R)	40.388   36.954/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.387   36.954/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	39.982   36.955/*        0.384/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	39.982   36.955/*        0.384/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	39.984   36.955/*        0.383/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	39.985   36.956/*        0.383/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.388   36.956/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	39.985   36.956/*        0.383/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	39.984   36.957/*        0.382/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	40.389   36.957/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.241   */36.957        */0.119         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[6]/D    1
in_clk(R)->in_clk(R)	39.953   36.957/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/TE    1
in_clk(R)->in_clk(R)	39.984   36.957/*        0.382/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	39.953   36.957/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/TE    1
in_clk(R)->in_clk(R)	40.390   36.957/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	39.982   36.957/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/TE    1
in_clk(R)->in_clk(R)	39.953   36.958/*        0.401/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/TE    1
in_clk(R)->in_clk(R)	39.982   36.958/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/TE    1
in_clk(R)->in_clk(R)	39.982   36.958/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/TE    1
in_clk(R)->in_clk(R)	39.958   36.958/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/TE    1
in_clk(R)->in_clk(R)	39.973   36.958/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/TE    1
in_clk(R)->in_clk(R)	39.959   36.958/*        0.389/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/TE    1
in_clk(R)->in_clk(R)	39.984   36.959/*        0.377/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/TE    1
in_clk(R)->in_clk(R)	40.397   36.960/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.397   36.960/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.038   36.960/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/TE    1
in_clk(R)->in_clk(R)	39.984   36.961/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/TE    1
in_clk(R)->in_clk(R)	39.984   36.961/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/TE    1
in_clk(R)->in_clk(R)	39.984   36.961/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/TE    1
in_clk(R)->in_clk(R)	39.985   36.962/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/TE    1
in_clk(R)->in_clk(R)	40.039   36.962/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/TE    1
in_clk(R)->in_clk(R)	39.985   36.962/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/TE    1
in_clk(R)->in_clk(R)	40.350   36.962/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.986   36.963/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/TE    1
in_clk(R)->in_clk(R)	39.960   36.963/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/TE    1
in_clk(R)->in_clk(R)	39.986   36.963/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/TE    1
in_clk(R)->in_clk(R)	39.986   36.963/*        0.376/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/TE    1
in_clk(R)->in_clk(R)	39.960   36.964/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/TE    1
in_clk(R)->in_clk(R)	39.976   36.965/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	40.353   36.965/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	39.975   36.965/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	40.353   36.965/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.959   36.965/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/TE    1
in_clk(R)->in_clk(R)	39.976   36.965/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	39.976   36.966/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	39.967   36.966/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/TE    1
in_clk(R)->in_clk(R)	39.976   36.966/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	39.960   36.966/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/TE    1
in_clk(R)->in_clk(R)	39.967   36.966/*        0.383/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/TE    1
in_clk(R)->in_clk(R)	40.353   36.966/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	39.959   36.966/*        0.398/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/TE    1
in_clk(R)->in_clk(R)	39.967   36.970/*        0.394/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/TE    1
in_clk(R)->in_clk(R)	40.047   36.970/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/TE    1
in_clk(R)->in_clk(R)	39.967   36.970/*        0.394/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/TE    1
in_clk(R)->in_clk(R)	40.048   36.971/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/TE    1
in_clk(R)->in_clk(R)	40.048   36.971/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/TE    1
in_clk(R)->in_clk(R)	40.298   36.971/*        0.064/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.050   36.972/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/TE    1
in_clk(R)->in_clk(R)	40.050   36.972/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/TE    1
in_clk(R)->in_clk(R)	39.980   36.973/*        0.380/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	39.977   36.973/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	39.984   36.973/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	39.977   36.974/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/TE    1
in_clk(R)->in_clk(R)	39.977   36.974/*        0.378/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/TE    1
in_clk(R)->in_clk(R)	39.983   36.974/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	39.990   36.975/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/TE    1
in_clk(R)->in_clk(R)	40.285   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.285   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.285   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.052   36.976/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/TE    1
in_clk(R)->in_clk(R)	40.284   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.285   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.285   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.285   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.285   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	39.992   36.976/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/TE    1
in_clk(R)->in_clk(R)	39.992   36.976/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/TE    1
in_clk(R)->in_clk(R)	40.285   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.285   36.976/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	39.992   36.976/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/TE    1
in_clk(R)->in_clk(R)	40.271   36.976/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.052   36.976/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/TE    1
in_clk(R)->in_clk(R)	40.052   36.976/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/TE    1
in_clk(R)->in_clk(R)	40.050   36.976/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/TE    1
in_clk(R)->in_clk(R)	40.052   36.977/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/TE    1
in_clk(R)->in_clk(R)	40.050   36.977/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/TE    1
in_clk(R)->in_clk(R)	40.050   36.977/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/TE    1
in_clk(R)->in_clk(R)	40.274   36.978/*        0.095/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.056   36.980/*        0.315/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/TE    1
in_clk(R)->in_clk(R)	40.047   36.980/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/TE    1
in_clk(R)->in_clk(R)	40.268   */36.980        */0.084         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[8]/D    1
in_clk(R)->in_clk(R)	39.989   36.980/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.400   36.980/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	39.988   36.981/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	39.988   36.981/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	40.047   36.981/*        0.318/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	40.288   36.981/*        0.075/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.289   36.981/*        0.075/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.289   36.981/*        0.075/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.289   36.982/*        0.075/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.052   36.982/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/TE    1
in_clk(R)->in_clk(R)	40.048   36.982/*        0.318/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/TE    1
in_clk(R)->in_clk(R)	39.985   36.982/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	39.984   36.982/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/TE    1
in_clk(R)->in_clk(R)	39.985   36.983/*        0.374/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/TE    1
in_clk(R)->in_clk(R)	40.402   36.983/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	39.984   36.983/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/TE    1
in_clk(R)->in_clk(R)	40.052   36.984/*        0.315/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/TE    1
in_clk(R)->in_clk(R)	39.984   36.984/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	40.283   36.984/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[6]/D    1
in_clk(R)->in_clk(R)	39.986   36.984/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/TE    1
in_clk(R)->in_clk(R)	39.986   36.984/*        0.372/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/TE    1
in_clk(R)->in_clk(R)	40.278   36.985/*        0.070/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.235   36.991/*        0.117/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.298   36.991/*        0.069/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.298   36.991/*        0.069/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.092   36.992/*        0.243/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	39.992   36.992/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/TE    1
in_clk(R)->in_clk(R)	39.992   36.992/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/TE    1
in_clk(R)->in_clk(R)	39.962   36.992/*        0.386/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/TE    1
in_clk(R)->in_clk(R)	39.991   36.992/*        0.370/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/TE    1
in_clk(R)->in_clk(R)	40.303   36.994/*        0.046/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.303   36.994/*        0.046/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.288   */36.994        */0.069         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.251   36.995/*        0.116/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/D    1
in_clk(R)->in_clk(R)	40.002   36.998/*        0.365/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	40.001   36.998/*        0.365/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	40.000   36.999/*        0.365/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	40.002   36.999/*        0.365/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/TE    1
in_clk(R)->in_clk(R)	40.001   36.999/*        0.365/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	40.207   36.999/*        0.168/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	39.970   36.999/*        0.379/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/TE    1
in_clk(R)->in_clk(R)	40.390   37.001/*        -0.001/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.284   37.002/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.312   37.003/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.312   37.003/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.312   37.003/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.312   37.003/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	39.978   37.003/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	40.311   37.003/*        0.063/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.312   37.004/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.393   37.004/*        -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	39.980   37.006/*        0.375/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	40.215   37.007/*        0.165/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.282   37.008/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.107   37.009/*        0.202/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.107   37.009/*        0.202/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.107   37.011/*        0.202/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.271   37.011/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[24]/D    1
in_clk(R)->in_clk(R)	39.986   37.012/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	40.117   */37.012        */0.245         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	39.987   37.013/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/TE    1
in_clk(R)->in_clk(R)	39.986   37.013/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/TE    1
in_clk(R)->in_clk(R)	39.987   37.014/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	40.076   37.015/*        0.283/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/TE    1
in_clk(R)->in_clk(R)	39.987   37.015/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	39.987   37.015/*        0.373/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	39.988   37.015/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/TE    1
in_clk(R)->in_clk(R)	39.988   37.015/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/TE    1
in_clk(R)->in_clk(R)	39.988   37.015/*        0.371/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/TE    1
in_clk(R)->in_clk(R)	39.988   37.017/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/TE    1
in_clk(R)->in_clk(R)	39.989   37.017/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/TE    1
in_clk(R)->in_clk(R)	39.993   37.020/*        0.369/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	40.096   37.021/*        0.246/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	39.995   37.024/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/TE    1
in_clk(R)->in_clk(R)	39.995   37.024/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/TE    1
in_clk(R)->in_clk(R)	39.994   37.024/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/TE    1
in_clk(R)->in_clk(R)	40.243   37.024/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.242   37.024/*        0.104/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	40.243   37.024/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.243   37.024/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.243   37.024/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.243   37.025/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.243   37.025/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	39.994   37.025/*        0.367/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/TE    1
in_clk(R)->in_clk(R)	40.243   37.025/*        0.066/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.004   37.030/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/TE    1
in_clk(R)->in_clk(R)	40.004   37.030/*        0.362/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	40.224   37.034/*        0.140/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	40.283   37.035/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.279   37.036/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.276   37.041/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.287   */37.049        */0.062         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.152   37.053/*        0.182/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	40.152   37.054/*        0.182/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	40.152   37.055/*        0.182/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_clk(R)->in_clk(R)	40.318   37.058/*        0.055/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.283   37.059/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.292   37.061/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.071   37.063/*        0.294/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.236   */37.070        */0.118         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[29]/D    1
in_clk(R)->in_clk(R)	40.292   37.070/*        0.042/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.145   37.071/*        0.224/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.145   37.071/*        0.224/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	39.976   37.072/*        0.388/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/TE    1
in_clk(R)->in_clk(R)	39.976   37.072/*        0.388/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/TE    1
in_clk(R)->in_clk(R)	39.976   37.072/*        0.388/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/TE    1
in_clk(R)->in_clk(R)	39.976   37.072/*        0.388/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/TE    1
in_clk(R)->in_clk(R)	40.078   37.073/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	39.981   37.076/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/TE    1
in_clk(R)->in_clk(R)	39.980   37.077/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	39.980   37.077/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	39.982   37.077/*        0.384/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	39.982   37.077/*        0.384/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	39.982   37.077/*        0.384/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	39.982   37.077/*        0.384/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	39.980   37.077/*        0.385/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/TE    1
in_clk(R)->in_clk(R)	40.258   37.079/*        0.076/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.227   */37.079        */0.126         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[28]/D    1
in_clk(R)->in_clk(R)	40.238   */37.079        */0.116         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[27]/D    1
in_clk(R)->in_clk(R)	40.261   37.080/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	40.390   37.081/*        -0.001/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.390   37.081/*        -0.001/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.279   37.085/*        0.067/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.310   37.085/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.310   37.085/*        0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.310   37.086/*        0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.310   37.086/*        0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.310   37.086/*        0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.329   */37.086        */0.046         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.283   37.086/*        0.086/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.310   37.086/*        0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.310   37.086/*        0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.310   37.087/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.310   37.087/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.310   37.087/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.310   37.087/*        0.048/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.187   37.092/*        0.168/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.275   */37.092        */0.085         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.221   */37.093        */0.145         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.279   */37.095        */0.067         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.121   */37.095        */0.244         top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/TI    1
in_clk(R)->in_clk(R)	40.281   */37.096        */0.074         top_inst_peripherals_i/apb_uart_i/iRXFIFOWrite_reg/D    1
in_clk(R)->in_clk(R)	40.235   */37.097        */0.129         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	40.334   37.109/*        0.028/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.334   37.110/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.334   37.111/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.332   37.111/*        0.037/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.337   37.112/*        0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.337   37.112/*        0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.337   37.112/*        0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.334   37.112/*        0.034/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.334   37.113/*        0.034/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.334   37.114/*        0.034/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.268   37.116/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	40.347   37.121/*        0.022/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.233   */37.126        */0.121         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	40.283   37.126/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.306   37.129/*        0.051/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.277   */37.129        */0.069         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.306   37.129/*        0.051/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.306   37.129/*        0.051/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.306   37.129/*        0.051/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.204   37.130/*        0.165/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.306   37.130/*        0.051/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.256   */37.130        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[23]/D    1
in_clk(R)->in_clk(R)	40.270   37.133/*        0.083/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	40.259   37.136/*        0.050/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.259   37.137/*        0.050/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.259   37.137/*        0.050/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.259   37.137/*        0.050/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.361   37.137/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.259   37.139/*        0.050/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.361   37.139/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.320   37.143/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.320   37.143/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.320   37.144/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.320   37.144/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.320   37.144/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.320   37.144/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.320   37.144/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.320   37.144/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.320   37.144/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.320   37.145/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.320   37.145/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.070   37.145/*        0.303/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	40.320   37.146/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.320   37.146/*        0.043/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.385   37.147/*        0.012/*         top_inst_peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/RN    1
in_clk(R)->in_clk(R)	40.379   37.148/*        0.012/*         top_inst_peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg/RN    1
in_clk(R)->in_clk(R)	40.373   37.148/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.266   */37.150        */0.087         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.376   37.150/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.281   37.150/*        0.082/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	40.377   37.150/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.111   37.151/*        0.255/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.274   37.152/*        0.074/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.262   37.154/*        0.094/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.300   37.156/*        0.065/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	40.273   */37.157        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[24]/D    1
in_clk(R)->in_clk(R)	40.232   */37.158        */0.121         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[30]/D    1
in_clk(R)->in_clk(R)	40.274   */37.158        */0.076         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[2]/D    1
in_clk(R)->in_clk(R)	40.240   37.167/*        0.119/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.240   37.167/*        0.119/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.240   37.167/*        0.119/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.240   37.167/*        0.119/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.240   37.167/*        0.119/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.240   37.167/*        0.119/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.240   37.167/*        0.119/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.300   37.168/*        0.064/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	40.240   37.170/*        0.119/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.288   37.171/*        0.072/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	40.283   37.180/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.306   37.184/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.306   37.184/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.306   37.184/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.306   37.185/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.307   37.185/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.307   37.185/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.307   37.185/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.307   37.186/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.261   */37.186        */0.093         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[17]/D    1
in_clk(R)->in_clk(R)	40.307   37.187/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.307   37.187/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.180   37.189/*        0.190/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.366   37.189/*        -0.000/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[28]/RN    1
in_clk(R)->in_clk(R)	40.059   37.199/*        0.302/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	40.059   37.199/*        0.302/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	40.275   37.203/*        0.077/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[15]/D    1
in_clk(R)->in_clk(R)	40.276   37.206/*        0.091/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.276   37.206/*        0.091/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.129   37.208/*        0.234/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.305   37.209/*        0.052/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.279   */37.210        */0.078         top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.278   37.215/*        0.074/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D    1
in_clk(R)->in_clk(R)	40.229   37.216/*        0.140/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	40.288   37.216/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.246   37.216/*        0.055/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.288   37.217/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.290   37.217/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.177   37.217/*        0.192/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.290   37.218/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/CS_reg/RN    1
in_clk(R)->in_clk(R)	40.290   37.218/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/CS_reg/RN    1
in_clk(R)->in_clk(R)	40.290   37.218/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.290   37.220/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.291   37.220/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.291   37.220/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.319   37.223/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.319   37.224/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.259   */37.225        */0.094         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[0]/D    1
in_clk(R)->in_clk(R)	40.304   37.228/*        0.064/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.269   */37.231        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[7]/D    1
in_clk(R)->in_clk(R)	40.225   37.234/*        0.138/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/D    1
in_clk(R)->in_clk(R)	40.156   37.235/*        0.223/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.282   37.237/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.234   37.243/*        0.135/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.309   37.243/*        0.057/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/CS_reg/D    1
in_clk(R)->in_clk(R)	40.280   */37.244        */0.066         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.340   37.245/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.342   37.245/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/RN    1
in_clk(R)->in_clk(R)	40.340   37.245/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.340   37.246/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.340   37.246/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.340   37.246/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.340   37.247/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.253   37.250/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.270   */37.251        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[9]/D    1
in_clk(R)->in_clk(R)	40.348   37.252/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.348   37.252/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.348   37.252/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.348   37.252/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.277   37.252/*        0.076/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[0]/D    1
in_clk(R)->in_clk(R)	40.348   37.252/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.348   37.253/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.348   37.253/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.280   37.255/*        0.068/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.269   */37.257        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[14]/D    1
in_clk(R)->in_clk(R)	40.377   37.257/*        0.002/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.346   37.261/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.346   37.261/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.387   37.264/*        -0.002/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.349   37.264/*        0.005/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.363   37.266/*        0.001/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[29]/RN    1
in_clk(R)->in_clk(R)	40.187   37.266/*        0.176/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.363   37.267/*        0.001/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[30]/RN    1
in_clk(R)->in_clk(R)	40.390   37.268/*        -0.005/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.270   */37.268        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[13]/D    1
in_clk(R)->in_clk(R)	40.354   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.354   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.355   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.355   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.271   */37.269        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[10]/D    1
in_clk(R)->in_clk(R)	40.355   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.355   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.355   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.355   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.355   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.355   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.355   37.269/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.270   */37.269        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[6]/D    1
in_clk(R)->in_clk(R)	40.393   37.271/*        -0.005/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.274   */37.271        */0.080         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	40.273   */37.280        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[25]/D    1
in_clk(R)->in_clk(R)	40.185   37.280/*        0.168/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.073   */37.282        */0.296         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.283   37.282/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.196   37.282/*        0.161/*         top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/D    1
in_clk(R)->in_clk(R)	40.271   */37.283        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[11]/D    1
in_clk(R)->in_clk(R)	40.276   */37.285        */0.082         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[21]/D    1
in_clk(R)->in_clk(R)	40.273   */37.286        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	40.273   37.290/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	40.257   37.293/*        0.094/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.214   37.293/*        0.165/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.205   37.295/*        0.151/*         top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/D    1
in_clk(R)->in_clk(R)	40.276   */37.295        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[20]/D    1
in_clk(R)->in_clk(R)	40.244   */37.297        */0.109         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/D    1
in_clk(R)->in_clk(R)	40.278   */37.297        */0.078         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[19]/D    1
in_clk(R)->in_clk(R)	40.276   */37.297        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[22]/D    1
in_clk(R)->in_clk(R)	40.270   */37.299        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[12]/D    1
in_clk(R)->in_clk(R)	40.283   37.300/*        0.065/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.228   37.302/*        0.074/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.228   37.302/*        0.074/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.228   37.302/*        0.074/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.228   37.302/*        0.074/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.228   37.302/*        0.074/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.228   37.302/*        0.074/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.299   37.307/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.299   37.307/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.299   37.307/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.299   37.307/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.299   37.307/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.299   37.308/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.299   37.308/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.299   37.308/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.299   37.308/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.299   37.308/*        0.054/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.288   37.313/*        0.064/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.324   37.315/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.256   */37.317        */0.099         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[16]/D    1
in_clk(R)->in_clk(R)	40.299   37.317/*        0.064/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	40.325   37.318/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.325   37.319/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.325   37.319/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.324   37.319/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.324   37.319/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.324   37.319/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.324   37.320/*        0.044/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.203   37.320/*        0.143/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	40.208   37.323/*        0.161/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	40.243   37.325/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[2]/D    1
in_clk(R)->in_clk(R)	40.268   37.326/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	40.336   37.328/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.337   37.328/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.336   37.328/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.336   37.328/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.336   37.328/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.336   37.328/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.336   37.328/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.336   37.328/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.336   37.329/*        0.038/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.273   */37.329        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	40.322   37.332/*        0.042/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.068   */37.336        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.068   */37.336        */0.289         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.273   */37.336        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	40.373   37.337/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.345   37.337/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.374   37.337/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.374   37.337/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.372   37.338/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.374   37.338/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.279   */37.338        */0.069         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.273   37.338/*        0.096/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.374   37.340/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.374   37.340/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.374   37.340/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.273   */37.341        */0.081         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[26]/D    1
in_clk(R)->in_clk(R)	40.264   37.342/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.374   37.342/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.374   37.343/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.375   37.344/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.374   37.344/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.383   37.347/*        -0.002/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.383   37.348/*        -0.002/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.383   37.348/*        -0.002/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.383   37.348/*        -0.002/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.383   37.349/*        -0.002/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.341   37.349/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.341   37.349/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.341   37.349/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.341   37.349/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.341   37.349/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.341   37.349/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.080   */37.349        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.081   */37.349        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.081   */37.349        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.383   37.349/*        -0.002/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.341   37.349/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.081   */37.349        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.080   */37.350        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.081   */37.350        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.082   */37.350        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.081   */37.350        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.035   37.352/*        0.327/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	40.035   37.352/*        0.327/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	40.252   37.354/*        0.052/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.252   37.354/*        0.052/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.252   37.354/*        0.052/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.251   37.354/*        0.052/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.251   37.355/*        0.052/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.251   37.355/*        0.052/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.036   37.355/*        0.327/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	40.036   37.355/*        0.327/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	40.251   37.355/*        0.052/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.040   37.356/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	40.040   37.356/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	40.040   37.356/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	40.091   */37.359        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.091   */37.359        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.090   */37.359        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.091   */37.360        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.045   37.362/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	40.045   37.362/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	40.092   */37.363        */0.277         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.039   37.363/*        0.325/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	40.229   37.364/*        0.140/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.040   37.364/*        0.325/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	40.040   37.364/*        0.325/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	40.049   37.364/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	40.049   37.364/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	40.049   37.364/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	40.049   37.365/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	40.049   37.365/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	40.279   37.365/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	40.236   37.366/*        0.128/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	40.044   37.366/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/TE    1
in_clk(R)->in_clk(R)	40.044   37.367/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/TE    1
in_clk(R)->in_clk(R)	40.047   37.367/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	40.281   37.368/*        0.066/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.039   37.369/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/TE    1
in_clk(R)->in_clk(R)	40.039   37.369/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/TE    1
in_clk(R)->in_clk(R)	40.040   37.370/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/TE    1
in_clk(R)->in_clk(R)	40.048   37.371/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	40.046   37.371/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/TE    1
in_clk(R)->in_clk(R)	40.022   */37.371        */0.347         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.049   37.371/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/TE    1
in_clk(R)->in_clk(R)	40.046   37.372/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/TE    1
in_clk(R)->in_clk(R)	40.050   37.372/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/TE    1
in_clk(R)->in_clk(R)	40.129   37.373/*        0.239/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.050   37.373/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/TE    1
in_clk(R)->in_clk(R)	40.046   37.373/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/TE    1
in_clk(R)->in_clk(R)	40.277   37.373/*        0.087/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	40.044   37.374/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	40.293   */37.374        */0.059         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.054   37.377/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/TE    1
in_clk(R)->in_clk(R)	40.054   37.377/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/TE    1
in_clk(R)->in_clk(R)	40.054   37.378/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/TE    1
in_clk(R)->in_clk(R)	40.054   37.378/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/TE    1
in_clk(R)->in_clk(R)	40.045   37.378/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/TE    1
in_clk(R)->in_clk(R)	40.055   37.381/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/TE    1
in_clk(R)->in_clk(R)	40.296   37.381/*        0.073/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.056   37.383/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/TE    1
in_clk(R)->in_clk(R)	40.289   */37.383        */0.069         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[15]/D    1
in_clk(R)->in_clk(R)	40.056   37.384/*        0.317/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/TE    1
in_clk(R)->in_clk(R)	40.291   37.385/*        0.057/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.141   37.385/*        0.234/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.057   37.388/*        0.316/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/TE    1
in_clk(R)->in_clk(R)	40.282   37.394/*        0.066/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.204   */37.396        */0.161         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	40.237   */37.397        */0.119         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.207   */37.398        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	40.207   */37.399        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	40.208   */37.399        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.208   */37.399        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	40.208   */37.399        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	40.203   */37.399        */0.161         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	40.034   37.400/*        0.328/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.208   */37.400        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	40.286   37.400/*        0.070/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOClear_reg/D    1
in_clk(R)->in_clk(R)	40.208   */37.400        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	40.208   */37.400        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	40.280   37.403/*        0.084/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.208   */37.404        */0.159         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	40.182   37.406/*        0.166/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.041   37.407/*        0.324/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.216   */37.407        */0.156         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	40.041   37.407/*        0.324/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.333   37.408/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.304   */37.409        */0.061         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	40.217   */37.409        */0.156         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	40.217   */37.409        */0.156         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	40.217   */37.409        */0.156         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	40.217   */37.409        */0.156         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	40.328   37.409/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.328   37.409/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.328   37.409/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.328   37.410/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.045   37.411/*        0.322/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.045   37.411/*        0.322/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.041   37.412/*        0.324/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.216   */37.412        */0.156         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	40.033   37.413/*        0.329/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	40.217   */37.414        */0.155         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	40.217   */37.414        */0.155         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	40.033   37.414/*        0.329/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	40.041   37.415/*        0.324/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.291   37.416/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	40.291   37.416/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	40.291   37.416/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.291   37.416/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	40.034   37.416/*        0.327/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.291   37.416/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	40.291   37.416/*        0.043/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	40.037   37.417/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	40.034   37.417/*        0.329/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	40.038   37.417/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	40.038   37.418/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	40.035   37.418/*        0.327/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.034   37.418/*        0.329/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	40.045   37.419/*        0.322/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	40.034   37.419/*        0.329/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	40.042   37.423/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	40.045   37.423/*        0.323/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	40.293   37.423/*        0.040/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	40.045   37.424/*        0.321/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.090   */37.424        */0.280         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.015   */37.425        */0.352         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.300   37.425/*        0.038/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.300   37.425/*        0.038/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.300   37.425/*        0.038/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.300   37.425/*        0.038/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.047   37.425/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	40.047   37.425/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	40.047   37.425/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	40.056   37.426/*        0.317/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	40.028   */37.426        */0.339         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.056   37.426/*        0.317/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.047   37.427/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	40.047   37.427/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	40.347   37.428/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.347   37.428/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.347   37.428/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.347   37.428/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.347   37.428/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.347   37.428/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.038   37.429/*        0.327/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	40.347   37.429/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.055   37.429/*        0.317/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.189   37.430/*        0.180/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.355   37.430/*        0.024/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.094   */37.430        */0.274         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.355   37.430/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.038   37.431/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	40.304   37.432/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.304   37.432/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.189   37.432/*        0.180/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.304   37.432/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.303   37.432/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.303   37.432/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.303   37.433/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.055   37.433/*        0.317/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.303   37.433/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.055   37.434/*        0.316/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.303   37.434/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.046   37.435/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	40.056   37.437/*        0.316/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.047   37.438/*        0.322/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	40.152   37.439/*        0.222/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.298   37.439/*        0.073/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.244   37.439/*        0.121/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.246   37.441/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.246   37.441/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.246   37.441/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.237   37.441/*        0.061/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.042   37.441/*        0.323/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	40.237   37.442/*        0.061/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.237   37.442/*        0.061/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.246   37.442/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.246   37.442/*        0.056/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.237   37.442/*        0.061/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.237   37.442/*        0.061/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.237   37.443/*        0.061/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.237   37.443/*        0.061/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.272   37.444/*        0.080/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iParityReceived_reg/D    1
in_clk(R)->in_clk(R)	40.237   37.444/*        0.061/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.342   37.444/*        0.021/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.250   37.444/*        0.054/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.250   37.444/*        0.054/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	40.250   37.445/*        0.054/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.200   37.445/*        0.175/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.344   37.445/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.250   37.445/*        0.054/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.344   37.445/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.250   37.446/*        0.054/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.282   37.446/*        0.079/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.345   37.446/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.345   37.446/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.290   37.447/*        0.083/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	40.160   37.447/*        0.219/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.345   37.447/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.345   37.447/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.345   37.447/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.061   37.458/*        0.300/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.061   37.458/*        0.300/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.061   37.458/*        0.300/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.061   37.459/*        0.300/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.061   37.459/*        0.300/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.061   37.460/*        0.300/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.282   37.463/*        0.071/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[6]/D    1
in_clk(R)->in_clk(R)	40.068   37.463/*        0.297/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.067   37.463/*        0.297/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.068   37.463/*        0.297/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.068   37.463/*        0.297/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.068   37.464/*        0.297/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.068   37.464/*        0.297/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.066   37.464/*        0.297/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.010   */37.467        */0.357         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.267   37.467/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[7]/D    1
in_clk(R)->in_clk(R)	40.241   37.468/*        0.110/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.369   37.470/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.370   37.471/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.282   37.472/*        0.082/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	39.972   37.473/*        0.394/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	39.973   37.474/*        0.394/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	40.372   37.474/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.318   37.474/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	39.973   37.474/*        0.394/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.372   37.474/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.318   37.474/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.318   37.474/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	39.973   37.474/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	40.318   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.318   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.318   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.318   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.318   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.318   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.318   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.319   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.319   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.319   37.475/*        0.046/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.179   37.475/*        0.190/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.374   37.476/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.082   37.477/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.082   37.477/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	39.973   37.477/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/TE    1
in_clk(R)->in_clk(R)	39.973   37.477/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	40.083   37.477/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	40.083   37.477/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.083   37.477/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	39.974   37.477/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	39.975   37.477/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	40.080   37.478/*        0.290/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	39.971   37.478/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	39.973   37.478/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	40.098   */37.478        */0.271         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	39.973   37.478/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	39.973   37.478/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/TE    1
in_clk(R)->in_clk(R)	39.977   37.478/*        0.390/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	39.977   37.478/*        0.390/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	39.973   37.478/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	40.112   */37.478        */0.258         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	39.974   37.479/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/TE    1
in_clk(R)->in_clk(R)	40.048   */37.479        */0.313         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	39.974   37.479/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	40.048   */37.479        */0.313         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	40.048   */37.479        */0.313         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	39.974   37.479/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	40.049   */37.479        */0.313         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	39.972   37.479/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/TE    1
in_clk(R)->in_clk(R)	39.974   37.480/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	40.049   */37.480        */0.313         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	39.974   37.481/*        0.393/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	40.097   */37.482        */0.273         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.326   37.482/*        0.042/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	39.978   37.482/*        0.389/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/TE    1
in_clk(R)->in_clk(R)	40.326   37.482/*        0.042/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	39.978   37.482/*        0.389/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/TE    1
in_clk(R)->in_clk(R)	40.325   37.482/*        0.042/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.283   37.482/*        0.082/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	40.200   37.483/*        0.168/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.301   37.483/*        0.064/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/boot_done_q_reg/D    1
in_clk(R)->in_clk(R)	39.975   37.484/*        0.392/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	40.243   37.484/*        0.126/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.053   */37.484        */0.310         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	40.326   37.484/*        0.042/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.053   */37.485        */0.310         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	40.053   */37.485        */0.310         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	40.119   */37.486        */0.246         top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/TI    1
in_clk(R)->in_clk(R)	40.053   */37.486        */0.310         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	40.054   */37.488        */0.310         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	40.054   */37.488        */0.310         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	40.054   */37.488        */0.310         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TE    1
in_clk(R)->in_clk(R)	40.054   */37.488        */0.310         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TE    1
in_clk(R)->in_clk(R)	40.058   */37.489        */0.309         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	40.365   37.489/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.067   */37.490        */0.300         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.286   37.491/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	40.286   37.491/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	40.286   37.491/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	40.287   37.491/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	40.287   37.492/*        0.047/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	40.099   */37.492        */0.272         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.366   37.492/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.368   37.492/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.368   37.492/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.368   37.492/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.367   37.492/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.303   37.492/*        0.065/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.365   37.493/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.365   37.493/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.337   37.493/*        0.037/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.364   37.495/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.210   37.497/*        0.165/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.118   */37.497        */0.242         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.067   */37.498        */0.305         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	40.195   37.503/*        0.176/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.218   37.505/*        0.162/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.068   */37.506        */0.301         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.319   37.506/*        0.053/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.043   37.507/*        0.318/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	40.043   37.508/*        0.318/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	40.044   37.508/*        0.318/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	40.043   37.508/*        0.318/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	40.306   37.513/*        0.057/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.186   37.515/*        0.165/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	40.214   37.515/*        0.151/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	40.325   37.519/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.022   */37.519        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.054   37.519/*        0.312/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	40.022   */37.519        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.055   37.519/*        0.312/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	40.055   37.519/*        0.312/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	40.022   */37.520        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.022   */37.520        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.249   */37.520        */0.121         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.022   */37.520        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.022   */37.521        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.022   */37.521        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.054   37.521/*        0.312/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.327   37.521/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.022   */37.521        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.328   37.522/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.022   */37.522        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.328   37.522/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.328   37.522/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.328   37.522/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.328   37.522/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.328   37.522/*        0.027/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.327   37.522/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.054   37.523/*        0.312/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	40.327   37.523/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.023   */37.523        */0.324         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.069   */37.523        */0.300         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.327   37.523/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.327   37.523/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.054   37.524/*        0.312/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	40.049   37.524/*        0.314/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	40.330   37.524/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/RN    1
in_clk(R)->in_clk(R)	39.980   */37.526        */0.388         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(R)->in_clk(R)	40.120   */37.526        */0.241         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.066   37.529/*        0.307/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	40.066   37.529/*        0.307/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	39.987   37.534/*        0.378/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	39.987   37.535/*        0.378/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.342   37.535/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.065   37.536/*        0.307/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	40.065   37.536/*        0.307/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	40.340   37.536/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.988   37.537/*        0.378/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	40.337   37.537/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.255   37.538/*        0.113/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.065   37.538/*        0.307/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	40.337   37.538/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.344   37.539/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.065   37.539/*        0.307/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	40.263   37.539/*        0.101/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	39.992   37.540/*        0.375/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	39.990   37.540/*        0.378/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	39.990   37.540/*        0.378/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	39.993   37.540/*        0.375/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	39.993   37.540/*        0.375/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	39.989   37.540/*        0.378/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	40.068   */37.541        */0.297         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.063   */37.541        */0.303         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.345   37.542/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	39.989   37.542/*        0.378/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	39.989   37.542/*        0.378/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	40.345   37.542/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	39.989   37.543/*        0.378/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	40.345   37.543/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.186   37.544/*        0.183/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.080   */37.545        */0.289         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.299   37.547/*        0.067/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	40.252   37.548/*        0.118/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.351   37.549/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.353   37.550/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.353   37.550/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.055   */37.552        */0.308         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.056   */37.552        */0.308         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.356   37.552/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.356   37.552/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.356   37.552/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.075   */37.553        */0.294         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.057   */37.553        */0.308         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.057   */37.553        */0.308         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.057   */37.553        */0.308         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.057   */37.553        */0.308         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.996   37.555/*        0.365/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.348   37.556/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.168   37.557/*        0.199/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.249   37.558/*        0.122/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.153   37.558/*        0.205/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	40.283   37.559/*        0.087/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.002   37.560/*        0.362/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.002   37.560/*        0.362/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.002   37.561/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.354   37.561/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.296   37.561/*        0.064/*         top_inst_peripherals_i/apb_uart_i/UART_TX/iFinished_reg/D    1
in_clk(R)->in_clk(R)	40.094   37.561/*        0.275/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	40.003   37.562/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.002   37.562/*        0.362/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	40.003   37.562/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.003   37.562/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.003   37.563/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.357   37.563/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.003   37.564/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.003   37.565/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.003   37.565/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TE    1
in_clk(R)->in_clk(R)	40.065   */37.565        */0.301         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.003   37.565/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TE    1
in_clk(R)->in_clk(R)	40.291   37.566/*        0.078/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.291   37.566/*        0.072/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.291   37.566/*        0.072/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.291   37.566/*        0.072/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.291   37.566/*        0.072/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.291   37.566/*        0.072/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	39.999   37.568/*        0.361/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.046   37.570/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.258   37.571/*        0.113/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.045   37.572/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.045   37.572/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.045   37.572/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.045   37.572/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.045   37.572/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.318   37.572/*        0.049/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.048   37.573/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.044   37.573/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.044   37.573/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.050   37.573/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.050   37.573/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.005   37.574/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.050   37.574/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.049   37.574/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.049   37.574/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.049   37.574/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.005   37.574/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.005   37.574/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.005   37.574/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.299   37.574/*        0.059/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.005   37.574/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	40.005   37.575/*        0.358/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.044   37.575/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.016   37.575/*        0.354/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.077   */37.575        */0.294         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.007   37.576/*        0.357/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.287   37.576/*        0.076/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.284   37.576/*        0.081/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	40.302   37.576/*        0.057/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.302   37.577/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg/RN    1
in_clk(R)->in_clk(R)	40.302   37.577/*        0.057/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.018   37.577/*        0.354/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.044   37.577/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.018   37.577/*        0.354/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.007   37.577/*        0.357/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TE    1
in_clk(R)->in_clk(R)	40.007   37.577/*        0.357/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TE    1
in_clk(R)->in_clk(R)	40.044   37.578/*        0.321/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.115   */37.580        */0.255         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	40.045   37.581/*        0.320/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.049   37.584/*        0.318/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.334   37.590/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.334   37.590/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.334   37.590/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.334   37.590/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.022   37.590/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.334   37.590/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.022   37.590/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.022   37.591/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.334   37.591/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.334   37.591/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.022   37.591/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.022   37.591/*        0.350/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.334   37.591/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.334   37.591/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.335   37.591/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.015   */37.592        */0.353         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	40.183   */37.593        */0.183         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.247   37.593/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[3]/D    1
in_clk(R)->in_clk(R)	40.272   37.596/*        0.077/*         top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D    1
in_clk(R)->in_clk(R)	40.340   37.597/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.355   37.610/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.355   37.610/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.355   37.610/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.354   37.610/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.355   37.610/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.246   37.616/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_TX/iTx2_reg/D    1
in_clk(R)->in_clk(R)	40.260   37.617/*        0.111/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.119   37.620/*        0.231/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.271   37.621/*        0.089/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.271   37.621/*        0.089/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.271   37.621/*        0.089/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.062   */37.621        */0.304         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.155   37.621/*        0.214/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	40.273   37.622/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.272   37.622/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.273   37.622/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.273   37.622/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.273   37.622/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.272   37.622/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.272   37.622/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.272   37.622/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.272   37.623/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.275   37.624/*        0.087/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	40.275   37.624/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.262   37.624/*        0.108/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.064   */37.626        */0.302         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.226   37.626/*        0.142/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.273   37.626/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.061   */37.626        */0.305         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.158   37.626/*        0.211/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	40.273   37.626/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.226   37.629/*        0.120/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	40.262   37.629/*        0.108/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.280   37.630/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.280   37.630/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.282   37.630/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.282   37.631/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.282   37.631/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	40.281   37.632/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.281   37.632/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.281   37.632/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.281   37.632/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.281   37.632/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.281   37.633/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.281   37.633/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.281   37.633/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.281   37.634/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.280   37.635/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.286   37.636/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.286   37.636/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.287   37.636/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.287   37.636/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.286   37.637/*        0.085/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/CS_reg/RN    1
in_clk(R)->in_clk(R)	40.009   */37.638        */0.360         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_clk(R)->in_clk(R)	40.179   37.639/*        0.188/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.227   37.645/*        0.139/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.301   */37.647        */0.063         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[13]/D    1
in_clk(R)->in_clk(R)	40.064   37.655/*        0.299/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	40.064   37.655/*        0.299/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	40.064   37.655/*        0.299/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	40.222   37.655/*        0.144/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.064   37.656/*        0.299/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	40.066   37.657/*        0.299/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	40.066   37.657/*        0.299/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TE    1
in_clk(R)->in_clk(R)	40.066   37.657/*        0.299/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	40.065   37.658/*        0.299/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TE    1
in_clk(R)->in_clk(R)	40.302   */37.659        */0.062         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[5]/D    1
in_clk(R)->in_clk(R)	40.167   37.660/*        0.190/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.311   */37.661        */0.055         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[8]/D    1
in_clk(R)->in_clk(R)	40.328   37.661/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.201   37.662/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	40.319   */37.663        */0.048         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.336   37.666/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.336   37.666/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.336   37.666/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.336   37.666/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.229   37.669/*        0.136/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.340   37.670/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.340   37.670/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.080   37.671/*        0.292/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	40.262   37.673/*        0.084/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	40.348   37.677/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.348   37.677/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.052   */37.677        */0.323         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.348   37.677/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.121   */37.678        */0.244         top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/TI    1
in_clk(R)->in_clk(R)	40.348   37.679/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.095   */37.679        */0.274         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.348   37.679/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.348   37.679/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.348   37.679/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.348   37.679/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.239   37.680/*        0.132/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.348   37.680/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	39.986   37.681/*        0.379/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.348   37.681/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.309   */37.684        */0.057         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[11]/D    1
in_clk(R)->in_clk(R)	40.182   37.685/*        0.164/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	40.292   37.685/*        0.071/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	39.989   37.685/*        0.379/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.069   */37.685        */0.300         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	39.988   37.685/*        0.379/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.353   37.686/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.061   */37.686        */0.319         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	39.991   37.687/*        0.376/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	39.992   37.687/*        0.376/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	39.987   37.687/*        0.379/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	39.986   37.687/*        0.379/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	39.992   37.688/*        0.376/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	39.992   37.688/*        0.375/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	39.987   37.689/*        0.379/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.237   37.689/*        0.134/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	39.993   37.690/*        0.375/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	40.274   37.691/*        0.076/*         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[3]/D    1
in_clk(R)->in_clk(R)	39.993   37.692/*        0.375/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	40.299   */37.692        */0.065         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[12]/D    1
in_clk(R)->in_clk(R)	40.222   37.693/*        0.144/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.276   37.695/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/D    1
in_clk(R)->in_clk(R)	40.285   */37.696        */0.073         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[14]/D    1
in_clk(R)->in_clk(R)	40.235   37.699/*        0.133/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.267   37.699/*        0.083/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	40.195   37.702/*        0.163/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.225   37.707/*        0.141/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	39.949   37.709/*        0.418/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.287   */37.709        */0.085         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	39.949   37.710/*        0.418/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.303   */37.716        */0.061         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[6]/D    1
in_clk(R)->in_clk(R)	40.283   37.719/*        0.082/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	40.259   37.719/*        0.107/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/latched_full_s_reg/D    1
in_clk(R)->in_clk(R)	40.270   */37.721        */0.080         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[1]/D    1
in_clk(R)->in_clk(R)	40.248   37.721/*        0.098/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	40.253   37.722/*        0.111/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	40.304   */37.723        */0.061         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	40.066   37.724/*        0.286/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.066   37.724/*        0.286/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.301   */37.728        */0.064         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	40.302   */37.729        */0.062         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[4]/D    1
in_clk(R)->in_clk(R)	40.302   */37.731        */0.063         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[3]/D    1
in_clk(R)->in_clk(R)	40.301   */37.732        */0.063         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9]/D    1
in_clk(R)->in_clk(R)	40.074   37.733/*        0.282/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.256   37.733/*        0.090/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	40.076   37.734/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.076   37.734/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.077   37.735/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.077   37.735/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.286   37.735/*        0.084/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	40.303   */37.736        */0.061         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10]/D    1
in_clk(R)->in_clk(R)	40.276   37.738/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	40.313   */37.738        */0.053         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[7]/D    1
in_clk(R)->in_clk(R)	40.083   37.741/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.329   37.741/*        0.040/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.329   37.742/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.329   37.742/*        0.040/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.082   37.742/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.329   37.742/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.174   37.743/*        0.178/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/TI    1
in_clk(R)->in_clk(R)	40.329   37.743/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.083   37.743/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	40.329   37.743/*        0.040/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.329   37.743/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.083   37.743/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.083   37.743/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.329   37.743/*        0.040/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.192   37.746/*        0.177/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	39.986   37.747/*        0.381/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.987   37.747/*        0.381/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.987   37.747/*        0.381/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.987   37.747/*        0.381/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.987   37.747/*        0.381/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/TE    1
in_clk(R)->in_clk(R)	39.987   37.747/*        0.381/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.089   37.747/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.335   37.748/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.090   37.749/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.089   37.749/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.089   37.749/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.090   37.750/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.310   37.753/*        0.062/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.341   37.754/*        0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/RN    1
in_clk(R)->in_clk(R)	40.072   37.755/*        0.284/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.072   37.755/*        0.284/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	40.072   37.755/*        0.284/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.203   37.757/*        0.172/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.345   37.758/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/RN    1
in_clk(R)->in_clk(R)	40.072   37.760/*        0.284/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.104   37.761/*        0.254/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.185   */37.761        */0.184         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	39.922   37.762/*        0.376/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	39.922   37.762/*        0.376/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.079   37.762/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.079   37.762/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.221   37.762/*        0.145/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.349   37.762/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.080   37.763/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.080   37.763/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	40.349   37.763/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.080   37.763/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.080   37.763/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.081   37.764/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.081   37.764/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.081   37.764/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.352   37.765/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.352   37.765/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.352   37.765/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.352   37.766/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.096   */37.766        */0.257         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/TE    1
in_clk(R)->in_clk(R)	40.096   */37.766        */0.257         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/TE    1
in_clk(R)->in_clk(R)	40.017   37.767/*        0.345/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.354   37.767/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.100   */37.768        */0.254         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/TE    1
in_clk(R)->in_clk(R)	40.297   37.771/*        0.066/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	40.024   37.771/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.024   37.771/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.024   37.772/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.024   37.772/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.024   37.772/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.024   37.772/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.024   37.772/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.024   37.773/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.024   37.773/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.024   37.773/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.025   37.774/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.025   37.774/*        0.340/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.277   37.776/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[4]/D    1
in_clk(R)->in_clk(R)	40.159   37.776/*        0.209/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	40.094   37.777/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	40.094   37.777/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.094   37.777/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.094   37.777/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.028   37.777/*        0.344/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.028   37.778/*        0.344/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.961   37.778/*        0.337/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	39.961   37.778/*        0.337/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.094   37.778/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	40.141   */37.778        */0.230         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.221   */37.780        */0.145         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.094   37.780/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	40.092   37.781/*        0.273/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.225   37.783/*        0.142/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.235   37.784/*        0.111/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	40.022   */37.789        */0.318         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.276   */37.793        */0.076         top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[1]/D    1
in_clk(R)->in_clk(R)	40.213   37.794/*        0.138/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	40.229   37.797/*        0.123/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/D    1
in_clk(R)->in_clk(R)	40.149   37.804/*        0.200/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.076   37.807/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	40.076   37.808/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	40.076   37.808/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	40.077   37.809/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	40.077   37.809/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	40.077   37.809/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	40.077   37.809/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	40.076   37.809/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	40.041   */37.809        */0.308         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	40.075   37.810/*        0.282/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	40.082   37.811/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	40.082   37.811/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	40.076   37.812/*        0.281/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	40.082   37.813/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	40.082   37.813/*        0.278/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	39.985   37.813/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	39.986   37.813/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	39.986   37.813/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	39.986   37.813/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	39.986   37.813/*        0.368/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	39.970   37.814/*        0.348/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.252   37.814/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	39.970   37.814/*        0.348/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	40.343   37.815/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.074   37.815/*        0.283/*         top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/TE    1
in_clk(R)->in_clk(R)	40.343   37.816/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.343   37.816/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.343   37.816/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.343   37.816/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.343   37.816/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.343   37.816/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.343   37.816/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.188   37.817/*        0.198/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.088   37.817/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	40.090   37.819/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	40.257   37.819/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iEMPTY_reg/D    1
in_clk(R)->in_clk(R)	40.089   37.819/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	40.090   37.819/*        0.275/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	39.994   37.821/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.242   37.821/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	39.995   37.822/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	39.994   37.823/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	39.996   37.823/*        0.362/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	39.994   37.824/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.271   37.826/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	39.994   37.826/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	39.994   37.826/*        0.363/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.355   37.827/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.355   37.828/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.355   37.828/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.356   37.829/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.277   37.832/*        0.072/*         top_inst_peripherals_i/apb_uart_i/iTXStart_reg/D    1
in_clk(R)->in_clk(R)	40.360   37.833/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.252   */37.835        */0.118         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.228   37.838/*        0.141/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.009   37.839/*        0.356/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.007   37.840/*        0.356/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.268   37.841/*        0.101/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	40.009   37.841/*        0.356/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.328   37.842/*        0.046/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.328   37.843/*        0.046/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.296   37.845/*        0.068/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	39.995   37.846/*        0.359/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	39.995   37.846/*        0.359/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	40.267   37.846/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iEMPTY_reg/D    1
in_clk(R)->in_clk(R)	39.995   37.846/*        0.359/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.332   37.847/*        0.045/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.332   37.847/*        0.045/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.332   37.847/*        0.045/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.332   37.847/*        0.045/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.333   37.847/*        0.045/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.001   37.852/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.002   37.853/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.002   37.853/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	40.003   37.855/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.003   37.855/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.016   37.855/*        0.351/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TE    1
in_clk(R)->in_clk(R)	40.003   37.856/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	40.003   37.856/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.017   37.856/*        0.351/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.003   37.856/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.017   37.856/*        0.351/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TE    1
in_clk(R)->in_clk(R)	40.075   */37.859        */0.278         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	39.956   37.860/*        0.342/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	39.956   37.860/*        0.342/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	39.997   37.861/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	39.997   37.861/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	39.997   37.861/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	39.997   37.861/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.997   37.861/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	39.997   37.861/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	39.997   37.861/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.997   37.861/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	39.997   37.862/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	39.997   37.862/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.998   37.862/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	39.998   37.862/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	39.998   37.862/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.997   37.862/*        0.354/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.208   */37.869        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	40.208   */37.869        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	40.208   */37.870        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	40.125   37.870/*        0.252/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	40.209   */37.870        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	40.209   */37.871        */0.145         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	40.247   */37.872        */0.117         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.010   37.873/*        0.357/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.009   37.873/*        0.357/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.015   37.875/*        0.343/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.246   37.875/*        0.140/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.023   37.877/*        0.343/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	40.216   */37.877        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	40.216   */37.878        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	40.217   */37.878        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	40.216   */37.878        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	40.216   */37.878        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	40.216   */37.879        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	40.181   37.879/*        0.177/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/BAUDTICK_reg/D    1
in_clk(R)->in_clk(R)	40.217   */37.880        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	40.216   */37.881        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	40.216   */37.881        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	40.217   */37.881        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	40.217   */37.882        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.045   */37.882        */0.324         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.217   */37.882        */0.141         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	40.337   37.883/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.337   37.883/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.337   37.883/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.337   37.883/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.337   37.883/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.025   37.884/*        0.342/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TE    1
in_clk(R)->in_clk(R)	40.025   37.884/*        0.342/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TE    1
in_clk(R)->in_clk(R)	40.341   37.886/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.341   37.886/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.341   37.886/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.341   37.886/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.341   37.887/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.025   37.887/*        0.342/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.341   37.887/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.341   37.887/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.033   37.889/*        0.320/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	40.033   37.889/*        0.320/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	40.262   37.889/*        0.088/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	40.283   37.889/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	40.034   37.890/*        0.320/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	40.034   37.890/*        0.320/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	40.035   37.891/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	40.265   */37.892        */0.092         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.229   */37.893        */0.136         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	40.057   */37.894        */0.318         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.349   37.894/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.349   37.894/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.229   */37.894        */0.136         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	40.348   37.894/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.349   37.895/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.351   37.898/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.042   37.898/*        0.316/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	40.230   37.898/*        0.134/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.042   37.898/*        0.316/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	40.042   37.898/*        0.316/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	40.043   37.899/*        0.316/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	40.043   37.899/*        0.316/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.043   37.900/*        0.316/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	40.090   37.900/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.090   37.900/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.090   37.900/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.090   37.900/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.090   37.900/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.042   37.900/*        0.315/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	40.090   37.900/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.043   37.901/*        0.316/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	40.279   37.901/*        0.084/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	40.090   37.901/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.090   37.901/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.088   37.902/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.089   37.902/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.089   37.902/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.088   37.902/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.089   37.902/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.089   37.903/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.089   37.903/*        0.265/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.044   37.903/*        0.314/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	40.354   37.912/*        0.036/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.286   37.913/*        0.078/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.100   37.913/*        0.259/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.103   37.914/*        0.259/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.103   37.914/*        0.259/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.103   37.914/*        0.259/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.103   37.915/*        0.259/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.267   37.918/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.024   */37.918        */0.315         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.274   37.921/*        0.072/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.185   37.925/*        0.155/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.185   37.925/*        0.155/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	40.269   37.927/*        0.083/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	40.063   37.927/*        0.304/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TE    1
in_clk(R)->in_clk(R)	40.064   37.927/*        0.304/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	40.064   37.928/*        0.304/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TE    1
in_clk(R)->in_clk(R)	40.001   37.932/*        0.334/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.255   */37.933        */0.109         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.067   */37.936        */0.289         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.044   */37.938        */0.305         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	40.169   37.941/*        0.181/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.202   37.942/*        0.147/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	40.202   37.942/*        0.147/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_clk(R)->in_clk(R)	40.202   37.942/*        0.147/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.202   37.942/*        0.147/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_clk(R)->in_clk(R)	40.120   37.944/*        0.239/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.160   37.946/*        0.188/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.198   37.948/*        0.167/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	40.257   37.948/*        0.089/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.082   */37.951        */0.281         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.116   */37.952        */0.242         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	40.116   */37.952        */0.242         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	40.116   */37.953        */0.242         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	40.221   37.953/*        0.130/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	40.247   37.955/*        0.097/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	39.973   37.955/*        0.325/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	39.973   37.955/*        0.325/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	40.245   37.959/*        0.127/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.121   */37.959        */0.240         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	40.121   */37.959        */0.240         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	40.125   */37.961        */0.232         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	40.125   */37.962        */0.232         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	40.008   37.962/*        0.353/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.008   37.962/*        0.353/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.008   37.962/*        0.353/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.009   37.963/*        0.353/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.009   37.963/*        0.353/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.008   37.963/*        0.353/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.010   37.964/*        0.352/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.010   37.964/*        0.352/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.127   */37.964        */0.237         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	40.126   */37.964        */0.237         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	40.126   */37.964        */0.237         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	40.126   */37.964        */0.237         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	40.126   */37.964        */0.237         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	40.336   37.964/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.128   */37.964        */0.237         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	40.337   37.965/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.337   37.965/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.299   37.965/*        0.064/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	40.011   */37.968        */0.352         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.011   */37.969        */0.352         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.012   */37.969        */0.351         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.046   */37.971        */0.305         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.016   37.971/*        0.343/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.016   37.971/*        0.343/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.016   37.971/*        0.343/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.344   37.972/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/RN    1
in_clk(R)->in_clk(R)	40.344   37.973/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/RN    1
in_clk(R)->in_clk(R)	40.169   37.973/*        0.179/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.345   37.973/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.345   37.973/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/CS_reg/RN    1
in_clk(R)->in_clk(R)	40.344   37.974/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.346   37.975/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.347   37.975/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.347   37.975/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.347   37.976/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.347   37.976/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.248   37.976/*        0.113/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.347   37.976/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.347   37.976/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.347   37.976/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.134   */37.977        */0.234         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	40.236   37.977/*        0.128/*         top_inst_peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/D    1
in_clk(R)->in_clk(R)	40.349   37.978/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.349   37.978/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.349   37.979/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.134   */37.979        */0.234         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TE    1
in_clk(R)->in_clk(R)	40.134   */37.979        */0.234         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TE    1
in_clk(R)->in_clk(R)	40.351   37.979/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.351   37.979/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.351   37.979/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.351   37.979/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.351   37.979/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.349   37.979/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.351   37.979/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.351   37.979/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	40.350   37.980/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	40.352   37.981/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.135   37.982/*        0.214/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.354   37.984/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.262   37.984/*        0.084/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	40.354   37.984/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.354   37.984/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.037   */37.985        */0.312         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.059   37.988/*        0.293/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.059   37.988/*        0.293/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.059   37.988/*        0.293/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.060   37.988/*        0.293/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.247   37.989/*        0.104/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	40.037   */37.991        */0.322         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.287   37.996/*        0.078/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	40.253   */38.001        */0.110         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.072   38.001/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.073   38.001/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.125   38.003/*        0.230/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.074   38.004/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.074   38.004/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.074   38.006/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.074   38.006/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.074   38.006/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.074   38.007/*        0.287/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.971   38.008/*        0.346/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	39.971   38.008/*        0.346/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	40.198   38.011/*        0.171/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.188   38.018/*        0.152/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.188   38.018/*        0.152/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.188   38.018/*        0.152/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.279   38.020/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.209   38.022/*        0.166/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	39.965   38.022/*        0.352/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	39.966   38.023/*        0.352/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.026   38.029/*        0.342/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.266   38.030/*        0.083/*         top_inst_peripherals_i/apb_uart_i/UART_TX/iLast_reg/D    1
in_clk(R)->in_clk(R)	40.256   */38.031        */0.108         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.100   38.032/*        0.258/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	40.100   38.032/*        0.258/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	40.100   38.032/*        0.258/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TE    1
in_clk(R)->in_clk(R)	40.205   38.034/*        0.144/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_clk(R)->in_clk(R)	40.205   38.034/*        0.144/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	40.205   38.035/*        0.144/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_clk(R)->in_clk(R)	40.169   38.035/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.283   38.036/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	40.353   38.043/*        0.036/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.299   38.049/*        0.057/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.126   38.055/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TE    1
in_clk(R)->in_clk(R)	40.126   38.055/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TE    1
in_clk(R)->in_clk(R)	40.126   38.055/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TE    1
in_clk(R)->in_clk(R)	40.126   38.055/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TE    1
in_clk(R)->in_clk(R)	40.126   38.055/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TE    1
in_clk(R)->in_clk(R)	40.126   38.055/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	40.125   38.055/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TE    1
in_clk(R)->in_clk(R)	40.126   38.055/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.126   38.055/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.305   38.055/*        0.058/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	40.305   38.056/*        0.058/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	40.127   38.057/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	40.127   38.057/*        0.242/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TE    1
in_clk(R)->in_clk(R)	40.306   38.057/*        0.058/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.306   38.057/*        0.058/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.309   38.059/*        0.068/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.309   38.059/*        0.068/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.309   38.059/*        0.068/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.309   38.059/*        0.068/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.257   38.063/*        0.093/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	40.057   38.065/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.058   38.065/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	40.057   38.065/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.057   38.065/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	40.057   38.065/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	40.058   38.065/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	40.057   38.066/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	40.316   38.067/*        0.052/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	39.948   */38.068        */0.381         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.292   38.069/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	40.056   */38.070        */0.293         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.212   38.072/*        0.152/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.064   38.072/*        0.287/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	40.064   38.072/*        0.287/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	40.064   38.072/*        0.287/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	40.064   38.072/*        0.287/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	40.064   38.072/*        0.287/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	40.135   38.073/*        0.232/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	40.067   38.077/*        0.285/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	40.280   38.078/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.071   */38.079        */0.286         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.071   38.082/*        0.283/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	40.071   38.082/*        0.283/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	40.182   38.084/*        0.178/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	40.211   */38.090        */0.150         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[3]/D    1
in_clk(R)->in_clk(R)	40.064   */38.090        */0.295         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.258   38.092/*        0.093/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.224   */38.093        */0.132         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.085   */38.094        */0.278         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.224   38.094/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.043   38.094/*        0.342/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.247   38.096/*        0.122/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	40.008   38.099/*        0.354/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.236   38.102/*        0.128/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.248   38.103/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/D    1
in_clk(R)->in_clk(R)	40.039   38.104/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	40.040   38.104/*        0.317/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	40.040   38.104/*        0.317/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TE    1
in_clk(R)->in_clk(R)	40.040   38.104/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	40.040   38.105/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TE    1
in_clk(R)->in_clk(R)	40.040   38.106/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TE    1
in_clk(R)->in_clk(R)	40.040   38.106/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TE    1
in_clk(R)->in_clk(R)	40.253   */38.107        */0.106         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/D    1
in_clk(R)->in_clk(R)	40.040   38.107/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TE    1
in_clk(R)->in_clk(R)	40.041   38.107/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TE    1
in_clk(R)->in_clk(R)	40.041   38.107/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TE    1
in_clk(R)->in_clk(R)	40.239   */38.108        */0.124         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.041   38.108/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TE    1
in_clk(R)->in_clk(R)	40.041   38.108/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TE    1
in_clk(R)->in_clk(R)	40.041   38.108/*        0.318/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TE    1
in_clk(R)->in_clk(R)	40.047   38.111/*        0.310/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.173   38.111/*        0.178/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.047   38.112/*        0.310/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.193   38.113/*        0.158/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.055   */38.114        */0.295         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.231   38.114/*        0.154/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.220   */38.116        */0.136         top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/D    1
in_clk(R)->in_clk(R)	40.024   38.119/*        0.293/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.024   38.120/*        0.293/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.311   */38.121        */0.056         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[1]/D    1
in_clk(R)->in_clk(R)	40.192   38.122/*        0.172/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/TI    1
in_clk(R)->in_clk(R)	40.265   */38.125        */0.095         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	40.256   38.126/*        0.099/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	40.019   */38.131        */0.336         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.127   38.132/*        0.241/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	40.067   38.132/*        0.301/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	40.067   38.132/*        0.301/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.067   38.132/*        0.301/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.262   38.133/*        0.108/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/D    1
in_clk(R)->in_clk(R)	40.146   38.133/*        0.188/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.066   */38.134        */0.292         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.151   38.135/*        0.197/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.262   38.137/*        0.089/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	40.197   38.137/*        0.152/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.088   */38.139        */0.276         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.060   38.140/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	40.060   38.140/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	40.060   38.140/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	40.060   38.140/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	40.060   38.140/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	40.060   38.140/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	40.060   38.141/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	40.060   38.141/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	40.060   38.142/*        0.291/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	40.299   38.142/*        0.061/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.102   */38.143        */0.255         top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/TI    1
in_clk(R)->in_clk(R)	40.082   */38.146        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/TI    1
in_clk(R)->in_clk(R)	40.017   38.146/*        0.335/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.067   38.147/*        0.288/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	40.067   38.147/*        0.288/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	40.067   38.147/*        0.288/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	40.067   38.147/*        0.288/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	40.067   38.147/*        0.288/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	40.067   38.147/*        0.288/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	40.067   38.148/*        0.288/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	40.067   38.148/*        0.287/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	40.294   38.148/*        0.069/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	40.085   */38.148        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/TI    1
in_clk(R)->in_clk(R)	40.091   38.149/*        0.280/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.058   38.150/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	40.058   38.150/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	40.058   38.150/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	40.059   38.151/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	40.244   38.151/*        0.125/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/D    1
in_clk(R)->in_clk(R)	40.086   */38.151        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.272   38.151/*        0.105/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/D    1
in_clk(R)->in_clk(R)	40.059   38.152/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	40.187   38.152/*        0.165/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/TI    1
in_clk(R)->in_clk(R)	40.193   38.152/*        0.148/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.153        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.058   38.153/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	40.058   38.153/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	40.143   38.153/*        0.221/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.154        */0.266         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/TI    1
in_clk(R)->in_clk(R)	40.059   38.154/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	40.140   38.154/*        0.222/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.059   38.154/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	40.059   38.154/*        0.293/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	40.087   */38.157        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/TI    1
in_clk(R)->in_clk(R)	40.087   */38.157        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/TI    1
in_clk(R)->in_clk(R)	40.087   */38.157        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/TI    1
in_clk(R)->in_clk(R)	40.065   38.157/*        0.289/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	40.065   38.157/*        0.289/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	40.066   38.158/*        0.289/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	40.066   38.158/*        0.289/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	40.066   38.158/*        0.289/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	40.071   */38.159        */0.274         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.066   38.159/*        0.289/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	40.066   38.159/*        0.289/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	40.189   38.160/*        0.176/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.246   */38.160        */0.105         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	40.169   38.160/*        0.181/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.240   38.161/*        0.130/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/D    1
in_clk(R)->in_clk(R)	40.266   38.161/*        0.103/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.090   */38.163        */0.278         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.163        */0.278         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.163        */0.278         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.251   38.163/*        0.110/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.096   */38.163        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.097   */38.165        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.166        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.166        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/TI    1
in_clk(R)->in_clk(R)	40.292   38.168/*        0.068/*         top_inst_peripherals_i/apb_uart_i/State_p2_reg/D    1
in_clk(R)->in_clk(R)	40.286   38.168/*        0.100/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.283   */38.169        */0.074         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	40.183   38.170/*        0.178/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	40.179   38.170/*        0.172/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.067   */38.170        */0.267         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.066   38.172/*        0.298/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.103   */38.172        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	40.105   */38.172        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.196   38.175/*        0.179/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.179   38.181/*        0.180/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	40.198   38.183/*        0.174/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.281   38.184/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.078   38.184/*        0.293/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/TI    1
in_clk(R)->in_clk(R)	40.078   38.184/*        0.293/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/TI    1
in_clk(R)->in_clk(R)	40.214   38.185/*        0.166/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.080   38.186/*        0.293/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.119   */38.186        */0.247         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.119   */38.186        */0.247         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.016   38.189/*        0.341/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/TE    1
in_clk(R)->in_clk(R)	40.121   */38.190        */0.247         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.260   38.192/*        0.091/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	40.268   38.193/*        0.102/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.089   */38.193        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.241   38.196/*        0.128/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/D    1
in_clk(R)->in_clk(R)	40.056   38.198/*        0.310/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.098   */38.198        */0.261         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.265   38.199/*        0.108/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.195   38.199/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.128   38.199/*        0.231/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.215   38.199/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/D    1
in_clk(R)->in_clk(R)	40.249   38.200/*        0.128/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	40.241   38.202/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/D    1
in_clk(R)->in_clk(R)	40.193   38.203/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/TI    1
in_clk(R)->in_clk(R)	40.193   38.203/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/TI    1
in_clk(R)->in_clk(R)	40.281   38.205/*        0.088/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.129   38.207/*        0.248/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	40.204   38.208/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/TI    1
in_clk(R)->in_clk(R)	40.246   38.208/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/D    1
in_clk(R)->in_clk(R)	40.246   38.208/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/D    1
in_clk(R)->in_clk(R)	40.204   38.209/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.209        */0.276         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.291   38.211/*        0.074/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	40.209   38.211/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/TI    1
in_clk(R)->in_clk(R)	40.209   38.211/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/TI    1
in_clk(R)->in_clk(R)	40.275   38.211/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.209   38.212/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/TI    1
in_clk(R)->in_clk(R)	40.209   38.212/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/TI    1
in_clk(R)->in_clk(R)	40.190   38.213/*        0.179/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.272   38.213/*        0.098/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	40.275   38.214/*        0.078/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[4]/D    1
in_clk(R)->in_clk(R)	40.186   38.214/*        0.187/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.210   38.214/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.211   38.214/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.211   38.215/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/TI    1
in_clk(R)->in_clk(R)	40.211   38.215/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/TI    1
in_clk(R)->in_clk(R)	40.201   38.215/*        0.165/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/D    1
in_clk(R)->in_clk(R)	40.203   38.218/*        0.150/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	39.980   38.218/*        0.367/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.211   38.218/*        0.158/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	39.980   38.218/*        0.367/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	39.981   38.219/*        0.367/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	39.981   38.219/*        0.367/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	39.981   38.219/*        0.367/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	40.258   38.219/*        0.115/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	39.981   38.219/*        0.367/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	39.981   38.219/*        0.367/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	39.983   38.221/*        0.365/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	39.983   38.221/*        0.365/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	40.238   38.221/*        0.119/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	40.036   38.223/*        0.329/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/TE    1
in_clk(R)->in_clk(R)	40.251   38.224/*        0.121/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.207   38.224/*        0.157/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.065   */38.224        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/TI    1
in_clk(R)->in_clk(R)	40.262   38.225/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/D    1
in_clk(R)->in_clk(R)	40.263   38.225/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/D    1
in_clk(R)->in_clk(R)	39.988   38.225/*        0.364/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	40.066   */38.225        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/TI    1
in_clk(R)->in_clk(R)	40.065   */38.226        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/TI    1
in_clk(R)->in_clk(R)	40.065   */38.226        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/TI    1
in_clk(R)->in_clk(R)	39.988   38.227/*        0.364/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	39.988   38.227/*        0.364/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/TE    1
in_clk(R)->in_clk(R)	39.988   38.227/*        0.364/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	39.987   38.227/*        0.364/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	40.246   38.227/*        0.117/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	39.988   38.228/*        0.364/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/TE    1
in_clk(R)->in_clk(R)	40.155   38.228/*        0.216/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	40.262   38.228/*        0.089/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	39.987   38.228/*        0.364/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	40.219   38.229/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/TI    1
in_clk(R)->in_clk(R)	40.010   */38.229        */0.330         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.225   38.229/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	40.290   38.232/*        0.074/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.209   38.232/*        0.168/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	39.994   38.232/*        0.360/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	39.994   38.232/*        0.360/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	40.338   38.232/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.203   38.233/*        0.172/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	40.200   38.234/*        0.172/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	40.183   38.235/*        0.183/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/TI    1
in_clk(R)->in_clk(R)	40.227   */38.235        */0.129         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.127   38.237/*        0.242/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	40.229   */38.237        */0.107         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.227   38.237/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/TI    1
in_clk(R)->in_clk(R)	40.131   38.238/*        0.232/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/D    1
in_clk(R)->in_clk(R)	40.132   38.238/*        0.232/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.082   */38.239        */0.269         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/TI    1
in_clk(R)->in_clk(R)	40.278   */38.239        */0.092         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	40.255   */38.240        */0.107         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.135   38.241/*        0.231/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.348   38.242/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/RN    1
in_clk(R)->in_clk(R)	40.136   38.242/*        0.231/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/D    1
in_clk(R)->in_clk(R)	40.348   38.242/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	40.348   38.242/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.047   38.242/*        0.304/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/TE    1
in_clk(R)->in_clk(R)	40.047   38.242/*        0.304/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/TE    1
in_clk(R)->in_clk(R)	40.047   38.242/*        0.304/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	40.136   38.242/*        0.231/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/D    1
in_clk(R)->in_clk(R)	40.231   38.243/*        0.121/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.268   38.246/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/D    1
in_clk(R)->in_clk(R)	40.197   38.246/*        0.157/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.270   38.247/*        0.081/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	40.087   */38.247        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/TI    1
in_clk(R)->in_clk(R)	40.087   */38.247        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/TI    1
in_clk(R)->in_clk(R)	40.087   */38.247        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/TI    1
in_clk(R)->in_clk(R)	40.029   */38.248        */0.320         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	40.091   38.248/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/TI    1
in_clk(R)->in_clk(R)	40.247   38.249/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/D    1
in_clk(R)->in_clk(R)	40.302   38.249/*        0.064/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	40.248   38.249/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/D    1
in_clk(R)->in_clk(R)	40.180   38.250/*        0.176/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.241   38.250/*        0.093/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.210   38.250/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/TI    1
in_clk(R)->in_clk(R)	40.233   38.250/*        0.134/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	40.242   */38.250        */0.122         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.064   38.251/*        0.309/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.212   38.251/*        0.148/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	40.255   38.252/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.087   */38.252        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/TI    1
in_clk(R)->in_clk(R)	40.093   */38.253        */0.263         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/TI    1
in_clk(R)->in_clk(R)	40.219   38.254/*        0.135/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/D    1
in_clk(R)->in_clk(R)	40.270   38.254/*        0.103/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.194   38.255/*        0.178/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/D    1
in_clk(R)->in_clk(R)	40.218   38.256/*        0.150/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	40.241   38.256/*        0.115/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.121   38.257/*        0.236/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.232   38.257/*        0.127/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.245   38.258/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/D    1
in_clk(R)->in_clk(R)	40.172   38.258/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.368   38.261/*        0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.368   38.262/*        0.002/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.245   38.262/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.278   38.263/*        0.091/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.099   */38.263        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.264        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/TI    1
in_clk(R)->in_clk(R)	40.370   38.264/*        -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/RN    1
in_clk(R)->in_clk(R)	40.371   38.265/*        -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.265   38.265/*        0.106/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/D    1
in_clk(R)->in_clk(R)	40.371   38.265/*        -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/RN    1
in_clk(R)->in_clk(R)	40.372   38.265/*        -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.372   38.265/*        -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/RN    1
in_clk(R)->in_clk(R)	40.244   38.266/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0]/D    1
in_clk(R)->in_clk(R)	40.264   38.266/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/D    1
in_clk(R)->in_clk(R)	40.264   38.266/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/D    1
in_clk(R)->in_clk(R)	40.244   38.267/*        0.123/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.208   38.269/*        0.164/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	40.112   */38.269        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/TI    1
in_clk(R)->in_clk(R)	40.233   38.269/*        0.141/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.112   */38.269        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/TI    1
in_clk(R)->in_clk(R)	40.242   38.269/*        0.131/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.277   38.270/*        0.102/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.238   38.271/*        0.121/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.257   38.271/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.099   */38.271        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.273        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/TI    1
in_clk(R)->in_clk(R)	40.114   38.274/*        0.253/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.182   38.275/*        0.160/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/TI    1
in_clk(R)->in_clk(R)	40.095   38.275/*        0.269/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.234   38.276/*        0.132/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.120   */38.276        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/TI    1
in_clk(R)->in_clk(R)	40.248   38.278/*        0.102/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.168   38.278/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.064   */38.279        */0.294         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.220   38.279/*        0.138/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.100   38.280/*        0.268/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/TI    1
in_clk(R)->in_clk(R)	40.101   38.281/*        0.268/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/TI    1
in_clk(R)->in_clk(R)	40.260   38.281/*        0.092/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.101   38.282/*        0.268/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.237   38.282/*        0.122/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.236   38.283/*        0.121/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.278   38.284/*        0.091/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.225   38.284/*        0.139/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.204   38.284/*        0.170/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	40.251   38.285/*        0.121/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.128   38.286/*        0.236/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.170   38.286/*        0.190/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/TI    1
in_clk(R)->in_clk(R)	40.224   38.287/*        0.125/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.255   38.289/*        0.115/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.269   38.290/*        0.110/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.235   38.290/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/D    1
in_clk(R)->in_clk(R)	40.160   38.294/*        0.189/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.193   38.294/*        0.169/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.330   38.295/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.202   38.295/*        0.160/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/TI    1
in_clk(R)->in_clk(R)	40.330   38.295/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	40.330   38.295/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	40.330   38.295/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.330   38.295/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	40.330   38.295/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	40.330   38.295/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.195   38.295/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.330   38.295/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.329   38.295/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	40.330   38.296/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	40.214   38.296/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/D    1
in_clk(R)->in_clk(R)	40.057   38.297/*        0.323/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.272   38.297/*        0.101/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.249   38.298/*        0.095/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.177   38.298/*        0.157/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.256   38.299/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.244   38.300/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/D    1
in_clk(R)->in_clk(R)	40.335   38.301/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.274   */38.301        */0.070         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.159   38.301/*        0.203/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.236   38.302/*        0.115/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.240   38.303/*        0.130/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.223   38.303/*        0.128/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/D    1
in_clk(R)->in_clk(R)	40.247   38.303/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/D    1
in_clk(R)->in_clk(R)	40.335   38.304/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	40.176   38.304/*        0.188/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.335   38.304/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	40.335   38.304/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	40.335   38.304/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	40.335   38.304/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	40.335   38.305/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.213   38.305/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/TI    1
in_clk(R)->in_clk(R)	40.214   38.306/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/TI    1
in_clk(R)->in_clk(R)	40.214   38.306/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/TI    1
in_clk(R)->in_clk(R)	40.214   38.306/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/TI    1
in_clk(R)->in_clk(R)	40.211   38.306/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/TI    1
in_clk(R)->in_clk(R)	40.228   38.307/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	40.212   38.307/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/TI    1
in_clk(R)->in_clk(R)	40.212   38.307/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/TI    1
in_clk(R)->in_clk(R)	40.342   38.308/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	40.342   38.309/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/RN    1
in_clk(R)->in_clk(R)	40.217   38.309/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/TI    1
in_clk(R)->in_clk(R)	40.342   38.309/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	40.342   38.309/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	40.342   38.309/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/RN    1
in_clk(R)->in_clk(R)	40.233   38.310/*        0.116/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/D    1
in_clk(R)->in_clk(R)	40.028   38.311/*        0.347/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.235   38.311/*        0.129/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.236   38.312/*        0.122/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.201   38.314/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/D    1
in_clk(R)->in_clk(R)	40.294   38.315/*        0.092/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.346   38.315/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	40.346   38.316/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	40.346   38.316/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	40.347   38.316/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	40.346   38.316/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	40.346   38.316/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	40.346   38.316/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	40.261   38.316/*        0.117/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.346   38.316/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	40.346   38.316/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	40.346   38.317/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	40.243   38.317/*        0.127/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/D    1
in_clk(R)->in_clk(R)	40.241   38.317/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.223   38.317/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/TI    1
in_clk(R)->in_clk(R)	40.224   38.317/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/TI    1
in_clk(R)->in_clk(R)	40.224   38.317/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/TI    1
in_clk(R)->in_clk(R)	40.224   38.318/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/TI    1
in_clk(R)->in_clk(R)	40.224   38.319/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/TI    1
in_clk(R)->in_clk(R)	40.224   38.319/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/TI    1
in_clk(R)->in_clk(R)	40.224   38.320/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/TI    1
in_clk(R)->in_clk(R)	40.209   38.321/*        0.142/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.216   38.321/*        0.147/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.239   38.322/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/D    1
in_clk(R)->in_clk(R)	40.149   38.322/*        0.210/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.172   38.324/*        0.183/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.136   38.325/*        0.210/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/TI    1
in_clk(R)->in_clk(R)	40.248   38.325/*        0.132/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.242   38.325/*        0.127/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/D    1
in_clk(R)->in_clk(R)	40.075   38.325/*        0.295/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.273   38.326/*        0.100/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.223   38.326/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/D    1
in_clk(R)->in_clk(R)	40.219   38.326/*        0.150/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.203   38.327/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/TI    1
in_clk(R)->in_clk(R)	40.173   38.328/*        0.173/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/TI    1
in_clk(R)->in_clk(R)	40.363   38.328/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.261   38.328/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/D    1
in_clk(R)->in_clk(R)	40.028   38.329/*        0.340/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.193   38.329/*        0.176/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.261   38.330/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/D    1
in_clk(R)->in_clk(R)	40.261   38.330/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/D    1
in_clk(R)->in_clk(R)	40.253   38.331/*        0.116/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.158   38.331/*        0.202/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/TI    1
in_clk(R)->in_clk(R)	40.366   38.331/*        0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/RN    1
in_clk(R)->in_clk(R)	40.213   38.333/*        0.151/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.068   */38.334        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/TI    1
in_clk(R)->in_clk(R)	40.070   */38.334        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/TI    1
in_clk(R)->in_clk(R)	40.151   38.335/*        0.208/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.335        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.335        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/TI    1
in_clk(R)->in_clk(R)	40.137   38.336/*        0.171/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.280   38.337/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.157   38.337/*        0.208/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.268   */38.337        */0.092         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	40.160   38.338/*        0.177/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.218   38.338/*        0.151/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.203   38.340/*        0.155/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.187   38.340/*        0.177/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.369   38.340/*        0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.227   38.341/*        0.143/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	40.076   */38.341        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.172   38.341/*        0.167/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.223   38.342/*        0.146/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	40.172   38.342/*        0.167/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.267   38.342/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	40.172   38.342/*        0.167/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.162   38.342/*        0.207/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/D    1
in_clk(R)->in_clk(R)	40.162   38.342/*        0.207/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/D    1
in_clk(R)->in_clk(R)	40.163   38.343/*        0.206/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.163   38.343/*        0.206/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/D    1
in_clk(R)->in_clk(R)	40.233   38.343/*        0.124/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.183   38.344/*        0.191/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.282   38.344/*        0.090/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.248   38.344/*        0.119/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.236   38.344/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/D    1
in_clk(R)->in_clk(R)	40.228   38.344/*        0.138/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/D    1
in_clk(R)->in_clk(R)	40.243   38.346/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/D    1
in_clk(R)->in_clk(R)	40.252   38.346/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.052   38.347/*        0.299/*         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/TE    1
in_clk(R)->in_clk(R)	40.241   38.347/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.250   38.348/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/D    1
in_clk(R)->in_clk(R)	40.084   */38.348        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/TI    1
in_clk(R)->in_clk(R)	40.243   38.348/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/D    1
in_clk(R)->in_clk(R)	40.143   38.348/*        0.215/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.143   38.349/*        0.196/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.252   38.349/*        0.099/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.045   */38.349        */0.304         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.245   38.350/*        0.099/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.243   38.352/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/D    1
in_clk(R)->in_clk(R)	40.205   38.352/*        0.151/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.186   38.353/*        0.123/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.208   38.354/*        0.143/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.199   38.355/*        0.163/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/TI    1
in_clk(R)->in_clk(R)	40.061   */38.355        */0.289         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.355        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/TI    1
in_clk(R)->in_clk(R)	40.053   */38.356        */0.303         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/TI    1
in_clk(R)->in_clk(R)	40.090   */38.356        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/TI    1
in_clk(R)->in_clk(R)	40.201   38.356/*        0.160/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.356        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/TI    1
in_clk(R)->in_clk(R)	40.207   38.357/*        0.159/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	40.222   38.357/*        0.129/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.247   38.357/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/D    1
in_clk(R)->in_clk(R)	40.189   38.358/*        0.160/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_clk(R)->in_clk(R)	40.189   38.358/*        0.160/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	40.189   38.358/*        0.160/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	40.174   38.359/*        0.183/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.359        */0.288         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.359        */0.288         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/TI    1
in_clk(R)->in_clk(R)	40.196   38.360/*        0.176/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	40.188   38.361/*        0.120/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.073   */38.361        */0.288         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/TI    1
in_clk(R)->in_clk(R)	40.271   38.361/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/D    1
in_clk(R)->in_clk(R)	40.073   */38.361        */0.288         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/TI    1
in_clk(R)->in_clk(R)	40.266   38.362/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/D    1
in_clk(R)->in_clk(R)	40.097   */38.362        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/TI    1
in_clk(R)->in_clk(R)	40.266   38.363/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/D    1
in_clk(R)->in_clk(R)	40.030   38.363/*        0.342/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.225   38.364/*        0.129/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.182   38.364/*        0.174/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/D    1
in_clk(R)->in_clk(R)	40.282   38.364/*        0.087/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.107   38.365/*        0.195/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.233   38.365/*        0.109/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/D    1
in_clk(R)->in_clk(R)	40.118   38.365/*        0.245/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.208   38.366/*        0.168/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/TI    1
in_clk(R)->in_clk(R)	40.262   38.366/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/D    1
in_clk(R)->in_clk(R)	40.151   38.366/*        0.213/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.241   38.366/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/D    1
in_clk(R)->in_clk(R)	40.175   38.367/*        0.198/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.256   38.367/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/D    1
in_clk(R)->in_clk(R)	40.258   38.368/*        0.111/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.251   38.368/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[2]/D    1
in_clk(R)->in_clk(R)	40.179   38.368/*        0.183/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.244   38.369/*        0.117/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.148   38.369/*        0.208/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/TI    1
in_clk(R)->in_clk(R)	40.148   38.369/*        0.208/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.369        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.369        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/TI    1
in_clk(R)->in_clk(R)	40.193   38.369/*        0.165/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.369        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/TI    1
in_clk(R)->in_clk(R)	40.225   38.370/*        0.125/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/D    1
in_clk(R)->in_clk(R)	40.287   38.370/*        0.087/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.237   38.371/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/D    1
in_clk(R)->in_clk(R)	40.151   38.371/*        0.195/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/TI    1
in_clk(R)->in_clk(R)	40.251   38.372/*        0.121/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.247   38.372/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/D    1
in_clk(R)->in_clk(R)	40.177   38.372/*        0.194/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/D    1
in_clk(R)->in_clk(R)	40.221   38.372/*        0.138/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/D    1
in_clk(R)->in_clk(R)	40.245   38.373/*        0.119/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.185   38.374/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/D    1
in_clk(R)->in_clk(R)	40.144   38.374/*        0.214/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.115   38.374/*        0.244/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/TI    1
in_clk(R)->in_clk(R)	40.147   38.374/*        0.211/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/TI    1
in_clk(R)->in_clk(R)	40.182   38.375/*        0.225/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.204   38.375/*        0.160/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	40.329   38.375/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	40.329   38.375/*        0.039/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	40.246   38.376/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.197   38.376/*        0.157/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.200   38.376/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/TI    1
in_clk(R)->in_clk(R)	40.234   38.376/*        0.120/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.110   */38.376        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/TI    1
in_clk(R)->in_clk(R)	40.155   38.377/*        0.191/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/TI    1
in_clk(R)->in_clk(R)	40.229   38.378/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/D    1
in_clk(R)->in_clk(R)	40.242   38.378/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/D    1
in_clk(R)->in_clk(R)	40.333   38.378/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	40.115   */38.378        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/TI    1
in_clk(R)->in_clk(R)	40.115   */38.378        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/TI    1
in_clk(R)->in_clk(R)	40.333   38.379/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	40.278   38.379/*        0.100/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.115   */38.379        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/TI    1
in_clk(R)->in_clk(R)	40.178   38.379/*        0.179/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	40.205   38.379/*        0.162/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/TI    1
in_clk(R)->in_clk(R)	40.110   38.380/*        0.241/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.227   38.380/*        0.145/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.231   38.380/*        0.126/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.214   38.381/*        0.159/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	40.249   38.381/*        0.096/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.176   38.381/*        0.182/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	40.259   38.382/*        0.109/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.252   38.382/*        0.093/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.251   38.383/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.238   38.384/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.257   38.384/*        0.093/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.138   38.385/*        0.217/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.286   */38.385        */0.070         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	40.227   38.385/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/D    1
in_clk(R)->in_clk(R)	40.203   38.386/*        0.162/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.214   38.386/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/D    1
in_clk(R)->in_clk(R)	40.172   38.387/*        0.161/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.123   */38.387        */0.245         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/TI    1
in_clk(R)->in_clk(R)	40.135   38.387/*        0.208/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.246   38.387/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/D    1
in_clk(R)->in_clk(R)	40.241   38.387/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/D    1
in_clk(R)->in_clk(R)	40.340   38.387/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	40.231   38.387/*        0.143/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.340   38.387/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	40.340   38.387/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	40.340   38.388/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	40.340   38.388/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	40.168   38.388/*        0.190/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/TI    1
in_clk(R)->in_clk(R)	40.136   38.388/*        0.218/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.276   38.388/*        0.074/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	40.182   38.389/*        0.127/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.233   38.389/*        0.139/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.242   38.389/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/D    1
in_clk(R)->in_clk(R)	40.340   38.389/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	40.214   38.389/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/D    1
in_clk(R)->in_clk(R)	40.246   38.389/*        0.114/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.232   38.390/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.340   38.390/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	40.271   38.391/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/D    1
in_clk(R)->in_clk(R)	40.345   38.391/*        0.012/*         top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.168   38.392/*        0.201/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.213   38.392/*        0.159/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.189   38.392/*        0.164/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.242   38.392/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/D    1
in_clk(R)->in_clk(R)	40.172   38.392/*        0.188/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/TI    1
in_clk(R)->in_clk(R)	40.286   38.392/*        0.088/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.245   38.393/*        0.118/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.180   38.393/*        0.186/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/TI    1
in_clk(R)->in_clk(R)	40.182   38.393/*        0.173/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.275   38.393/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.168   38.394/*        0.188/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.173   38.394/*        0.188/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/TI    1
in_clk(R)->in_clk(R)	40.047   38.394/*        0.319/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/TE    1
in_clk(R)->in_clk(R)	40.280   38.395/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.243   38.395/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/D    1
in_clk(R)->in_clk(R)	40.214   38.396/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/D    1
in_clk(R)->in_clk(R)	40.152   38.397/*        0.214/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/D    1
in_clk(R)->in_clk(R)	40.090   38.398/*        0.275/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.249   38.398/*        0.102/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.218   38.398/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/D    1
in_clk(R)->in_clk(R)	40.073   38.398/*        0.296/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.073   38.398/*        0.296/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/TI    1
in_clk(R)->in_clk(R)	40.078   38.398/*        0.261/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.074   38.399/*        0.296/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.208   38.401/*        0.166/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	40.248   */38.401        */0.105         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/D    1
in_clk(R)->in_clk(R)	40.249   38.401/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/D    1
in_clk(R)->in_clk(R)	40.033   38.401/*        0.331/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.237   38.402/*        0.132/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	40.077   38.402/*        0.294/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/TI    1
in_clk(R)->in_clk(R)	40.095   38.403/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/TI    1
in_clk(R)->in_clk(R)	40.095   38.403/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/TI    1
in_clk(R)->in_clk(R)	40.197   38.403/*        0.164/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/TI    1
in_clk(R)->in_clk(R)	40.241   38.403/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/D    1
in_clk(R)->in_clk(R)	40.236   38.403/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/D    1
in_clk(R)->in_clk(R)	40.096   38.403/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.174   38.403/*        0.177/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.273   38.403/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.243   38.404/*        0.131/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.055   38.404/*        0.311/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.284   */38.405        */0.082         top_inst_peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg/D    1
in_clk(R)->in_clk(R)	40.203   38.406/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/D    1
in_clk(R)->in_clk(R)	40.144   38.406/*        0.210/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.270   38.406/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.118   38.406/*        0.240/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/TI    1
in_clk(R)->in_clk(R)	40.204   38.407/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/D    1
in_clk(R)->in_clk(R)	40.204   38.407/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/D    1
in_clk(R)->in_clk(R)	40.215   38.407/*        0.136/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.206   38.407/*        0.165/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/TI    1
in_clk(R)->in_clk(R)	40.058   38.407/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/TI    1
in_clk(R)->in_clk(R)	40.058   38.408/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/TI    1
in_clk(R)->in_clk(R)	40.238   38.408/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/D    1
in_clk(R)->in_clk(R)	40.212   38.408/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/TI    1
in_clk(R)->in_clk(R)	40.129   38.408/*        0.246/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.188   38.408/*        0.174/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/TI    1
in_clk(R)->in_clk(R)	40.059   38.409/*        0.310/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.241   38.409/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/D    1
in_clk(R)->in_clk(R)	40.363   38.410/*        0.007/*         top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.363   38.410/*        0.007/*         top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	40.363   38.410/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.199   38.410/*        0.142/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.253   38.410/*        0.114/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.363   38.410/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.179   38.411/*        0.181/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/TI    1
in_clk(R)->in_clk(R)	40.238   38.411/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/D    1
in_clk(R)->in_clk(R)	40.286   38.411/*        0.091/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.158   38.412/*        0.206/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.364   38.412/*        0.007/*         top_inst_core_region_i/data_ram_mux_i/port1_rvalid_o_reg/RN    1
in_clk(R)->in_clk(R)	40.040   38.412/*        0.322/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.209   38.412/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.366   38.413/*        0.005/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.249   38.413/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/D    1
in_clk(R)->in_clk(R)	40.234   38.413/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/D    1
in_clk(R)->in_clk(R)	40.275   38.413/*        0.099/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.217   38.414/*        0.139/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.197   38.414/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	40.187   38.414/*        0.188/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	40.132   38.415/*        0.177/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.124   38.415/*        0.240/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/TI    1
in_clk(R)->in_clk(R)	40.259   38.415/*        0.093/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.271   38.415/*        0.106/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.225   38.416/*        0.142/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.090   38.416/*        0.276/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/TI    1
in_clk(R)->in_clk(R)	40.238   38.416/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/TI    1
in_clk(R)->in_clk(R)	40.273   38.417/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.239   38.417/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/D    1
in_clk(R)->in_clk(R)	40.007   38.417/*        0.355/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.119   38.417/*        0.199/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	40.235   38.418/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/D    1
in_clk(R)->in_clk(R)	40.197   38.418/*        0.176/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.212   38.418/*        0.146/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.091   38.418/*        0.271/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.255   38.419/*        0.109/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.265   38.419/*        0.104/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	40.201   38.420/*        0.152/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TI    1
in_clk(R)->in_clk(R)	40.248   38.420/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/D    1
in_clk(R)->in_clk(R)	40.136   38.420/*        0.206/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.202   38.422/*        0.168/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	40.011   */38.422        */0.346         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/TI    1
in_clk(R)->in_clk(R)	40.011   */38.422        */0.346         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/TI    1
in_clk(R)->in_clk(R)	40.202   38.422/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/D    1
in_clk(R)->in_clk(R)	40.293   */38.423        */0.064         top_inst_peripherals_i/apb_uart_i/UART_PEDET/iDd_reg/D    1
in_clk(R)->in_clk(R)	40.233   38.423/*        0.132/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.253   38.423/*        0.097/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.241   38.423/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/D    1
in_clk(R)->in_clk(R)	40.241   38.423/*        0.117/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.203   38.423/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/D    1
in_clk(R)->in_clk(R)	40.203   38.423/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/D    1
in_clk(R)->in_clk(R)	40.282   38.424/*        0.095/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.014   */38.424        */0.344         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/TI    1
in_clk(R)->in_clk(R)	40.014   */38.424        */0.344         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/TI    1
in_clk(R)->in_clk(R)	40.014   */38.425        */0.344         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/TI    1
in_clk(R)->in_clk(R)	40.014   */38.425        */0.344         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/TI    1
in_clk(R)->in_clk(R)	40.015   */38.425        */0.344         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/TI    1
in_clk(R)->in_clk(R)	40.014   */38.425        */0.344         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/TI    1
in_clk(R)->in_clk(R)	40.229   38.425/*        0.134/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/D    1
in_clk(R)->in_clk(R)	40.014   */38.425        */0.344         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/TI    1
in_clk(R)->in_clk(R)	40.167   38.426/*        0.200/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/TI    1
in_clk(R)->in_clk(R)	40.224   38.426/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/D    1
in_clk(R)->in_clk(R)	39.998   38.426/*        0.357/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.244   38.426/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/D    1
in_clk(R)->in_clk(R)	40.143   38.427/*        0.211/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.312   38.427/*        0.092/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.225   38.428/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/D    1
in_clk(R)->in_clk(R)	40.254   38.428/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.199   38.428/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.223   38.428/*        0.139/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.234   38.429/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.261   38.430/*        0.111/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.215   38.430/*        0.160/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.253   38.430/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/D    1
in_clk(R)->in_clk(R)	40.237   38.430/*        0.132/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	40.179   38.431/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.202   38.431/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/TI    1
in_clk(R)->in_clk(R)	40.201   38.431/*        0.150/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.125   38.431/*        0.226/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.220   38.432/*        0.140/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/TI    1
in_clk(R)->in_clk(R)	40.247   38.432/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/D    1
in_clk(R)->in_clk(R)	40.030   38.432/*        0.337/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.263   38.432/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/D    1
in_clk(R)->in_clk(R)	40.245   38.433/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/D    1
in_clk(R)->in_clk(R)	40.153   38.434/*        0.200/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	40.255   38.434/*        0.115/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.159   38.434/*        0.204/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.265   38.434/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	40.258   38.434/*        0.106/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.241   38.435/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/D    1
in_clk(R)->in_clk(R)	40.243   38.435/*        0.126/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/D    1
in_clk(R)->in_clk(R)	40.180   38.435/*        0.182/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	40.160   38.436/*        0.187/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/TI    1
in_clk(R)->in_clk(R)	40.239   38.437/*        0.135/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/D    1
in_clk(R)->in_clk(R)	40.271   38.437/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/D    1
in_clk(R)->in_clk(R)	40.219   38.437/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/TI    1
in_clk(R)->in_clk(R)	40.130   38.438/*        0.213/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.245   38.438/*        0.121/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.213   38.438/*        0.149/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.247   38.439/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/D    1
in_clk(R)->in_clk(R)	40.204   38.439/*        0.155/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	40.184   38.440/*        0.171/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/TI    1
in_clk(R)->in_clk(R)	40.166   38.440/*        0.185/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.251   38.440/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/D    1
in_clk(R)->in_clk(R)	40.174   38.440/*        0.179/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/D    1
in_clk(R)->in_clk(R)	40.277   38.441/*        0.100/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	40.075   */38.441        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/TI    1
in_clk(R)->in_clk(R)	40.221   38.441/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/D    1
in_clk(R)->in_clk(R)	40.204   38.441/*        0.149/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.184   38.441/*        0.185/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.244   38.442/*        0.108/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/D    1
in_clk(R)->in_clk(R)	40.222   38.442/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/D    1
in_clk(R)->in_clk(R)	40.231   38.442/*        0.130/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.274   38.443/*        0.104/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.223   38.443/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/D    1
in_clk(R)->in_clk(R)	40.120   38.443/*        0.219/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.245   38.443/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.227   38.443/*        0.124/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.209   38.445/*        0.142/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.236   38.445/*        0.143/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	40.193   38.445/*        0.162/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.300   38.445/*        0.066/*         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	40.228   38.445/*        0.139/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/D    1
in_clk(R)->in_clk(R)	40.166   38.445/*        0.202/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.250   38.446/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/D    1
in_clk(R)->in_clk(R)	40.248   38.446/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/D    1
in_clk(R)->in_clk(R)	40.052   */38.447        */0.298         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.274   38.447/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.260   38.447/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/D    1
in_clk(R)->in_clk(R)	40.143   38.447/*        0.219/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/TI    1
in_clk(R)->in_clk(R)	40.250   38.447/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/D    1
in_clk(R)->in_clk(R)	40.254   38.447/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/D    1
in_clk(R)->in_clk(R)	40.251   38.447/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/D    1
in_clk(R)->in_clk(R)	40.221   38.448/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	40.021   38.448/*        0.327/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.042   */38.448        */0.316         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/TI    1
in_clk(R)->in_clk(R)	40.267   38.449/*        0.112/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.236   38.449/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/D    1
in_clk(R)->in_clk(R)	40.168   38.450/*        0.185/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.162   38.450/*        0.212/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/TI    1
in_clk(R)->in_clk(R)	40.135   38.450/*        0.225/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/TI    1
in_clk(R)->in_clk(R)	40.236   38.451/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/D    1
in_clk(R)->in_clk(R)	40.280   38.451/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.040   */38.451        */0.320         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/TI    1
in_clk(R)->in_clk(R)	40.271   38.452/*        0.102/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.186   38.454/*        0.184/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.118   38.454/*        0.230/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.199   38.455/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.131   38.456/*        0.233/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/D    1
in_clk(R)->in_clk(R)	40.231   38.456/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/D    1
in_clk(R)->in_clk(R)	40.131   38.456/*        0.233/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/D    1
in_clk(R)->in_clk(R)	40.210   38.456/*        0.146/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.287   38.457/*        0.068/*         top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[3]/D    1
in_clk(R)->in_clk(R)	40.213   38.458/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/D    1
in_clk(R)->in_clk(R)	40.276   38.458/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/D    1
in_clk(R)->in_clk(R)	40.220   38.459/*        0.134/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.222   38.459/*        0.138/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.134   38.459/*        0.232/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.251   38.459/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/D    1
in_clk(R)->in_clk(R)	40.180   38.460/*        0.156/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.228   38.460/*        0.137/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.078   */38.460        */0.274         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/TI    1
in_clk(R)->in_clk(R)	40.180   38.460/*        0.176/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/D    1
in_clk(R)->in_clk(R)	40.153   38.460/*        0.213/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.274   38.460/*        0.105/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.194   38.460/*        0.168/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/D    1
in_clk(R)->in_clk(R)	40.199   38.461/*        0.161/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.241   38.461/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/D    1
in_clk(R)->in_clk(R)	40.235   38.461/*        0.116/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.241   38.462/*        0.100/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.235   38.462/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/D    1
in_clk(R)->in_clk(R)	40.246   38.462/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/D    1
in_clk(R)->in_clk(R)	40.201   38.462/*        0.160/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.151   38.463/*        0.201/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/TI    1
in_clk(R)->in_clk(R)	40.260   38.464/*        0.099/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.223   38.464/*        0.128/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.210   38.464/*        0.107/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.169   38.464/*        0.201/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/D    1
in_clk(R)->in_clk(R)	40.130   38.464/*        0.246/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.139   38.464/*        0.230/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.196   38.464/*        0.169/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	40.139   38.465/*        0.230/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/D    1
in_clk(R)->in_clk(R)	40.121   38.465/*        0.235/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.157   38.465/*        0.212/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/D    1
in_clk(R)->in_clk(R)	40.128   38.465/*        0.214/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.157   38.465/*        0.212/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/D    1
in_clk(R)->in_clk(R)	40.256   38.465/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/D    1
in_clk(R)->in_clk(R)	40.158   38.466/*        0.211/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/D    1
in_clk(R)->in_clk(R)	40.158   38.466/*        0.211/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.246   38.466/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.178   38.466/*        0.182/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	40.259   38.466/*        0.101/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	40.292   38.466/*        0.078/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.175   38.467/*        0.186/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.199   38.467/*        0.167/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	40.173   38.468/*        0.189/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.171   38.468/*        0.163/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.203   38.468/*        0.166/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.254   38.468/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/D    1
in_clk(R)->in_clk(R)	40.169   38.469/*        0.202/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.279   38.469/*        0.085/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.241   38.469/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/D    1
in_clk(R)->in_clk(R)	40.015   38.469/*        0.337/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.247   38.469/*        0.098/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.206   38.469/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/TI    1
in_clk(R)->in_clk(R)	40.120   38.470/*        0.244/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.176   38.470/*        0.172/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.180   38.470/*        0.176/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/TI    1
in_clk(R)->in_clk(R)	40.115   */38.470        */0.252         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/TI    1
in_clk(R)->in_clk(R)	40.232   38.470/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.228   38.470/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/D    1
in_clk(R)->in_clk(R)	40.176   38.470/*        0.189/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.319   38.471/*        0.053/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	40.320   38.471/*        0.053/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	40.320   38.471/*        0.053/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	40.278   38.471/*        0.100/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.248   38.472/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.320   38.472/*        0.053/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	40.320   38.472/*        0.053/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	40.190   38.473/*        0.182/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	40.187   38.473/*        0.177/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/TI    1
in_clk(R)->in_clk(R)	40.239   38.473/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.122   38.473/*        0.245/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/TI    1
in_clk(R)->in_clk(R)	40.251   38.473/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/D    1
in_clk(R)->in_clk(R)	40.251   38.474/*        0.109/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.245   38.474/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.120   38.474/*        0.226/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/TI    1
in_clk(R)->in_clk(R)	40.194   38.474/*        0.166/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.220   38.474/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/D    1
in_clk(R)->in_clk(R)	40.215   38.474/*        0.160/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.229   38.474/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/D    1
in_clk(R)->in_clk(R)	40.125   38.474/*        0.243/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/D    1
in_clk(R)->in_clk(R)	40.257   38.475/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/D    1
in_clk(R)->in_clk(R)	40.252   38.475/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/D    1
in_clk(R)->in_clk(R)	40.114   38.475/*        0.256/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.125   38.475/*        0.243/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/D    1
in_clk(R)->in_clk(R)	40.243   38.475/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/D    1
in_clk(R)->in_clk(R)	40.260   38.475/*        0.090/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.062   38.475/*        0.240/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.175   38.475/*        0.186/*         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/D    1
in_clk(R)->in_clk(R)	40.112   38.475/*        0.239/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/TI    1
in_clk(R)->in_clk(R)	40.128   38.476/*        0.213/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.126   38.476/*        0.242/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.126   38.476/*        0.242/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/D    1
in_clk(R)->in_clk(R)	40.195   38.477/*        0.178/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/D    1
in_clk(R)->in_clk(R)	40.250   38.477/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/D    1
in_clk(R)->in_clk(R)	40.208   38.477/*        0.143/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.288   38.477/*        0.085/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.131   38.478/*        0.224/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	40.200   38.478/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.193   38.478/*        0.175/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.203   38.478/*        0.136/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.273   38.478/*        0.096/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.233   38.478/*        0.125/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/D    1
in_clk(R)->in_clk(R)	40.224   38.478/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/D    1
in_clk(R)->in_clk(R)	40.207   38.479/*        0.147/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.262   38.480/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/D    1
in_clk(R)->in_clk(R)	40.329   38.481/*        0.049/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	40.329   38.481/*        0.049/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	40.255   38.481/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.203   38.481/*        0.166/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	40.127   38.481/*        0.211/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.209   38.481/*        0.148/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/TI    1
in_clk(R)->in_clk(R)	40.288   38.483/*        0.091/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.186   38.483/*        0.168/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/D    1
in_clk(R)->in_clk(R)	40.255   38.484/*        0.115/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.200   38.484/*        0.155/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.273   38.485/*        0.083/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/D    1
in_clk(R)->in_clk(R)	40.250   38.485/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/D    1
in_clk(R)->in_clk(R)	40.021   38.485/*        0.348/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.201   38.485/*        0.155/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.203   38.486/*        0.159/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.188   38.486/*        0.173/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	40.235   38.486/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/D    1
in_clk(R)->in_clk(R)	40.260   38.486/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/D    1
in_clk(R)->in_clk(R)	40.204   38.486/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/TI    1
in_clk(R)->in_clk(R)	40.233   38.486/*        0.118/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.157   38.486/*        0.205/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.255   38.486/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/D    1
in_clk(R)->in_clk(R)	40.256   38.487/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/D    1
in_clk(R)->in_clk(R)	40.210   38.487/*        0.147/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.239   38.488/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/D    1
in_clk(R)->in_clk(R)	40.257   38.489/*        0.123/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.220   38.489/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/TI    1
in_clk(R)->in_clk(R)	40.183   38.489/*        0.169/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.186   38.489/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/TI    1
in_clk(R)->in_clk(R)	40.189   38.489/*        0.176/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	40.154   38.489/*        0.205/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.262   38.489/*        0.099/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.202   38.490/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/TI    1
in_clk(R)->in_clk(R)	40.254   38.490/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/D    1
in_clk(R)->in_clk(R)	40.074   */38.490        */0.283         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/TI    1
in_clk(R)->in_clk(R)	40.240   38.490/*        0.115/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.281   38.490/*        0.098/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.070   */38.490        */0.279         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.115   38.491/*        0.244/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.063   */38.491        */0.292         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/TI    1
in_clk(R)->in_clk(R)	40.119   38.491/*        0.238/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.160   38.491/*        0.208/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.099   38.491/*        0.252/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.185   38.492/*        0.177/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/TI    1
in_clk(R)->in_clk(R)	40.220   38.492/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/TI    1
in_clk(R)->in_clk(R)	40.218   38.492/*        0.140/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/D    1
in_clk(R)->in_clk(R)	40.193   38.492/*        0.168/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	40.195   38.493/*        0.162/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/TI    1
in_clk(R)->in_clk(R)	40.107   38.493/*        0.260/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/TI    1
in_clk(R)->in_clk(R)	40.232   38.493/*        0.140/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.114   38.493/*        0.243/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.254   38.493/*        0.103/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.228   38.494/*        0.125/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.203   38.494/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.141   38.494/*        0.209/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.257   38.494/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/D    1
in_clk(R)->in_clk(R)	40.257   38.495/*        0.112/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	39.984   38.495/*        0.376/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.197   38.495/*        0.167/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/TI    1
in_clk(R)->in_clk(R)	40.257   38.496/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/D    1
in_clk(R)->in_clk(R)	40.266   38.497/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/D    1
in_clk(R)->in_clk(R)	40.205   38.497/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/TI    1
in_clk(R)->in_clk(R)	40.252   38.497/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.121   38.498/*        0.238/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/TI    1
in_clk(R)->in_clk(R)	40.252   38.498/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/D    1
in_clk(R)->in_clk(R)	40.235   38.498/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/D    1
in_clk(R)->in_clk(R)	40.200   38.498/*        0.169/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	40.270   38.499/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/D    1
in_clk(R)->in_clk(R)	40.192   38.499/*        0.151/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.243   38.499/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/D    1
in_clk(R)->in_clk(R)	40.067   38.499/*        0.322/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.133   38.500/*        0.168/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.071   */38.500        */0.263         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	40.193   38.500/*        0.174/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	40.273   38.500/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.183   38.500/*        0.170/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/TI    1
in_clk(R)->in_clk(R)	40.234   38.501/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/D    1
in_clk(R)->in_clk(R)	40.253   38.501/*        0.108/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.130   38.501/*        0.244/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	40.197   38.502/*        0.166/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	40.243   38.502/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/D    1
in_clk(R)->in_clk(R)	40.252   38.502/*        0.115/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.243   38.502/*        0.121/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.147   38.502/*        0.204/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.173   38.502/*        0.201/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.232   38.502/*        0.140/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/TI    1
in_clk(R)->in_clk(R)	40.155   38.502/*        0.222/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/TI    1
in_clk(R)->in_clk(R)	40.154   38.503/*        0.208/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.265   38.503/*        0.113/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.208   38.503/*        0.167/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/TI    1
in_clk(R)->in_clk(R)	40.172   38.503/*        0.188/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/TI    1
in_clk(R)->in_clk(R)	40.205   38.503/*        0.170/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/TI    1
in_clk(R)->in_clk(R)	40.226   38.504/*        0.123/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/D    1
in_clk(R)->in_clk(R)	40.228   38.504/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/D    1
in_clk(R)->in_clk(R)	40.264   38.505/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/D    1
in_clk(R)->in_clk(R)	40.230   38.505/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.227   38.505/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/TI    1
in_clk(R)->in_clk(R)	40.184   38.505/*        0.172/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/TI    1
in_clk(R)->in_clk(R)	40.196   38.506/*        0.142/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.265   38.506/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.267   38.506/*        0.094/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	40.238   38.506/*        0.126/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.175   38.507/*        0.192/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/TI    1
in_clk(R)->in_clk(R)	40.200   38.507/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/D    1
in_clk(R)->in_clk(R)	40.233   38.508/*        0.127/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.180   38.508/*        0.175/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.220   38.508/*        0.159/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	40.220   */38.508        */0.144         top_inst_peripherals_i/apb_uart_i/RTSN_reg/D    1
in_clk(R)->in_clk(R)	40.199   38.509/*        0.161/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.243   38.509/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/D    1
in_clk(R)->in_clk(R)	40.278   */38.509        */0.079         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/D    1
in_clk(R)->in_clk(R)	40.276   38.510/*        0.102/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.165   38.510/*        0.200/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.222   38.510/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/TI    1
in_clk(R)->in_clk(R)	40.244   38.510/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/D    1
in_clk(R)->in_clk(R)	40.232   38.510/*        0.120/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/D    1
in_clk(R)->in_clk(R)	40.244   38.510/*        0.124/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.230   38.510/*        0.133/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.232   38.511/*        0.137/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.204   38.511/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/TI    1
in_clk(R)->in_clk(R)	40.172   38.511/*        0.178/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.196   38.511/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/TI    1
in_clk(R)->in_clk(R)	39.992   38.511/*        0.354/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.191   38.511/*        0.168/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.246   38.511/*        0.115/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.075   */38.512        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/TI    1
in_clk(R)->in_clk(R)	40.212   38.512/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/D    1
in_clk(R)->in_clk(R)	40.176   38.512/*        0.173/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.255   38.512/*        0.112/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/D    1
in_clk(R)->in_clk(R)	40.184   38.512/*        0.164/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/TI    1
in_clk(R)->in_clk(R)	40.247   38.512/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/D    1
in_clk(R)->in_clk(R)	40.245   38.512/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/D    1
in_clk(R)->in_clk(R)	40.190   38.512/*        0.166/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.158   38.513/*        0.211/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/TI    1
in_clk(R)->in_clk(R)	40.258   38.513/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/D    1
in_clk(R)->in_clk(R)	40.240   38.513/*        0.121/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.071   */38.513        */0.286         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/TI    1
in_clk(R)->in_clk(R)	40.242   38.513/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/D    1
in_clk(R)->in_clk(R)	40.161   38.514/*        0.192/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	40.273   38.514/*        0.105/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.158   38.514/*        0.180/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.152   38.515/*        0.212/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.236   38.515/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/D    1
in_clk(R)->in_clk(R)	40.250   38.515/*        0.111/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.233   38.516/*        0.118/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.248   38.516/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/D    1
in_clk(R)->in_clk(R)	40.208   38.516/*        0.141/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/D    1
in_clk(R)->in_clk(R)	40.234   38.517/*        0.120/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/D    1
in_clk(R)->in_clk(R)	40.252   38.517/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.180   38.517/*        0.171/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.125   38.517/*        0.261/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	40.125   38.517/*        0.261/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	40.217   38.517/*        0.156/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	40.232   38.517/*        0.139/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.229   38.517/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/TI    1
in_clk(R)->in_clk(R)	40.286   */38.518        */0.070         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	40.156   38.518/*        0.210/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/TI    1
in_clk(R)->in_clk(R)	40.240   38.518/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/D    1
in_clk(R)->in_clk(R)	40.239   38.518/*        0.112/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.083   */38.518        */0.270         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/TI    1
in_clk(R)->in_clk(R)	40.272   38.519/*        0.107/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.024   */38.519        */0.285         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.239   38.519/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/D    1
in_clk(R)->in_clk(R)	40.262   38.519/*        0.110/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.066   */38.520        */0.284         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.520        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/TI    1
in_clk(R)->in_clk(R)	40.277   38.520/*        0.101/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.066   */38.520        */0.284         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/TI    1
in_clk(R)->in_clk(R)	40.204   38.521/*        0.156/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.204   38.521/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/TI    1
in_clk(R)->in_clk(R)	40.184   38.521/*        0.168/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.522        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.522        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.522        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.522        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/TI    1
in_clk(R)->in_clk(R)	40.039   38.522/*        0.323/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.172   38.522/*        0.181/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/D    1
in_clk(R)->in_clk(R)	40.240   38.522/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/D    1
in_clk(R)->in_clk(R)	40.273   38.523/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[6]/D    1
in_clk(R)->in_clk(R)	40.198   38.523/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/TI    1
in_clk(R)->in_clk(R)	40.289   */38.524        */0.077         top_inst_peripherals_i/apb_uart_i/UART_FEDET/iDd_reg/D    1
in_clk(R)->in_clk(R)	40.254   38.524/*        0.116/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.267   38.524/*        0.100/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/D    1
in_clk(R)->in_clk(R)	40.208   38.524/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/TI    1
in_clk(R)->in_clk(R)	40.175   38.524/*        0.186/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/TI    1
in_clk(R)->in_clk(R)	40.261   38.525/*        0.092/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.258   38.525/*        0.115/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.096   */38.526        */0.263         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/TI    1
in_clk(R)->in_clk(R)	40.212   38.526/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/D    1
in_clk(R)->in_clk(R)	40.233   38.526/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/D    1
in_clk(R)->in_clk(R)	40.188   38.526/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.212   38.527/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/D    1
in_clk(R)->in_clk(R)	40.073   */38.527        */0.289         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/TI    1
in_clk(R)->in_clk(R)	40.165   38.527/*        0.207/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.243   38.527/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.200   38.527/*        0.161/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.204   38.527/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.166   38.527/*        0.207/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/TI    1
in_clk(R)->in_clk(R)	40.190   38.527/*        0.174/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/TI    1
in_clk(R)->in_clk(R)	40.244   38.528/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/D    1
in_clk(R)->in_clk(R)	40.194   38.528/*        0.155/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.191   38.528/*        0.175/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/TI    1
in_clk(R)->in_clk(R)	40.236   38.528/*        0.132/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.077   38.528/*        0.280/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.178   38.528/*        0.189/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	40.254   38.529/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/D    1
in_clk(R)->in_clk(R)	40.152   38.529/*        0.206/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/TI    1
in_clk(R)->in_clk(R)	40.283   38.529/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.241   38.529/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/D    1
in_clk(R)->in_clk(R)	40.288   */38.530        */0.069         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	40.128   38.530/*        0.229/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/TI    1
in_clk(R)->in_clk(R)	40.155   38.531/*        0.213/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/D    1
in_clk(R)->in_clk(R)	40.239   38.531/*        0.118/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.238   38.531/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	40.216   38.531/*        0.138/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/D    1
in_clk(R)->in_clk(R)	39.986   */38.532        */0.342         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.216   38.532/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/D    1
in_clk(R)->in_clk(R)	40.186   38.532/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	40.201   38.533/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/TI    1
in_clk(R)->in_clk(R)	40.137   38.533/*        0.222/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.105   38.533/*        0.251/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.075   38.534/*        0.300/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.220   38.534/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/D    1
in_clk(R)->in_clk(R)	40.212   38.534/*        0.161/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TI    1
in_clk(R)->in_clk(R)	40.223   38.535/*        0.134/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.244   38.535/*        0.119/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.234   38.535/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.188   38.535/*        0.166/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	40.249   38.535/*        0.112/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.139   38.535/*        0.230/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.264   38.535/*        0.110/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.183   38.535/*        0.173/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.194   38.535/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/TI    1
in_clk(R)->in_clk(R)	40.131   38.535/*        0.231/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/TI    1
in_clk(R)->in_clk(R)	40.193   38.535/*        0.161/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.210   38.536/*        0.160/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/TI    1
in_clk(R)->in_clk(R)	40.153   38.536/*        0.235/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.261   38.536/*        0.108/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.216   38.536/*        0.141/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/TI    1
in_clk(R)->in_clk(R)	40.196   38.537/*        0.154/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.537        */0.266         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/TI    1
in_clk(R)->in_clk(R)	40.255   38.537/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/D    1
in_clk(R)->in_clk(R)	40.284   38.538/*        0.090/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.216   38.538/*        0.160/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/TI    1
in_clk(R)->in_clk(R)	40.196   38.538/*        0.154/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/TI    1
in_clk(R)->in_clk(R)	40.193   38.538/*        0.173/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/TI    1
in_clk(R)->in_clk(R)	40.240   38.539/*        0.114/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.199   38.539/*        0.168/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.233   38.539/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/D    1
in_clk(R)->in_clk(R)	40.204   38.539/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/TI    1
in_clk(R)->in_clk(R)	40.200   38.540/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/TI    1
in_clk(R)->in_clk(R)	40.230   38.540/*        0.122/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.236   38.540/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/D    1
in_clk(R)->in_clk(R)	40.190   38.540/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.258   38.540/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/D    1
in_clk(R)->in_clk(R)	40.217   38.541/*        0.134/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/D    1
in_clk(R)->in_clk(R)	40.198   38.541/*        0.168/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	40.029   38.541/*        0.340/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.219   38.541/*        0.143/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.082   38.541/*        0.283/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	40.223   38.541/*        0.147/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TI    1
in_clk(R)->in_clk(R)	40.165   38.542/*        0.201/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/D    1
in_clk(R)->in_clk(R)	40.198   38.542/*        0.165/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/TI    1
in_clk(R)->in_clk(R)	40.225   38.542/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/D    1
in_clk(R)->in_clk(R)	40.260   38.542/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.172   38.542/*        0.185/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.015   */38.543        */0.335         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.237   38.543/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/D    1
in_clk(R)->in_clk(R)	40.189   38.543/*        0.150/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.215   38.543/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/TI    1
in_clk(R)->in_clk(R)	40.210   38.544/*        0.169/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.248   38.544/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/D    1
in_clk(R)->in_clk(R)	40.206   38.544/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/TI    1
in_clk(R)->in_clk(R)	40.230   38.544/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/D    1
in_clk(R)->in_clk(R)	40.196   38.545/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/TI    1
in_clk(R)->in_clk(R)	40.254   38.545/*        0.119/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	40.197   38.545/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.197   38.545/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.253   38.545/*        0.107/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.059   38.545/*        0.245/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.172   38.545/*        0.195/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/D    1
in_clk(R)->in_clk(R)	40.257   38.546/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/D    1
in_clk(R)->in_clk(R)	40.268   38.546/*        0.102/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.158   38.546/*        0.209/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.218   38.546/*        0.130/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.199   38.546/*        0.162/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/TI    1
in_clk(R)->in_clk(R)	40.204   38.546/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/TI    1
in_clk(R)->in_clk(R)	40.269   38.546/*        0.100/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.254   */38.546        */0.132         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	40.254   */38.546        */0.132         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	40.153   38.547/*        0.213/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/D    1
in_clk(R)->in_clk(R)	40.241   38.547/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/D    1
in_clk(R)->in_clk(R)	40.069   */38.547        */0.286         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/TI    1
in_clk(R)->in_clk(R)	40.249   38.547/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/D    1
in_clk(R)->in_clk(R)	40.252   38.547/*        0.112/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.209   38.547/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/TI    1
in_clk(R)->in_clk(R)	40.000   */38.547        */0.354         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/TI    1
in_clk(R)->in_clk(R)	40.202   38.547/*        0.157/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.216   38.548/*        0.151/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/D    1
in_clk(R)->in_clk(R)	40.142   38.548/*        0.223/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/TI    1
in_clk(R)->in_clk(R)	40.082   */38.548        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.548        */0.260         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/TI    1
in_clk(R)->in_clk(R)	40.157   38.548/*        0.202/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.206   38.548/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	40.109   38.548/*        0.262/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.257   38.549/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/D    1
in_clk(R)->in_clk(R)	40.113   38.549/*        0.256/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	40.263   38.549/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/D    1
in_clk(R)->in_clk(R)	40.197   38.549/*        0.164/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.253   38.549/*        0.121/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.197   38.549/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/D    1
in_clk(R)->in_clk(R)	40.256   38.549/*        0.101/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.136   38.549/*        0.222/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.206   38.550/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/TI    1
in_clk(R)->in_clk(R)	40.206   38.550/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	40.099   */38.550        */0.261         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/TI    1
in_clk(R)->in_clk(R)	40.043   38.550/*        0.261/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.252   38.551/*        0.120/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.124   38.551/*        0.185/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.127   38.551/*        0.182/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.257   38.552/*        0.118/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.271   38.552/*        0.094/*         top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/D    1
in_clk(R)->in_clk(R)	40.207   38.552/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/TI    1
in_clk(R)->in_clk(R)	40.250   38.552/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/D    1
in_clk(R)->in_clk(R)	40.207   38.552/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	40.253   38.552/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/D    1
in_clk(R)->in_clk(R)	40.246   38.553/*        0.119/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.236   38.553/*        0.126/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.260   38.553/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/D    1
in_clk(R)->in_clk(R)	40.282   38.553/*        0.090/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.236   38.553/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.179   38.553/*        0.182/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/TI    1
in_clk(R)->in_clk(R)	40.266   38.554/*        0.107/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[7]/D    1
in_clk(R)->in_clk(R)	40.253   38.554/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/D    1
in_clk(R)->in_clk(R)	40.186   38.554/*        0.188/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.204   38.555/*        0.149/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.196   38.556/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/D    1
in_clk(R)->in_clk(R)	40.201   38.556/*        0.174/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/TI    1
in_clk(R)->in_clk(R)	40.261   38.556/*        0.108/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.238   38.556/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/D    1
in_clk(R)->in_clk(R)	40.226   */38.556        */0.115         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.103   */38.556        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/TI    1
in_clk(R)->in_clk(R)	40.233   38.556/*        0.134/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.104   */38.557        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/TI    1
in_clk(R)->in_clk(R)	40.203   38.557/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.227   38.557/*        0.146/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/D    1
in_clk(R)->in_clk(R)	40.203   38.557/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/TI    1
in_clk(R)->in_clk(R)	40.246   38.557/*        0.125/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.210   38.557/*        0.152/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	40.104   */38.557        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/TI    1
in_clk(R)->in_clk(R)	40.257   38.558/*        0.115/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	40.108   */38.558        */0.255         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/TI    1
in_clk(R)->in_clk(R)	40.168   38.558/*        0.180/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.214   38.558/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.105   */38.558        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/TI    1
in_clk(R)->in_clk(R)	40.105   */38.558        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/TI    1
in_clk(R)->in_clk(R)	40.242   38.558/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/D    1
in_clk(R)->in_clk(R)	40.108   38.558/*        0.247/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.219   38.558/*        0.139/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.231   38.559/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/D    1
in_clk(R)->in_clk(R)	40.101   */38.559        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/TI    1
in_clk(R)->in_clk(R)	40.199   38.559/*        0.150/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.127   38.559/*        0.238/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	40.217   38.559/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/TI    1
in_clk(R)->in_clk(R)	40.158   38.559/*        0.209/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.122   */38.559        */0.255         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	40.259   38.560/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/D    1
in_clk(R)->in_clk(R)	40.262   38.560/*        0.098/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.260   38.560/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.122   38.560/*        0.179/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.208   38.560/*        0.161/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/TI    1
in_clk(R)->in_clk(R)	40.099   */38.561        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/TI    1
in_clk(R)->in_clk(R)	40.049   */38.561        */0.305         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/TI    1
in_clk(R)->in_clk(R)	40.234   38.561/*        0.126/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/D    1
in_clk(R)->in_clk(R)	40.087   */38.561        */0.272         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.256   38.562/*        0.114/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.228   38.562/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.209   38.562/*        0.142/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.239   38.563/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/D    1
in_clk(R)->in_clk(R)	40.214   38.563/*        0.158/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.084   38.563/*        0.279/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.269   38.563/*        0.101/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.197   38.563/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/TI    1
in_clk(R)->in_clk(R)	40.215   38.564/*        0.145/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	40.204   38.564/*        0.165/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.209   38.564/*        0.141/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	40.280   38.564/*        0.099/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.198   38.564/*        0.161/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.084   38.564/*        0.279/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.265   38.564/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/D    1
in_clk(R)->in_clk(R)	40.232   38.565/*        0.135/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.220   38.565/*        0.144/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.107   */38.565        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/TI    1
in_clk(R)->in_clk(R)	40.250   38.565/*        0.118/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.199   38.565/*        0.159/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.177   38.565/*        0.168/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/TI    1
in_clk(R)->in_clk(R)	40.170   38.565/*        0.186/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/D    1
in_clk(R)->in_clk(R)	40.171   38.565/*        0.186/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/D    1
in_clk(R)->in_clk(R)	40.003   */38.565        */0.351         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/TI    1
in_clk(R)->in_clk(R)	40.209   38.566/*        0.140/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.149   38.566/*        0.200/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.266   38.566/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/D    1
in_clk(R)->in_clk(R)	40.171   38.566/*        0.186/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/D    1
in_clk(R)->in_clk(R)	40.282   38.566/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.232   38.566/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/D    1
in_clk(R)->in_clk(R)	40.171   38.566/*        0.186/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/D    1
in_clk(R)->in_clk(R)	40.095   */38.566        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/TI    1
in_clk(R)->in_clk(R)	40.246   38.567/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/D    1
in_clk(R)->in_clk(R)	40.184   38.567/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.191   38.567/*        0.172/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.114   */38.567        */0.251         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/TI    1
in_clk(R)->in_clk(R)	40.250   38.567/*        0.123/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.114   */38.567        */0.251         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/TI    1
in_clk(R)->in_clk(R)	40.137   38.567/*        0.224/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/TI    1
in_clk(R)->in_clk(R)	40.193   38.568/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/D    1
in_clk(R)->in_clk(R)	40.146   38.568/*        0.219/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.146   38.568/*        0.220/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	40.003   */38.568        */0.351         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/TI    1
in_clk(R)->in_clk(R)	40.147   38.568/*        0.220/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	40.003   */38.569        */0.351         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/TI    1
in_clk(R)->in_clk(R)	40.003   */38.569        */0.351         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/TI    1
in_clk(R)->in_clk(R)	40.146   38.569/*        0.219/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.172   38.569/*        0.187/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/TI    1
in_clk(R)->in_clk(R)	40.133   38.570/*        0.216/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/TI    1
in_clk(R)->in_clk(R)	40.240   38.570/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/D    1
in_clk(R)->in_clk(R)	40.256   38.570/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/D    1
in_clk(R)->in_clk(R)	40.251   38.570/*        0.155/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.158   38.570/*        0.215/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	40.227   38.570/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/D    1
in_clk(R)->in_clk(R)	40.179   38.570/*        0.164/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.283   38.571/*        0.090/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.117   */38.571        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/TI    1
in_clk(R)->in_clk(R)	40.117   */38.571        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/TI    1
in_clk(R)->in_clk(R)	40.193   38.571/*        0.173/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	40.117   */38.571        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/TI    1
in_clk(R)->in_clk(R)	40.158   38.571/*        0.206/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	40.177   38.571/*        0.184/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.571        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/TI    1
in_clk(R)->in_clk(R)	40.163   38.571/*        0.195/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	40.204   38.572/*        0.153/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	40.232   38.572/*        0.119/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.245   38.572/*        0.118/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/D    1
in_clk(R)->in_clk(R)	40.276   38.572/*        0.093/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.226   38.572/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/D    1
in_clk(R)->in_clk(R)	40.188   38.572/*        0.171/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/D    1
in_clk(R)->in_clk(R)	40.127   38.573/*        0.229/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.211   38.573/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.247   38.573/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.267   38.573/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/D    1
in_clk(R)->in_clk(R)	40.210   38.573/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/D    1
in_clk(R)->in_clk(R)	40.199   38.573/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	40.009   */38.573        */0.347         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/TI    1
in_clk(R)->in_clk(R)	40.269   38.573/*        0.098/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.010   */38.573        */0.347         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/TI    1
in_clk(R)->in_clk(R)	40.210   38.573/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/TI    1
in_clk(R)->in_clk(R)	40.211   38.573/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/D    1
in_clk(R)->in_clk(R)	40.193   38.573/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.182   38.574/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.211   38.574/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/D    1
in_clk(R)->in_clk(R)	40.189   38.574/*        0.171/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/TI    1
in_clk(R)->in_clk(R)	40.211   38.574/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.205   38.574/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/D    1
in_clk(R)->in_clk(R)	40.010   */38.574        */0.347         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/TI    1
in_clk(R)->in_clk(R)	40.229   38.574/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/D    1
in_clk(R)->in_clk(R)	40.256   38.574/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/D    1
in_clk(R)->in_clk(R)	40.073   */38.574        */0.284         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/TI    1
in_clk(R)->in_clk(R)	40.010   */38.575        */0.347         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/TI    1
in_clk(R)->in_clk(R)	40.257   38.575/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/D    1
in_clk(R)->in_clk(R)	40.203   38.575/*        0.166/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.186   38.575/*        0.172/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.097   38.575/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/TI    1
in_clk(R)->in_clk(R)	40.097   38.575/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/TI    1
in_clk(R)->in_clk(R)	40.263   38.576/*        0.110/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	40.217   38.576/*        0.157/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.123   */38.576        */0.246         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/TI    1
in_clk(R)->in_clk(R)	40.248   38.576/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/D    1
in_clk(R)->in_clk(R)	40.205   38.576/*        0.170/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/TI    1
in_clk(R)->in_clk(R)	40.264   38.576/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/D    1
in_clk(R)->in_clk(R)	40.098   38.577/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.267   38.577/*        0.105/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.168   38.577/*        0.177/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.232   38.577/*        0.122/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.150   38.577/*        0.189/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.262   38.577/*        0.103/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/D    1
in_clk(R)->in_clk(R)	40.076   */38.577        */0.266         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/TI    1
in_clk(R)->in_clk(R)	40.244   38.578/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/D    1
in_clk(R)->in_clk(R)	40.235   38.578/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.243   38.579/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.192   38.579/*        0.162/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.270   38.580/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/D    1
in_clk(R)->in_clk(R)	40.250   38.580/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.236   38.580/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.255   38.580/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/D    1
in_clk(R)->in_clk(R)	40.206   38.581/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/TI    1
in_clk(R)->in_clk(R)	40.209   38.581/*        0.170/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	40.210   38.581/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/TI    1
in_clk(R)->in_clk(R)	40.095   */38.581        */0.266         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/TI    1
in_clk(R)->in_clk(R)	40.221   38.582/*        0.148/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.126   38.582/*        0.222/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.582        */0.254         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/TI    1
in_clk(R)->in_clk(R)	40.205   38.582/*        0.153/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.245   38.582/*        0.124/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.582        */0.269         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/TI    1
in_clk(R)->in_clk(R)	40.173   38.582/*        0.171/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/D    1
in_clk(R)->in_clk(R)	40.253   38.582/*        0.117/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.226   38.583/*        0.127/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.216   38.583/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/TI    1
in_clk(R)->in_clk(R)	40.158   38.583/*        0.198/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.136   38.583/*        0.233/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	40.120   38.584/*        0.235/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.228   38.584/*        0.110/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.259   38.584/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.088   */38.584        */0.273         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.210   38.585/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/TI    1
in_clk(R)->in_clk(R)	40.180   38.585/*        0.184/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.198   38.585/*        0.159/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.260   38.585/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/D    1
in_clk(R)->in_clk(R)	40.093   38.585/*        0.270/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	40.162   38.586/*        0.181/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.210   38.587/*        0.143/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.128   38.587/*        0.243/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/TI    1
in_clk(R)->in_clk(R)	40.245   38.587/*        0.101/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.234   38.587/*        0.124/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.189   38.587/*        0.161/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/TI    1
in_clk(R)->in_clk(R)	40.121   */38.587        */0.249         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/TI    1
in_clk(R)->in_clk(R)	40.051   38.587/*        0.252/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.238   38.587/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/D    1
in_clk(R)->in_clk(R)	40.225   38.587/*        0.128/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/D    1
in_clk(R)->in_clk(R)	40.210   38.588/*        0.157/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.253   38.588/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/D    1
in_clk(R)->in_clk(R)	40.219   38.588/*        0.148/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/D    1
in_clk(R)->in_clk(R)	40.220   38.588/*        0.138/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.257   38.588/*        0.094/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.187   38.588/*        0.162/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/TI    1
in_clk(R)->in_clk(R)	40.203   38.588/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.202   38.589/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.205   38.589/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	40.272   38.589/*        0.087/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.225   38.589/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/TI    1
in_clk(R)->in_clk(R)	40.214   38.589/*        0.158/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	40.249   38.589/*        0.112/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.184   38.589/*        0.165/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/TI    1
in_clk(R)->in_clk(R)	40.250   38.590/*        0.117/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.198   38.590/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.092   */38.590        */0.269         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.240   38.590/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.249   38.590/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/D    1
in_clk(R)->in_clk(R)	40.249   38.590/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/D    1
in_clk(R)->in_clk(R)	40.255   38.591/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/D    1
in_clk(R)->in_clk(R)	40.254   38.591/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	40.223   38.591/*        0.135/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/D    1
in_clk(R)->in_clk(R)	40.196   38.591/*        0.159/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.067   38.591/*        0.302/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.152   38.591/*        0.183/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	40.172   38.591/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.212   38.591/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg/D    1
in_clk(R)->in_clk(R)	40.214   38.592/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.592        */0.251         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.195   38.592/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/TI    1
in_clk(R)->in_clk(R)	40.160   38.592/*        0.194/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	40.239   38.592/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/D    1
in_clk(R)->in_clk(R)	40.251   38.592/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/D    1
in_clk(R)->in_clk(R)	40.210   38.592/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/TI    1
in_clk(R)->in_clk(R)	40.251   38.593/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/D    1
in_clk(R)->in_clk(R)	40.226   38.593/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/D    1
in_clk(R)->in_clk(R)	40.196   38.593/*        0.173/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.189   38.593/*        0.153/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.070   */38.593        */0.287         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/TI    1
in_clk(R)->in_clk(R)	40.190   38.593/*        0.165/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.211   38.593/*        0.166/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	40.137   38.593/*        0.232/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.268   38.593/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/D    1
in_clk(R)->in_clk(R)	40.072   38.594/*        0.226/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.072   38.594/*        0.226/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.029   */38.594        */0.327         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/TI    1
in_clk(R)->in_clk(R)	40.209   38.594/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/TI    1
in_clk(R)->in_clk(R)	40.151   38.594/*        0.210/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/TI    1
in_clk(R)->in_clk(R)	40.329   38.594/*        0.037/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	40.210   38.594/*        0.165/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/TI    1
in_clk(R)->in_clk(R)	40.257   38.594/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/D    1
in_clk(R)->in_clk(R)	40.109   */38.594        */0.267         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/TI    1
in_clk(R)->in_clk(R)	40.254   38.594/*        0.116/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.209   38.594/*        0.150/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.329   38.594/*        0.037/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	40.329   38.594/*        0.037/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	40.329   38.594/*        0.037/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	40.329   38.595/*        0.037/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	40.245   38.595/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/D    1
in_clk(R)->in_clk(R)	40.187   38.595/*        0.177/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.329   38.595/*        0.037/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	40.329   38.595/*        0.037/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	40.251   38.595/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	40.236   38.595/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/D    1
in_clk(R)->in_clk(R)	40.329   38.595/*        0.037/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	40.329   38.595/*        0.037/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	40.089   */38.595        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.251   38.596/*        0.122/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.234   38.596/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/TI    1
in_clk(R)->in_clk(R)	40.281   38.596/*        0.091/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.226   38.596/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/TI    1
in_clk(R)->in_clk(R)	40.221   38.597/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/D    1
in_clk(R)->in_clk(R)	40.152   38.597/*        0.222/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.185   38.597/*        0.168/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.223   38.597/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/TI    1
in_clk(R)->in_clk(R)	40.333   38.597/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	40.250   38.598/*        0.118/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.333   38.598/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	40.053   */38.598        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.195   38.598/*        0.174/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	40.210   38.598/*        0.154/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	40.192   38.598/*        0.163/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.283   38.598/*        0.091/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.225   38.598/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/D    1
in_clk(R)->in_clk(R)	40.239   38.598/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/D    1
in_clk(R)->in_clk(R)	40.133   38.598/*        0.238/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.233   38.598/*        0.119/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.128   38.598/*        0.173/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.141   38.598/*        0.226/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/D    1
in_clk(R)->in_clk(R)	40.246   38.598/*        0.129/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.077   */38.599        */0.283         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/TI    1
in_clk(R)->in_clk(R)	40.149   38.599/*        0.201/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.212   38.599/*        0.152/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.194   38.599/*        0.163/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/TI    1
in_clk(R)->in_clk(R)	40.233   38.599/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/D    1
in_clk(R)->in_clk(R)	40.243   38.599/*        0.124/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.158   38.600/*        0.190/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.600        */0.286         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/TI    1
in_clk(R)->in_clk(R)	40.190   38.600/*        0.164/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.077   */38.600        */0.256         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.213   38.601/*        0.155/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/D    1
in_clk(R)->in_clk(R)	40.240   38.601/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/D    1
in_clk(R)->in_clk(R)	40.187   38.601/*        0.169/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/TI    1
in_clk(R)->in_clk(R)	40.224   38.601/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/TI    1
in_clk(R)->in_clk(R)	40.070   */38.601        */0.299         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	40.264   38.601/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/D    1
in_clk(R)->in_clk(R)	40.128   38.602/*        0.243/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.256   38.602/*        0.121/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.076   */38.602        */0.291         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.204   38.602/*        0.149/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	40.210   38.602/*        0.141/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.290   */38.602        */0.073         top_inst_peripherals_i/apb_uart_i/UART_BIDET/iDd_reg/D    1
in_clk(R)->in_clk(R)	40.156   38.602/*        0.198/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.214   38.602/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	40.025   */38.603        */0.337         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.116   38.603/*        0.248/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	40.239   38.604/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/D    1
in_clk(R)->in_clk(R)	40.259   38.604/*        0.108/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.086   */38.604        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.095   38.604/*        0.234/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.117   38.605/*        0.200/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.238   38.605/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/D    1
in_clk(R)->in_clk(R)	40.211   38.605/*        0.146/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.221   38.605/*        0.144/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.183   38.606/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.191   38.606/*        0.175/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.157   38.606/*        0.196/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	40.185   38.606/*        0.168/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.229   38.606/*        0.122/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.247   38.606/*        0.126/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.119   */38.606        */0.254         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TI    1
in_clk(R)->in_clk(R)	40.255   38.607/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/D    1
in_clk(R)->in_clk(R)	40.262   38.607/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/D    1
in_clk(R)->in_clk(R)	40.213   38.608/*        0.162/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/TI    1
in_clk(R)->in_clk(R)	40.210   38.608/*        0.148/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.258   38.608/*        0.095/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/D    1
in_clk(R)->in_clk(R)	40.186   38.608/*        0.176/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.241   38.608/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/D    1
in_clk(R)->in_clk(R)	40.275   38.608/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/D    1
in_clk(R)->in_clk(R)	40.222   38.608/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/D    1
in_clk(R)->in_clk(R)	40.209   38.608/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/TI    1
in_clk(R)->in_clk(R)	40.341   38.608/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	40.144   38.608/*        0.212/*         top_inst_peripherals_i/apb_uart_i/iRTS_reg/TI    1
in_clk(R)->in_clk(R)	40.343   38.608/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	40.258   38.608/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/D    1
in_clk(R)->in_clk(R)	40.343   38.608/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	40.131   38.608/*        0.236/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	40.343   38.608/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	40.343   38.608/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	40.343   38.609/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	40.343   38.609/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	40.049   38.609/*        0.317/*         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/TE    1
in_clk(R)->in_clk(R)	40.244   38.609/*        0.117/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.015   */38.609        */0.294         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.343   38.609/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	40.343   38.609/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	40.343   38.609/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	40.183   38.609/*        0.180/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.226   38.609/*        0.128/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/D    1
in_clk(R)->in_clk(R)	40.198   38.609/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/TI    1
in_clk(R)->in_clk(R)	40.342   38.609/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	40.238   38.609/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.208   38.609/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/TI    1
in_clk(R)->in_clk(R)	40.210   38.609/*        0.126/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/D    1
in_clk(R)->in_clk(R)	40.343   38.609/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	40.224   38.609/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/D    1
in_clk(R)->in_clk(R)	40.343   38.609/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	40.343   38.609/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	40.239   38.610/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/D    1
in_clk(R)->in_clk(R)	40.188   38.610/*        0.162/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.250   38.610/*        0.112/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	39.990   38.610/*        0.367/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.343   38.610/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	40.343   38.610/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	40.182   38.610/*        0.181/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.209   38.610/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/D    1
in_clk(R)->in_clk(R)	40.094   */38.610        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/TI    1
in_clk(R)->in_clk(R)	40.343   38.610/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	40.241   38.611/*        0.110/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/D    1
in_clk(R)->in_clk(R)	40.121   */38.611        */0.258         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.268   38.611/*        0.099/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/D    1
in_clk(R)->in_clk(R)	40.242   38.611/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/D    1
in_clk(R)->in_clk(R)	40.270   38.611/*        0.107/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.197   38.611/*        0.153/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.258   38.611/*        0.116/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.247   38.612/*        0.123/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.235   38.612/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/D    1
in_clk(R)->in_clk(R)	40.265   38.612/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/D    1
in_clk(R)->in_clk(R)	40.184   38.612/*        0.180/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.232   38.612/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.262   38.612/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/D    1
in_clk(R)->in_clk(R)	40.200   38.613/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.241   38.613/*        0.114/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.178   38.613/*        0.157/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.163   38.614/*        0.192/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.278   38.614/*        0.092/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.225   38.614/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/D    1
in_clk(R)->in_clk(R)	40.014   */38.614        */0.345         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/TI    1
in_clk(R)->in_clk(R)	40.167   38.614/*        0.191/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	40.014   */38.614        */0.345         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/TI    1
in_clk(R)->in_clk(R)	40.222   38.614/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/D    1
in_clk(R)->in_clk(R)	40.014   */38.614        */0.345         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/TI    1
in_clk(R)->in_clk(R)	40.055   38.614/*        0.311/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.243   38.615/*        0.125/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.175   38.615/*        0.176/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.185   38.616/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.192   38.616/*        0.163/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.186   38.616/*        0.165/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.181   38.616/*        0.176/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/TI    1
in_clk(R)->in_clk(R)	40.197   38.617/*        0.163/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/TI    1
in_clk(R)->in_clk(R)	40.200   38.617/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.128   38.617/*        0.222/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.352   38.617/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	40.233   38.617/*        0.119/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.063   */38.617        */0.291         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/TI    1
in_clk(R)->in_clk(R)	40.278   38.617/*        0.101/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.198   38.617/*        0.161/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.217   38.617/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/TI    1
in_clk(R)->in_clk(R)	40.353   38.617/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	40.077   */38.617        */0.289         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.353   38.617/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	40.353   38.617/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	40.254   38.617/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.246   38.617/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.095   */38.618        */0.273         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.353   38.618/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	40.353   38.618/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	40.352   38.618/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	40.223   38.618/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/TI    1
in_clk(R)->in_clk(R)	40.208   38.618/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.353   38.618/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	40.351   38.619/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	40.352   38.619/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	40.168   38.619/*        0.183/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.242   38.619/*        0.114/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.351   38.619/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	40.201   38.619/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/TI    1
in_clk(R)->in_clk(R)	40.112   */38.619        */0.257         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/TI    1
in_clk(R)->in_clk(R)	40.278   38.619/*        0.090/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.269   38.619/*        0.110/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.227   38.620/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/TI    1
in_clk(R)->in_clk(R)	40.099   38.620/*        0.245/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.271   38.620/*        0.106/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.163   38.620/*        0.134/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.229   38.620/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/D    1
in_clk(R)->in_clk(R)	40.172   38.620/*        0.173/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.042   */38.621        */0.297         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.280   38.621/*        0.099/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.106   */38.621        */0.256         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/TI    1
in_clk(R)->in_clk(R)	40.186   38.621/*        0.169/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/TI    1
in_clk(R)->in_clk(R)	40.162   38.621/*        0.191/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/D    1
in_clk(R)->in_clk(R)	40.166   38.621/*        0.176/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/TI    1
in_clk(R)->in_clk(R)	40.256   38.622/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.163   38.622/*        0.198/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/TI    1
in_clk(R)->in_clk(R)	40.221   38.622/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/D    1
in_clk(R)->in_clk(R)	40.199   38.622/*        0.163/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.200   38.622/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.106   */38.623        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/TI    1
in_clk(R)->in_clk(R)	40.179   38.623/*        0.179/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.201   38.623/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/D    1
in_clk(R)->in_clk(R)	40.081   */38.623        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.211   38.623/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/TI    1
in_clk(R)->in_clk(R)	40.107   */38.623        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/TI    1
in_clk(R)->in_clk(R)	40.107   */38.623        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/TI    1
in_clk(R)->in_clk(R)	40.202   38.623/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.202   38.624/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/D    1
in_clk(R)->in_clk(R)	40.048   38.624/*        0.256/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.209   38.624/*        0.164/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/TI    1
in_clk(R)->in_clk(R)	40.246   38.624/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/D    1
in_clk(R)->in_clk(R)	40.209   38.624/*        0.144/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/D    1
in_clk(R)->in_clk(R)	40.122   */38.624        */0.243         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.624        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/TI    1
in_clk(R)->in_clk(R)	40.251   38.624/*        0.114/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	39.955   38.624/*        0.393/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/TE    1
in_clk(R)->in_clk(R)	39.955   38.624/*        0.393/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/TE    1
in_clk(R)->in_clk(R)	39.955   38.624/*        0.393/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.086   */38.624        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/TI    1
in_clk(R)->in_clk(R)	40.122   */38.624        */0.244         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/TI    1
in_clk(R)->in_clk(R)	39.955   38.624/*        0.393/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/TE    1
in_clk(R)->in_clk(R)	40.246   38.624/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	40.123   */38.625        */0.243         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/TI    1
in_clk(R)->in_clk(R)	40.123   */38.625        */0.243         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/TI    1
in_clk(R)->in_clk(R)	40.122   */38.625        */0.243         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/TI    1
in_clk(R)->in_clk(R)	40.122   */38.625        */0.243         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/TI    1
in_clk(R)->in_clk(R)	40.122   */38.625        */0.243         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/TI    1
in_clk(R)->in_clk(R)	40.124   */38.625        */0.243         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/TI    1
in_clk(R)->in_clk(R)	40.225   38.626/*        0.146/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.227   38.626/*        0.134/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.226   38.626/*        0.136/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.285   38.626/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.239   38.626/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/D    1
in_clk(R)->in_clk(R)	40.087   */38.626        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.162   38.626/*        0.194/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/D    1
in_clk(R)->in_clk(R)	40.148   38.626/*        0.216/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/D    1
in_clk(R)->in_clk(R)	40.086   */38.626        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.147   38.626/*        0.216/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.148   38.626/*        0.216/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/D    1
in_clk(R)->in_clk(R)	40.246   38.627/*        0.115/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.225   38.627/*        0.128/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/D    1
in_clk(R)->in_clk(R)	40.228   38.627/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/D    1
in_clk(R)->in_clk(R)	40.123   */38.627        */0.247         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/TI    1
in_clk(R)->in_clk(R)	40.262   38.627/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/D    1
in_clk(R)->in_clk(R)	40.224   38.627/*        0.109/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	40.263   38.627/*        0.111/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.089   */38.627        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/TI    1
in_clk(R)->in_clk(R)	40.206   38.628/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.204   38.628/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/TI    1
in_clk(R)->in_clk(R)	40.216   38.628/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/D    1
in_clk(R)->in_clk(R)	40.195   38.628/*        0.154/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.249   38.628/*        0.126/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.260   38.629/*        0.107/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/D    1
in_clk(R)->in_clk(R)	40.208   38.629/*        0.125/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(R)->in_clk(R)	40.230   38.629/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/D    1
in_clk(R)->in_clk(R)	40.203   38.629/*        0.162/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/D    1
in_clk(R)->in_clk(R)	40.222   38.629/*        0.145/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.245   38.629/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.252   38.629/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/D    1
in_clk(R)->in_clk(R)	40.197   38.629/*        0.180/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.237   38.630/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/D    1
in_clk(R)->in_clk(R)	40.152   38.630/*        0.215/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.262   38.630/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/D    1
in_clk(R)->in_clk(R)	40.270   38.630/*        0.107/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.180   38.630/*        0.170/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.221   38.630/*        0.144/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.248   38.630/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	40.112   */38.630        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/TI    1
in_clk(R)->in_clk(R)	40.186   38.631/*        0.176/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	40.147   38.631/*        0.208/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.113   */38.631        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/TI    1
in_clk(R)->in_clk(R)	40.113   */38.631        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/TI    1
in_clk(R)->in_clk(R)	40.232   38.631/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/D    1
in_clk(R)->in_clk(R)	40.176   38.631/*        0.183/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/D    1
in_clk(R)->in_clk(R)	40.151   38.631/*        0.205/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.249   38.632/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/D    1
in_clk(R)->in_clk(R)	40.176   38.632/*        0.185/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/TI    1
in_clk(R)->in_clk(R)	40.152   38.632/*        0.205/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.227   38.632/*        0.128/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.226   38.632/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/TI    1
in_clk(R)->in_clk(R)	40.227   38.632/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/D    1
in_clk(R)->in_clk(R)	40.098   */38.633        */0.272         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.202   38.633/*        0.157/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.633        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.229   38.633/*        0.125/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.245   38.633/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/D    1
in_clk(R)->in_clk(R)	40.188   38.633/*        0.162/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.289   */38.633        */0.069         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	40.113   */38.634        */0.263         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/TI    1
in_clk(R)->in_clk(R)	40.070   38.634/*        0.298/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	40.221   38.634/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/TI    1
in_clk(R)->in_clk(R)	40.113   */38.634        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/TI    1
in_clk(R)->in_clk(R)	40.197   38.634/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.209   38.634/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.241   38.634/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/D    1
in_clk(R)->in_clk(R)	40.255   38.634/*        0.115/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.234   38.634/*        0.145/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	40.219   38.634/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/TI    1
in_clk(R)->in_clk(R)	40.214   38.635/*        0.142/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.248   38.635/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/D    1
in_clk(R)->in_clk(R)	40.262   38.635/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.270   38.635/*        0.080/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.162   38.635/*        0.188/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.199   38.635/*        0.162/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	40.112   38.635/*        0.244/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	40.253   38.636/*        0.115/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.228   38.636/*        0.124/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.255   38.636/*        0.111/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.242   38.636/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/D    1
in_clk(R)->in_clk(R)	40.246   38.636/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/D    1
in_clk(R)->in_clk(R)	40.227   38.637/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/D    1
in_clk(R)->in_clk(R)	40.137   38.637/*        0.211/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.226   38.637/*        0.131/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.018   */38.637        */0.286         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	40.120   */38.637        */0.246         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/TI    1
in_clk(R)->in_clk(R)	40.151   38.637/*        0.215/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/D    1
in_clk(R)->in_clk(R)	40.211   38.637/*        0.151/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/D    1
in_clk(R)->in_clk(R)	40.120   */38.637        */0.246         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/TI    1
in_clk(R)->in_clk(R)	40.117   38.637/*        0.184/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.160   38.637/*        0.193/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/TI    1
in_clk(R)->in_clk(R)	40.269   38.637/*        0.108/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.097   */38.637        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/TI    1
in_clk(R)->in_clk(R)	40.243   38.637/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.196   38.637/*        0.146/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.215   38.638/*        0.146/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	40.117   38.638/*        0.238/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.097   */38.638        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/TI    1
in_clk(R)->in_clk(R)	40.155   38.638/*        0.201/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.205   38.638/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/TI    1
in_clk(R)->in_clk(R)	40.057   */38.638        */0.311         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.160   38.638/*        0.212/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/D    1
in_clk(R)->in_clk(R)	40.122   38.638/*        0.176/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	40.096   */38.638        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/TI    1
in_clk(R)->in_clk(R)	40.237   38.639/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/D    1
in_clk(R)->in_clk(R)	40.079   */38.639        */0.288         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.210   38.639/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/TI    1
in_clk(R)->in_clk(R)	40.204   38.639/*        0.154/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	40.234   38.639/*        0.141/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.206   38.639/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	40.272   38.639/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/D    1
in_clk(R)->in_clk(R)	40.262   38.639/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/D    1
in_clk(R)->in_clk(R)	40.172   38.639/*        0.189/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/TI    1
in_clk(R)->in_clk(R)	40.053   */38.640        */0.293         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/TI    1
in_clk(R)->in_clk(R)	40.040   */38.640        */0.321         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/TI    1
in_clk(R)->in_clk(R)	40.258   38.640/*        0.107/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/D    1
in_clk(R)->in_clk(R)	40.101   */38.640        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/TI    1
in_clk(R)->in_clk(R)	40.261   38.641/*        0.108/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.253   38.641/*        0.118/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.128   38.641/*        0.216/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	39.972   38.641/*        0.388/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/TE    1
in_clk(R)->in_clk(R)	39.972   38.641/*        0.388/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/TE    1
in_clk(R)->in_clk(R)	39.972   38.641/*        0.388/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/TE    1
in_clk(R)->in_clk(R)	39.972   38.641/*        0.388/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/TE    1
in_clk(R)->in_clk(R)	40.266   38.641/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_BG2/iQ_reg/D    1
in_clk(R)->in_clk(R)	40.153   38.641/*        0.213/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.072   */38.641        */0.287         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.641        */0.274         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/TI    1
in_clk(R)->in_clk(R)	40.133   */38.641        */0.236         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/TI    1
in_clk(R)->in_clk(R)	40.246   38.642/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/D    1
in_clk(R)->in_clk(R)	40.213   38.642/*        0.145/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.196   38.642/*        0.169/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.191   38.642/*        0.147/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.237   38.642/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/D    1
in_clk(R)->in_clk(R)	40.070   */38.642        */0.286         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.226   38.642/*        0.145/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/D    1
in_clk(R)->in_clk(R)	40.254   38.644/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/D    1
in_clk(R)->in_clk(R)	40.257   38.644/*        0.102/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.253   38.644/*        0.117/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.204   38.644/*        0.167/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.257   38.644/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/D    1
in_clk(R)->in_clk(R)	40.224   38.644/*        0.124/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.234   38.644/*        0.131/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.039   */38.645        */0.321         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/TI    1
in_clk(R)->in_clk(R)	40.239   38.645/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/D    1
in_clk(R)->in_clk(R)	40.245   38.645/*        0.116/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.264   38.645/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/D    1
in_clk(R)->in_clk(R)	40.059   38.645/*        0.276/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.069   */38.646        */0.287         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.217   38.646/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.157   38.646/*        0.210/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/TI    1
in_clk(R)->in_clk(R)	40.166   38.646/*        0.185/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.646        */0.283         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/TI    1
in_clk(R)->in_clk(R)	40.157   38.646/*        0.210/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/TI    1
in_clk(R)->in_clk(R)	40.227   38.646/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/TI    1
in_clk(R)->in_clk(R)	40.166   38.646/*        0.189/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.283   38.647/*        0.067/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.158   38.647/*        0.211/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.249   38.647/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/D    1
in_clk(R)->in_clk(R)	40.225   38.647/*        0.108/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	40.254   38.647/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/D    1
in_clk(R)->in_clk(R)	40.085   */38.647        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/TI    1
in_clk(R)->in_clk(R)	40.112   38.648/*        0.243/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.239   38.648/*        0.118/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.222   38.648/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/D    1
in_clk(R)->in_clk(R)	40.120   */38.648        */0.247         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/TI    1
in_clk(R)->in_clk(R)	40.272   38.649/*        0.088/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/D    1
in_clk(R)->in_clk(R)	40.119   38.649/*        0.252/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.201   38.649/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.127   38.649/*        0.171/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.269   38.649/*        0.103/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.127   38.649/*        0.171/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.260   38.649/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/D    1
in_clk(R)->in_clk(R)	40.087   */38.649        */0.282         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	40.215   38.650/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/D    1
in_clk(R)->in_clk(R)	40.240   38.650/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/D    1
in_clk(R)->in_clk(R)	40.239   38.650/*        0.125/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.258   38.650/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/D    1
in_clk(R)->in_clk(R)	40.264   38.650/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/D    1
in_clk(R)->in_clk(R)	40.247   38.650/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/D    1
in_clk(R)->in_clk(R)	40.220   38.650/*        0.120/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.167   38.651/*        0.183/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.221   38.651/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/TI    1
in_clk(R)->in_clk(R)	40.114   */38.651        */0.246         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/TI    1
in_clk(R)->in_clk(R)	40.131   38.651/*        0.171/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.193   38.651/*        0.161/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.254   38.651/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.045   */38.651        */0.322         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.165   38.651/*        0.200/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.651        */0.284         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/TI    1
in_clk(R)->in_clk(R)	40.221   38.652/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/TI    1
in_clk(R)->in_clk(R)	40.216   38.652/*        0.140/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.248   38.652/*        0.121/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.114   */38.652        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/TI    1
in_clk(R)->in_clk(R)	40.226   38.652/*        0.140/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/D    1
in_clk(R)->in_clk(R)	40.097   */38.652        */0.260         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/TI    1
in_clk(R)->in_clk(R)	40.222   38.652/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/TI    1
in_clk(R)->in_clk(R)	40.131   38.652/*        0.237/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.243   38.652/*        0.124/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	40.090   */38.652        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/TI    1
in_clk(R)->in_clk(R)	40.222   38.653/*        0.150/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	40.199   38.653/*        0.168/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	40.229   38.653/*        0.136/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.119   */38.654        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/TI    1
in_clk(R)->in_clk(R)	40.096   */38.654        */0.272         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	40.155   38.654/*        0.203/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/TI    1
in_clk(R)->in_clk(R)	40.200   38.654/*        0.170/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.248   38.654/*        0.122/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.234   38.655/*        0.118/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.270   38.655/*        0.108/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.216   38.655/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/TI    1
in_clk(R)->in_clk(R)	40.244   38.655/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.238   38.655/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/TI    1
in_clk(R)->in_clk(R)	40.221   38.655/*        0.137/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	40.257   38.655/*        0.111/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.219   38.655/*        0.149/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	40.223   38.655/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/TI    1
in_clk(R)->in_clk(R)	40.223   38.655/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/TI    1
in_clk(R)->in_clk(R)	40.113   */38.655        */0.255         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/TI    1
in_clk(R)->in_clk(R)	40.251   38.656/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/D    1
in_clk(R)->in_clk(R)	40.247   38.656/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/D    1
in_clk(R)->in_clk(R)	40.224   38.656/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/TI    1
in_clk(R)->in_clk(R)	40.231   38.656/*        0.120/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.224   38.656/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/TI    1
in_clk(R)->in_clk(R)	40.197   38.656/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/TI    1
in_clk(R)->in_clk(R)	40.041   */38.656        */0.317         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/TI    1
in_clk(R)->in_clk(R)	40.246   38.656/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.064   */38.657        */0.285         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.254   38.657/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/D    1
in_clk(R)->in_clk(R)	40.195   38.657/*        0.102/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.248   38.657/*        0.124/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.159   38.657/*        0.194/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/D    1
in_clk(R)->in_clk(R)	40.178   38.657/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	40.160   38.657/*        0.194/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/D    1
in_clk(R)->in_clk(R)	40.156   38.657/*        0.195/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.272   38.657/*        0.088/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/D    1
in_clk(R)->in_clk(R)	40.251   38.658/*        0.115/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.075   */38.658        */0.259         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.159   38.658/*        0.175/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.222   38.658/*        0.128/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.216   38.658/*        0.142/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.260   38.658/*        0.107/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.223   38.659/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/D    1
in_clk(R)->in_clk(R)	40.229   38.659/*        0.140/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.659        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/TI    1
in_clk(R)->in_clk(R)	40.164   38.659/*        0.188/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.264   38.659/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/D    1
in_clk(R)->in_clk(R)	40.248   38.660/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/D    1
in_clk(R)->in_clk(R)	40.169   38.660/*        0.190/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/TI    1
in_clk(R)->in_clk(R)	40.245   38.661/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/D    1
in_clk(R)->in_clk(R)	40.159   38.661/*        0.194/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/D    1
in_clk(R)->in_clk(R)	40.243   38.661/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/D    1
in_clk(R)->in_clk(R)	40.215   38.661/*        0.142/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	40.266   38.661/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_out_reg[0]/D    1
in_clk(R)->in_clk(R)	40.112   */38.661        */0.256         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/TI    1
in_clk(R)->in_clk(R)	40.213   38.661/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/D    1
in_clk(R)->in_clk(R)	40.261   38.661/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/D    1
in_clk(R)->in_clk(R)	40.067   38.661/*        0.250/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.067   38.661/*        0.250/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.240   38.661/*        0.126/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.220   38.662/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/D    1
in_clk(R)->in_clk(R)	40.143   38.662/*        0.215/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.250   38.662/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.097   */38.662        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/TI    1
in_clk(R)->in_clk(R)	40.248   38.662/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/D    1
in_clk(R)->in_clk(R)	40.083   */38.662        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.097   */38.662        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/TI    1
in_clk(R)->in_clk(R)	40.229   38.662/*        0.133/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.027   */38.662        */0.282         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.258   38.662/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/D    1
in_clk(R)->in_clk(R)	40.077   */38.663        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/TI    1
in_clk(R)->in_clk(R)	40.070   */38.663        */0.298         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	40.276   38.663/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/D    1
in_clk(R)->in_clk(R)	40.070   */38.663        */0.263         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.255   38.663/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.200   38.663/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.178   38.663/*        0.179/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.239   38.663/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/D    1
in_clk(R)->in_clk(R)	40.084   */38.664        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.212   38.664/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.664        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/TI    1
in_clk(R)->in_clk(R)	40.128   */38.665        */0.244         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/TI    1
in_clk(R)->in_clk(R)	40.263   38.665/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/D    1
in_clk(R)->in_clk(R)	40.066   */38.665        */0.267         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.180   38.665/*        0.171/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	40.268   38.665/*        0.099/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/D    1
in_clk(R)->in_clk(R)	40.094   */38.665        */0.277         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/TI    1
in_clk(R)->in_clk(R)	40.183   38.665/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.106   */38.665        */0.258         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/TI    1
in_clk(R)->in_clk(R)	40.241   38.665/*        0.124/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.206   38.665/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/D    1
in_clk(R)->in_clk(R)	40.273   38.665/*        0.087/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/D    1
in_clk(R)->in_clk(R)	40.251   38.666/*        0.119/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.097   38.666/*        0.265/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.213   38.666/*        0.162/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.032   */38.666        */0.343         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.170   38.666/*        0.190/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/TI    1
in_clk(R)->in_clk(R)	40.257   38.666/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/D    1
in_clk(R)->in_clk(R)	40.141   38.666/*        0.214/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.131   38.666/*        0.239/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	40.209   38.667/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/D    1
in_clk(R)->in_clk(R)	40.213   38.667/*        0.136/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	40.234   38.667/*        0.144/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	40.116   38.668/*        0.222/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.019   */38.668        */0.284         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	40.265   38.668/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	40.228   38.668/*        0.122/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.223   38.668/*        0.126/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(R)->in_clk(R)	40.260   38.668/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/D    1
in_clk(R)->in_clk(R)	40.198   38.668/*        0.155/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.106   */38.668        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/TI    1
in_clk(R)->in_clk(R)	40.240   38.669/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/D    1
in_clk(R)->in_clk(R)	40.099   38.669/*        0.267/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.669        */0.278         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.066   */38.670        */0.284         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	40.195   38.670/*        0.165/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/TI    1
in_clk(R)->in_clk(R)	40.195   38.670/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.210   38.670/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/D    1
in_clk(R)->in_clk(R)	40.147   38.670/*        0.222/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/TI    1
in_clk(R)->in_clk(R)	40.218   38.670/*        0.161/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.250   38.671/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/D    1
in_clk(R)->in_clk(R)	40.088   */38.671        */0.281         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.213   38.671/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.241   38.671/*        0.136/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.671        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.258   38.671/*        0.111/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.228   38.672/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/D    1
in_clk(R)->in_clk(R)	40.289   38.672/*        0.089/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.227   38.672/*        0.151/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	40.211   38.672/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/D    1
in_clk(R)->in_clk(R)	40.089   */38.672        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.672        */0.292         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/TI    1
in_clk(R)->in_clk(R)	40.112   38.673/*        0.249/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.180   38.673/*        0.177/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	40.101   38.673/*        0.250/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.263   38.673/*        0.111/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.106   */38.673        */0.257         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/TI    1
in_clk(R)->in_clk(R)	40.097   */38.674        */0.273         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.274   38.674/*        0.104/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.170   38.674/*        0.182/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.256   38.674/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/D    1
in_clk(R)->in_clk(R)	40.201   38.674/*        0.165/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.261   38.674/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/D    1
in_clk(R)->in_clk(R)	40.235   38.674/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/D    1
in_clk(R)->in_clk(R)	40.085   */38.674        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.255   38.675/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/D    1
in_clk(R)->in_clk(R)	40.280   38.675/*        0.090/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/D    1
in_clk(R)->in_clk(R)	40.239   38.675/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/D    1
in_clk(R)->in_clk(R)	40.079   */38.675        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.270   38.675/*        0.109/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.166   38.675/*        0.214/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.254   38.675/*        0.115/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.204   38.675/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/TI    1
in_clk(R)->in_clk(R)	40.261   38.676/*        0.106/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	40.115   38.676/*        0.244/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/TI    1
in_clk(R)->in_clk(R)	40.159   38.676/*        0.206/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/D    1
in_clk(R)->in_clk(R)	40.264   38.676/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/D    1
in_clk(R)->in_clk(R)	40.088   */38.676        */0.282         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.256   38.676/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.283   38.677/*        0.090/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	39.964   */38.677        */0.334         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.247   38.677/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/D    1
in_clk(R)->in_clk(R)	40.097   */38.677        */0.272         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	39.964   */38.677        */0.334         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.234   38.677/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/D    1
in_clk(R)->in_clk(R)	40.115   */38.677        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/TI    1
in_clk(R)->in_clk(R)	40.160   38.677/*        0.201/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	40.097   */38.677        */0.263         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/TI    1
in_clk(R)->in_clk(R)	40.201   38.678/*        0.173/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.237   38.678/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/D    1
in_clk(R)->in_clk(R)	40.099   */38.678        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/TI    1
in_clk(R)->in_clk(R)	40.179   38.678/*        0.131/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.206   38.678/*        0.140/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.116   */38.678        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/TI    1
in_clk(R)->in_clk(R)	40.116   */38.678        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/TI    1
in_clk(R)->in_clk(R)	40.178   38.678/*        0.193/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.196   38.678/*        0.155/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.173   38.678/*        0.172/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.116   */38.678        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/TI    1
in_clk(R)->in_clk(R)	40.116   */38.678        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/TI    1
in_clk(R)->in_clk(R)	40.116   */38.678        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.678        */0.251         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/TI    1
in_clk(R)->in_clk(R)	40.111   */38.679        */0.251         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/TI    1
in_clk(R)->in_clk(R)	40.213   38.679/*        0.144/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.679        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/TI    1
in_clk(R)->in_clk(R)	40.214   38.679/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/D    1
in_clk(R)->in_clk(R)	40.138   38.680/*        0.224/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.262   38.680/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/D    1
in_clk(R)->in_clk(R)	40.241   38.680/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/D    1
in_clk(R)->in_clk(R)	40.237   38.680/*        0.129/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/D    1
in_clk(R)->in_clk(R)	40.178   38.680/*        0.184/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/D    1
in_clk(R)->in_clk(R)	40.143   38.680/*        0.218/*         top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/TI    1
in_clk(R)->in_clk(R)	40.241   38.680/*        0.115/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.078   */38.680        */0.289         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.225   38.680/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/D    1
in_clk(R)->in_clk(R)	40.166   38.680/*        0.195/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/TI    1
in_clk(R)->in_clk(R)	40.256   38.681/*        0.113/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.266   38.681/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/D    1
in_clk(R)->in_clk(R)	40.198   38.681/*        0.151/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.124   38.681/*        0.246/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.059   */38.681        */0.314         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.142   */38.681        */0.231         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/TI    1
in_clk(R)->in_clk(R)	40.218   38.681/*        0.140/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.068   */38.681        */0.297         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.213   38.681/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/TI    1
in_clk(R)->in_clk(R)	40.232   38.681/*        0.127/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/D    1
in_clk(R)->in_clk(R)	40.209   38.681/*        0.152/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	40.264   38.681/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/D    1
in_clk(R)->in_clk(R)	40.233   38.681/*        0.117/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	40.336   38.682/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	40.144   38.682/*        0.222/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/TI    1
in_clk(R)->in_clk(R)	40.251   38.682/*        0.120/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.235   38.682/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/D    1
in_clk(R)->in_clk(R)	40.144   38.683/*        0.222/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/TI    1
in_clk(R)->in_clk(R)	40.105   38.683/*        0.236/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.683        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/TI    1
in_clk(R)->in_clk(R)	40.144   38.683/*        0.222/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.105   38.683/*        0.264/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.115   */38.683        */0.262         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	40.208   38.683/*        0.164/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.683        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/TI    1
in_clk(R)->in_clk(R)	40.247   38.684/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.247   38.684/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/D    1
in_clk(R)->in_clk(R)	40.236   38.684/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.684        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/TI    1
in_clk(R)->in_clk(R)	40.178   38.684/*        0.184/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/D    1
in_clk(R)->in_clk(R)	40.118   */38.684        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/TI    1
in_clk(R)->in_clk(R)	40.232   38.684/*        0.116/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.157   38.685/*        0.193/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.685        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.685        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/TI    1
in_clk(R)->in_clk(R)	40.281   38.685/*        0.085/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	40.238   38.685/*        0.125/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.205   38.686/*        0.170/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.155   38.686/*        0.212/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/D    1
in_clk(R)->in_clk(R)	40.276   38.686/*        0.103/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.101   */38.686        */0.257         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.276   38.687/*        0.098/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.083   */38.687        */0.284         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.173   38.687/*        0.186/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/TI    1
in_clk(R)->in_clk(R)	40.257   38.687/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/D    1
in_clk(R)->in_clk(R)	40.194   38.688/*        0.174/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.230   38.688/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.174   38.688/*        0.164/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.221   38.688/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/D    1
in_clk(R)->in_clk(R)	40.208   38.688/*        0.151/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.210   38.688/*        0.156/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.258   38.688/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/D    1
in_clk(R)->in_clk(R)	40.047   */38.689        */0.326         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.183   38.689/*        0.170/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/TI    1
in_clk(R)->in_clk(R)	40.245   38.689/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/D    1
in_clk(R)->in_clk(R)	40.229   38.689/*        0.150/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	40.220   38.689/*        0.140/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D    1
in_clk(R)->in_clk(R)	40.084   */38.689        */0.277         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/TI    1
in_clk(R)->in_clk(R)	40.168   38.689/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.235   38.689/*        0.139/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.226   38.690/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/D    1
in_clk(R)->in_clk(R)	40.277   38.690/*        0.093/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.157   38.690/*        0.202/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.148   38.690/*        0.204/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/TI    1
in_clk(R)->in_clk(R)	40.230   38.690/*        0.136/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.195   38.690/*        0.177/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/TI    1
in_clk(R)->in_clk(R)	40.216   38.690/*        0.163/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.283   38.690/*        0.068/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.260   38.691/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.181   38.691/*        0.169/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.259   38.691/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/D    1
in_clk(R)->in_clk(R)	40.146   38.691/*        0.206/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/TI    1
in_clk(R)->in_clk(R)	40.018   */38.691        */0.284         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.198   38.691/*        0.169/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	40.147   38.691/*        0.210/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	40.217   38.691/*        0.135/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.293   38.691/*        0.080/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/D    1
in_clk(R)->in_clk(R)	40.089   */38.692        */0.267         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/TI    1
in_clk(R)->in_clk(R)	40.238   38.692/*        0.116/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.113   */38.692        */0.246         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/TI    1
in_clk(R)->in_clk(R)	40.117   38.692/*        0.238/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.692        */0.258         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.099   */38.692        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/TI    1
in_clk(R)->in_clk(R)	40.156   38.692/*        0.212/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.234   38.692/*        0.120/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.192   38.692/*        0.167/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/D    1
in_clk(R)->in_clk(R)	40.153   38.693/*        0.204/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.170   38.693/*        0.187/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/D    1
in_clk(R)->in_clk(R)	40.170   38.693/*        0.187/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/D    1
in_clk(R)->in_clk(R)	40.231   38.693/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/D    1
in_clk(R)->in_clk(R)	40.170   38.693/*        0.187/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/D    1
in_clk(R)->in_clk(R)	40.213   38.693/*        0.144/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.206   38.693/*        0.158/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.226   38.693/*        0.144/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	40.164   38.693/*        0.185/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.163   38.694/*        0.175/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.280   38.694/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.261   38.694/*        0.112/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[0]/D    1
in_clk(R)->in_clk(R)	40.182   38.694/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/D    1
in_clk(R)->in_clk(R)	40.241   38.694/*        0.127/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.214   38.694/*        0.156/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/TI    1
in_clk(R)->in_clk(R)	40.186   38.694/*        0.185/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/D    1
in_clk(R)->in_clk(R)	40.216   38.694/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/TI    1
in_clk(R)->in_clk(R)	40.190   38.694/*        0.164/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.694        */0.281         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	40.015   38.695/*        0.339/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/TE    1
in_clk(R)->in_clk(R)	40.251   38.695/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/D    1
in_clk(R)->in_clk(R)	40.251   38.695/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/D    1
in_clk(R)->in_clk(R)	40.270   38.695/*        0.100/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.243   38.696/*        0.124/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.255   38.696/*        0.115/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.207   38.696/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.093   */38.696        */0.263         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/TI    1
in_clk(R)->in_clk(R)	40.209   38.696/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/TI    1
in_clk(R)->in_clk(R)	40.222   38.696/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/D    1
in_clk(R)->in_clk(R)	40.280   38.696/*        0.098/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.248   38.696/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.060   */38.696        */0.287         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/TI    1
in_clk(R)->in_clk(R)	40.174   38.697/*        0.186/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/D    1
in_clk(R)->in_clk(R)	40.184   38.697/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/TI    1
in_clk(R)->in_clk(R)	40.226   38.697/*        0.127/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.248   38.697/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/D    1
in_clk(R)->in_clk(R)	40.244   38.697/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/D    1
in_clk(R)->in_clk(R)	40.284   38.697/*        0.088/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.076   */38.697        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.093   */38.698        */0.273         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.352   38.698/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	40.352   38.698/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	40.352   38.698/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	40.352   38.698/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	40.352   38.698/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/RN    1
in_clk(R)->in_clk(R)	40.352   38.698/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	40.109   38.698/*        0.248/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.352   38.698/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	40.352   38.698/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	40.214   38.698/*        0.146/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.261   38.698/*        0.105/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.352   38.698/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	40.159   38.699/*        0.215/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/TI    1
in_clk(R)->in_clk(R)	40.227   38.699/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/D    1
in_clk(R)->in_clk(R)	40.166   38.699/*        0.195/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.699        */0.293         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	40.256   38.699/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.070   */38.699        */0.288         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/TI    1
in_clk(R)->in_clk(R)	40.238   38.699/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/D    1
in_clk(R)->in_clk(R)	40.076   */38.699        */0.281         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/TI    1
in_clk(R)->in_clk(R)	40.103   */38.699        */0.259         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.699        */0.270         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	40.195   38.700/*        0.172/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/D    1
in_clk(R)->in_clk(R)	40.212   38.700/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/D    1
in_clk(R)->in_clk(R)	40.214   38.700/*        0.143/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.354   38.700/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	40.354   38.700/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	40.355   38.700/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	40.354   38.700/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	40.194   38.700/*        0.178/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.213   38.700/*        0.139/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.190   38.700/*        0.150/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/D    1
in_clk(R)->in_clk(R)	40.212   38.700/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/D    1
in_clk(R)->in_clk(R)	40.124   38.700/*        0.181/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	40.216   38.701/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	40.212   38.701/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.212   38.701/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/D    1
in_clk(R)->in_clk(R)	40.196   38.701/*        0.172/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/D    1
in_clk(R)->in_clk(R)	40.178   38.701/*        0.176/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.183   38.701/*        0.151/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.231   38.701/*        0.142/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.234   38.701/*        0.123/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.266   38.701/*        0.113/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.075   */38.701        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	40.190   38.701/*        0.181/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.084   */38.701        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.134   38.702/*        0.226/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/TI    1
in_clk(R)->in_clk(R)	40.204   38.702/*        0.161/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/TI    1
in_clk(R)->in_clk(R)	40.288   38.702/*        0.084/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.239   38.702/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.133   38.703/*        0.218/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.068   */38.703        */0.281         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/TI    1
in_clk(R)->in_clk(R)	40.258   38.703/*        0.109/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.187   38.703/*        0.169/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.703        */0.265         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.703        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.703        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/TI    1
in_clk(R)->in_clk(R)	40.184   38.703/*        0.180/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.080   */38.704        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/TI    1
in_clk(R)->in_clk(R)	40.205   38.704/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/D    1
in_clk(R)->in_clk(R)	40.182   38.704/*        0.190/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.224   38.704/*        0.109/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(R)->in_clk(R)	40.168   38.704/*        0.183/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.071   */38.704        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/TI    1
in_clk(R)->in_clk(R)	40.035   */38.704        */0.273         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.072   */38.705        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/TI    1
in_clk(R)->in_clk(R)	40.258   38.705/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.123   */38.705        */0.244         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.705        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.257   38.705/*        0.109/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.072   */38.705        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/TI    1
in_clk(R)->in_clk(R)	40.249   38.705/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/D    1
in_clk(R)->in_clk(R)	40.072   */38.705        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/TI    1
in_clk(R)->in_clk(R)	40.204   38.705/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/TI    1
in_clk(R)->in_clk(R)	40.185   38.705/*        0.173/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.257   38.705/*        0.110/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/D    1
in_clk(R)->in_clk(R)	40.199   38.705/*        0.179/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/TI    1
in_clk(R)->in_clk(R)	40.279   38.706/*        0.085/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.138   38.706/*        0.196/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.222   38.706/*        0.132/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.222   38.706/*        0.131/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.044   */38.706        */0.310         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/TI    1
in_clk(R)->in_clk(R)	40.044   */38.706        */0.310         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/TI    1
in_clk(R)->in_clk(R)	40.270   38.706/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/D    1
in_clk(R)->in_clk(R)	40.219   38.706/*        0.148/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/D    1
in_clk(R)->in_clk(R)	40.044   */38.706        */0.310         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/TI    1
in_clk(R)->in_clk(R)	40.195   38.706/*        0.172/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/D    1
in_clk(R)->in_clk(R)	40.284   38.707/*        0.073/*         top_inst_peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	40.087   */38.707        */0.272         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/TI    1
in_clk(R)->in_clk(R)	40.137   38.707/*        0.204/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.173   38.708/*        0.185/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/TI    1
in_clk(R)->in_clk(R)	40.073   38.708/*        0.267/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.255   38.708/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.265   38.708/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/D    1
in_clk(R)->in_clk(R)	40.225   38.708/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.238   38.708/*        0.132/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.261   38.708/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/D    1
in_clk(R)->in_clk(R)	40.175   38.709/*        0.197/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/TI    1
in_clk(R)->in_clk(R)	40.170   38.709/*        0.174/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.155   38.710/*        0.191/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/TI    1
in_clk(R)->in_clk(R)	40.277   38.710/*        0.101/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.233   38.710/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/D    1
in_clk(R)->in_clk(R)	40.162   38.710/*        0.172/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.244   38.710/*        0.110/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.089   */38.710        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.219   38.710/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/D    1
in_clk(R)->in_clk(R)	40.052   38.711/*        0.320/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.146   38.711/*        0.212/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	40.283   38.711/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.037   38.711/*        0.309/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.178   38.711/*        0.184/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.125   38.711/*        0.244/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/TI    1
in_clk(R)->in_clk(R)	40.250   38.711/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/D    1
in_clk(R)->in_clk(R)	40.084   */38.711        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.711        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.711        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.245   38.712/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.712        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.178   38.712/*        0.186/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.224   38.712/*        0.138/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.255   38.713/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/D    1
in_clk(R)->in_clk(R)	40.190   38.713/*        0.165/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.218   38.713/*        0.153/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	40.256   38.713/*        0.111/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	40.081   */38.713        */0.276         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.713        */0.274         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/TI    1
in_clk(R)->in_clk(R)	40.221   38.713/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/D    1
in_clk(R)->in_clk(R)	40.236   38.713/*        0.118/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.206   38.713/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/TI    1
in_clk(R)->in_clk(R)	40.163   38.713/*        0.197/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.322   38.713/*        0.059/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/D    1
in_clk(R)->in_clk(R)	40.197   38.713/*        0.161/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.216   38.713/*        0.138/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.257   38.713/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.219   38.714/*        0.139/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.197   38.714/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.081   */38.714        */0.272         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.108   */38.714        */0.265         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/TI    1
in_clk(R)->in_clk(R)	40.099   */38.714        */0.274         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	40.248   38.714/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/D    1
in_clk(R)->in_clk(R)	40.149   38.715/*        0.214/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.715        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.273   38.715/*        0.098/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.110   38.715/*        0.255/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	40.190   38.715/*        0.163/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.231   38.715/*        0.143/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	40.142   38.715/*        0.223/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	40.238   38.716/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.254   38.716/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/D    1
in_clk(R)->in_clk(R)	40.226   38.716/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/D    1
in_clk(R)->in_clk(R)	40.125   */38.716        */0.254         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	40.142   38.716/*        0.223/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.125   38.716/*        0.222/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.087   */38.716        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	39.990   38.716/*        0.316/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/TE    1
in_clk(R)->in_clk(R)	40.265   38.716/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.117   38.716/*        0.249/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/TI    1
in_clk(R)->in_clk(R)	40.144   38.716/*        0.217/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.194   38.716/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/TI    1
in_clk(R)->in_clk(R)	40.216   38.717/*        0.140/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/D    1
in_clk(R)->in_clk(R)	40.134   38.717/*        0.220/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.258   38.717/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/D    1
in_clk(R)->in_clk(R)	40.121   38.718/*        0.240/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.144   38.718/*        0.222/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.282   38.718/*        0.091/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.204   38.718/*        0.145/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.218   38.718/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.090   */38.718        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.718        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/TI    1
in_clk(R)->in_clk(R)	40.204   38.718/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.192   38.718/*        0.168/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/D    1
in_clk(R)->in_clk(R)	40.090   */38.718        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/TI    1
in_clk(R)->in_clk(R)	40.016   */38.719        */0.288         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.268   38.719/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.145   38.719/*        0.221/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.259   38.719/*        0.104/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.058   */38.719        */0.252         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.192   38.719/*        0.168/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/D    1
in_clk(R)->in_clk(R)	40.192   38.719/*        0.170/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.000   */38.719        */0.367         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.260   38.719/*        0.107/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.090   */38.719        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/TI    1
in_clk(R)->in_clk(R)	40.138   38.720/*        0.230/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.720        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/TI    1
in_clk(R)->in_clk(R)	40.225   38.720/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/TI    1
in_clk(R)->in_clk(R)	40.091   */38.720        */0.276         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/TI    1
in_clk(R)->in_clk(R)	40.126   38.720/*        0.191/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.126   38.720/*        0.191/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.193   38.720/*        0.167/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/D    1
in_clk(R)->in_clk(R)	40.243   38.720/*        0.108/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.192   38.721/*        0.168/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/D    1
in_clk(R)->in_clk(R)	40.260   38.721/*        0.099/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.235   38.721/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/D    1
in_clk(R)->in_clk(R)	40.172   38.722/*        0.178/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.224   38.722/*        0.127/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.243   38.722/*        0.116/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.267   38.722/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.088   */38.722        */0.272         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/TI    1
in_clk(R)->in_clk(R)	40.178   38.722/*        0.187/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.160   38.722/*        0.178/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.722        */0.268         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.722        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/TI    1
in_clk(R)->in_clk(R)	40.173   38.723/*        0.186/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.242   38.723/*        0.125/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/D    1
in_clk(R)->in_clk(R)	40.289   38.723/*        0.088/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.221   38.723/*        0.136/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.123   */38.723        */0.246         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/TI    1
in_clk(R)->in_clk(R)	40.222   38.723/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/D    1
in_clk(R)->in_clk(R)	40.239   38.723/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/D    1
in_clk(R)->in_clk(R)	40.231   38.723/*        0.132/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.081   */38.723        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.724        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.724        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.724        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/TI    1
in_clk(R)->in_clk(R)	40.169   38.724/*        0.176/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.271   38.724/*        0.077/*         top_inst_peripherals_i/apb_uart_i/State_p1_reg[1]/D    1
in_clk(R)->in_clk(R)	40.079   */38.724        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/TI    1
in_clk(R)->in_clk(R)	40.271   38.724/*        0.080/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.221   38.724/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/D    1
in_clk(R)->in_clk(R)	40.195   38.724/*        0.155/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.257   38.725/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/D    1
in_clk(R)->in_clk(R)	40.197   38.725/*        0.171/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/TI    1
in_clk(R)->in_clk(R)	40.099   */38.725        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	40.257   38.725/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.241   38.725/*        0.125/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/D    1
in_clk(R)->in_clk(R)	40.203   38.725/*        0.172/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.282   38.726/*        0.093/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[4]/D    1
in_clk(R)->in_clk(R)	40.099   */38.726        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.162   38.726/*        0.192/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	40.245   38.726/*        0.121/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.079   */38.726        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.726        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/TI    1
in_clk(R)->in_clk(R)	40.167   38.726/*        0.183/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.168   38.726/*        0.184/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.216   38.727/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/TI    1
in_clk(R)->in_clk(R)	40.268   38.727/*        0.109/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.235   38.727/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/D    1
in_clk(R)->in_clk(R)	40.230   38.727/*        0.133/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.090   */38.727        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.267   38.727/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.199   38.728/*        0.150/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.728        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.017   */38.728        */0.317         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.234   38.728/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/D    1
in_clk(R)->in_clk(R)	40.233   38.728/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/D    1
in_clk(R)->in_clk(R)	40.259   38.728/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/D    1
in_clk(R)->in_clk(R)	40.211   38.729/*        0.147/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.202   38.729/*        0.162/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.134   38.729/*        0.214/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/TI    1
in_clk(R)->in_clk(R)	40.261   38.729/*        0.106/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/D    1
in_clk(R)->in_clk(R)	40.226   38.729/*        0.128/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.207   38.729/*        0.146/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/D    1
in_clk(R)->in_clk(R)	40.223   38.729/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/D    1
in_clk(R)->in_clk(R)	40.104   */38.729        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.729        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/TI    1
in_clk(R)->in_clk(R)	40.092   */38.729        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/TI    1
in_clk(R)->in_clk(R)	40.104   */38.729        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/TI    1
in_clk(R)->in_clk(R)	40.270   38.730/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/D    1
in_clk(R)->in_clk(R)	40.204   38.730/*        0.165/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	40.242   38.730/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/D    1
in_clk(R)->in_clk(R)	40.230   38.730/*        0.130/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.218   38.730/*        0.142/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.227   38.730/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/D    1
in_clk(R)->in_clk(R)	40.087   */38.730        */0.270         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.730        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.731        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.731        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.731        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/TI    1
in_clk(R)->in_clk(R)	40.104   */38.731        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/TI    1
in_clk(R)->in_clk(R)	40.118   38.731/*        0.215/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.079   */38.731        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/TI    1
in_clk(R)->in_clk(R)	40.105   */38.731        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/TI    1
in_clk(R)->in_clk(R)	40.259   38.731/*        0.110/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.252   38.731/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/D    1
in_clk(R)->in_clk(R)	40.285   38.732/*        0.087/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.173   38.732/*        0.184/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	40.218   38.732/*        0.137/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.241   38.732/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.238   38.732/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/D    1
in_clk(R)->in_clk(R)	40.265   38.732/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/D    1
in_clk(R)->in_clk(R)	40.261   38.732/*        0.106/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.106   */38.733        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.202   38.733/*        0.149/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.212   38.733/*        0.145/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.241   38.733/*        0.115/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.106   */38.733        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/TI    1
in_clk(R)->in_clk(R)	40.099   */38.733        */0.257         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.212   38.733/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.191   38.734/*        0.165/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.191   38.734/*        0.176/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/D    1
in_clk(R)->in_clk(R)	40.095   */38.734        */0.273         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.143   */38.734        */0.238         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/TI    1
in_clk(R)->in_clk(R)	40.197   38.734/*        0.159/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.153   38.734/*        0.198/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.185   38.734/*        0.164/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.205   38.734/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/D    1
in_clk(R)->in_clk(R)	40.105   */38.734        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/TI    1
in_clk(R)->in_clk(R)	40.206   38.735/*        0.173/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.056   38.735/*        0.305/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.120   38.735/*        0.248/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.072   */38.735        */0.284         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/TI    1
in_clk(R)->in_clk(R)	40.111   38.735/*        0.254/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	40.174   38.735/*        0.183/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.240   38.736/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/D    1
in_clk(R)->in_clk(R)	40.105   */38.736        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/TI    1
in_clk(R)->in_clk(R)	40.116   38.736/*        0.248/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/TI    1
in_clk(R)->in_clk(R)	40.105   */38.736        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/TI    1
in_clk(R)->in_clk(R)	40.105   */38.736        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/TI    1
in_clk(R)->in_clk(R)	40.221   38.736/*        0.137/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	40.108   */38.736        */0.249         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/TI    1
in_clk(R)->in_clk(R)	40.209   38.736/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.201   38.737/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/D    1
in_clk(R)->in_clk(R)	40.245   38.737/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/D    1
in_clk(R)->in_clk(R)	40.199   38.737/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.237   38.737/*        0.117/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.199   38.737/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/D    1
in_clk(R)->in_clk(R)	40.087   */38.737        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.239   38.737/*        0.115/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.248   38.738/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/D    1
in_clk(R)->in_clk(R)	40.219   38.738/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/TI    1
in_clk(R)->in_clk(R)	40.254   38.738/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/D    1
in_clk(R)->in_clk(R)	40.212   38.738/*        0.162/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	40.199   38.738/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/D    1
in_clk(R)->in_clk(R)	40.106   38.738/*        0.269/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.230   38.738/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/D    1
in_clk(R)->in_clk(R)	40.231   38.739/*        0.142/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	40.229   38.739/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/D    1
in_clk(R)->in_clk(R)	40.251   38.739/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.056   */38.739        */0.318         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.217   38.739/*        0.140/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/D    1
in_clk(R)->in_clk(R)	40.106   */38.739        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/TI    1
in_clk(R)->in_clk(R)	40.113   */38.739        */0.255         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.739        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/TI    1
in_clk(R)->in_clk(R)	40.195   38.739/*        0.167/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.146   38.739/*        0.221/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.108   */38.740        */0.255         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/TI    1
in_clk(R)->in_clk(R)	40.101   38.740/*        0.217/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	40.200   38.740/*        0.156/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.740        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/TI    1
in_clk(R)->in_clk(R)	40.188   38.740/*        0.177/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/TI    1
in_clk(R)->in_clk(R)	40.107   */38.740        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/TI    1
in_clk(R)->in_clk(R)	40.107   */38.740        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/TI    1
in_clk(R)->in_clk(R)	40.269   38.741/*        0.101/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.142   38.741/*        0.211/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	40.076   */38.741        */0.281         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/TI    1
in_clk(R)->in_clk(R)	40.032   */38.741        */0.330         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.025   */38.741        */0.279         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.741        */0.271         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/TI    1
in_clk(R)->in_clk(R)	40.051   38.741/*        0.286/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.155   38.741/*        0.210/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.241   38.741/*        0.129/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/D    1
in_clk(R)->in_clk(R)	40.102   */38.741        */0.260         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/TI    1
in_clk(R)->in_clk(R)	40.122   */38.742        */0.257         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/TI    1
in_clk(R)->in_clk(R)	40.071   */38.742        */0.286         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/TI    1
in_clk(R)->in_clk(R)	40.203   38.742/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/D    1
in_clk(R)->in_clk(R)	40.239   38.742/*        0.121/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.120   */38.742        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.174   38.742/*        0.181/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.204   38.742/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.183   38.743/*        0.167/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.067   */38.743        */0.292         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.178   38.743/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.142   38.743/*        0.187/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.142   38.743/*        0.187/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.238   38.743/*        0.126/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.175   38.743/*        0.182/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.119   38.744/*        0.245/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.077   */38.744        */0.291         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	40.194   38.744/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.744        */0.278         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/TI    1
in_clk(R)->in_clk(R)	40.279   38.744/*        0.090/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.152   38.744/*        0.205/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	40.222   38.745/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/D    1
in_clk(R)->in_clk(R)	40.222   38.745/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.270   38.745/*        0.082/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.088   */38.745        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/TI    1
in_clk(R)->in_clk(R)	40.273   38.745/*        0.097/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.243   38.745/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/D    1
in_clk(R)->in_clk(R)	40.189   38.745/*        0.166/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.211   38.746/*        0.131/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.208   38.746/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/D    1
in_clk(R)->in_clk(R)	40.159   38.746/*        0.208/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/TI    1
in_clk(R)->in_clk(R)	40.160   38.746/*        0.208/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/TI    1
in_clk(R)->in_clk(R)	40.125   38.746/*        0.228/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/TI    1
in_clk(R)->in_clk(R)	40.155   38.746/*        0.207/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.065   */38.746        */0.302         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.250   38.747/*        0.113/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.262   38.747/*        0.110/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.121   */38.747        */0.244         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/TI    1
in_clk(R)->in_clk(R)	40.210   38.747/*        0.157/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/D    1
in_clk(R)->in_clk(R)	40.227   38.748/*        0.136/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.227   38.748/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/D    1
in_clk(R)->in_clk(R)	40.116   38.748/*        0.225/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/TI    1
in_clk(R)->in_clk(R)	40.261   38.748/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.279   38.748/*        0.087/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	40.117   */38.748        */0.247         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/TI    1
in_clk(R)->in_clk(R)	40.252   38.748/*        0.117/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.255   38.748/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/D    1
in_clk(R)->in_clk(R)	40.122   */38.748        */0.244         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/TI    1
in_clk(R)->in_clk(R)	40.122   */38.748        */0.244         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/TI    1
in_clk(R)->in_clk(R)	40.164   38.748/*        0.185/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.160   38.749/*        0.209/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.077   */38.749        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.068   38.749/*        0.300/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.749        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.079   */38.749        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.229   38.749/*        0.145/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.163   38.749/*        0.192/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/TI    1
in_clk(R)->in_clk(R)	40.244   38.749/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/D    1
in_clk(R)->in_clk(R)	40.234   38.750/*        0.133/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.243   38.750/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/D    1
in_clk(R)->in_clk(R)	40.124   38.750/*        0.174/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.124   38.750/*        0.174/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.205   38.750/*        0.162/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.093   */38.750        */0.269         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.751        */0.273         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.174   38.751/*        0.179/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.157   38.751/*        0.212/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	40.269   38.751/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/D    1
in_clk(R)->in_clk(R)	40.093   */38.752        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/TI    1
in_clk(R)->in_clk(R)	40.119   */38.752        */0.247         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/TI    1
in_clk(R)->in_clk(R)	40.119   */38.752        */0.247         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/TI    1
in_clk(R)->in_clk(R)	40.270   38.752/*        0.103/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.119   */38.752        */0.247         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/TI    1
in_clk(R)->in_clk(R)	40.064   38.752/*        0.300/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/TI    1
in_clk(R)->in_clk(R)	40.227   38.753/*        0.128/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.073   38.753/*        0.299/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/TI    1
in_clk(R)->in_clk(R)	40.065   38.753/*        0.300/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/TI    1
in_clk(R)->in_clk(R)	40.071   */38.753        */0.288         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.073   38.753/*        0.299/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/TI    1
in_clk(R)->in_clk(R)	40.243   38.753/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D    1
in_clk(R)->in_clk(R)	40.206   38.753/*        0.156/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/D    1
in_clk(R)->in_clk(R)	40.224   38.753/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/D    1
in_clk(R)->in_clk(R)	40.244   38.753/*        0.121/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.201   38.753/*        0.171/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.231   38.753/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/D    1
in_clk(R)->in_clk(R)	40.202   38.753/*        0.162/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.111   */38.753        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/TI    1
in_clk(R)->in_clk(R)	40.256   38.753/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/D    1
in_clk(R)->in_clk(R)	40.280   38.754/*        0.087/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	40.229   38.754/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/D    1
in_clk(R)->in_clk(R)	40.238   38.754/*        0.116/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.280   38.754/*        0.087/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	40.283   38.754/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	40.278   38.754/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.077   */38.754        */0.283         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/TI    1
in_clk(R)->in_clk(R)	40.199   38.754/*        0.150/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.167   38.754/*        0.184/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/TI    1
in_clk(R)->in_clk(R)	40.113   */38.754        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.755        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.109   */38.755        */0.246         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.120   38.755/*        0.197/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.171   38.755/*        0.184/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.253   38.755/*        0.133/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.263   38.755/*        0.107/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.260   38.755/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/D    1
in_clk(R)->in_clk(R)	40.269   38.755/*        0.109/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.260   38.755/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/D    1
in_clk(R)->in_clk(R)	40.255   38.755/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.283   38.756/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	40.261   38.756/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/D    1
in_clk(R)->in_clk(R)	40.112   38.756/*        0.244/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.261   38.756/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/D    1
in_clk(R)->in_clk(R)	40.182   38.756/*        0.155/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.230   38.756/*        0.134/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/D    1
in_clk(R)->in_clk(R)	40.243   38.756/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/D    1
in_clk(R)->in_clk(R)	40.236   38.756/*        0.117/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/D    1
in_clk(R)->in_clk(R)	40.237   38.757/*        0.133/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/D    1
in_clk(R)->in_clk(R)	40.234   38.757/*        0.130/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.284   38.757/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	40.221   38.757/*        0.136/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.284   38.757/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	40.147   38.757/*        0.215/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.216   38.757/*        0.150/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/D    1
in_clk(R)->in_clk(R)	40.215   38.757/*        0.140/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.069   38.758/*        0.298/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.284   38.758/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	40.047   */38.758        */0.304         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	40.024   */38.758        */0.277         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.143   38.758/*        0.224/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.272   38.758/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/D    1
in_clk(R)->in_clk(R)	40.069   38.758/*        0.299/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.102   38.758/*        0.262/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.183   38.758/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.272   38.759/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/D    1
in_clk(R)->in_clk(R)	40.191   38.759/*        0.159/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.180   38.759/*        0.159/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/D    1
in_clk(R)->in_clk(R)	40.198   38.759/*        0.156/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.189   38.759/*        0.161/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.280   38.759/*        0.098/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.093   */38.759        */0.268         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.124   38.759/*        0.226/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.149   38.760/*        0.214/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/TI    1
in_clk(R)->in_clk(R)	40.033   */38.760        */0.306         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.022   */38.760        */0.287         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.235   38.760/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/D    1
in_clk(R)->in_clk(R)	40.205   38.760/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.150   38.760/*        0.214/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/TI    1
in_clk(R)->in_clk(R)	40.122   */38.760        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/TI    1
in_clk(R)->in_clk(R)	40.072   */38.760        */0.284         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.011   */38.760        */0.290         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.204   38.760/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/D    1
in_clk(R)->in_clk(R)	40.168   38.760/*        0.189/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.186   38.760/*        0.170/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/D    1
in_clk(R)->in_clk(R)	40.247   38.761/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	40.144   38.761/*        0.224/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/TI    1
in_clk(R)->in_clk(R)	40.056   */38.761        */0.297         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/TI    1
in_clk(R)->in_clk(R)	40.176   38.761/*        0.180/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	40.252   38.761/*        0.114/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.105   38.761/*        0.261/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/TI    1
in_clk(R)->in_clk(R)	40.105   38.761/*        0.261/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/TI    1
in_clk(R)->in_clk(R)	40.183   38.762/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/D    1
in_clk(R)->in_clk(R)	40.214   38.762/*        0.154/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/D    1
in_clk(R)->in_clk(R)	40.097   */38.762        */0.266         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/TI    1
in_clk(R)->in_clk(R)	40.151   38.762/*        0.214/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.105   38.762/*        0.261/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.274   38.762/*        0.103/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.159   38.762/*        0.208/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/D    1
in_clk(R)->in_clk(R)	40.110   38.763/*        0.252/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.119   */38.763        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/TI    1
in_clk(R)->in_clk(R)	40.202   38.763/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/D    1
in_clk(R)->in_clk(R)	40.234   38.763/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/D    1
in_clk(R)->in_clk(R)	40.244   38.763/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/D    1
in_clk(R)->in_clk(R)	40.244   38.763/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/D    1
in_clk(R)->in_clk(R)	40.150   38.763/*        0.215/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/TI    1
in_clk(R)->in_clk(R)	40.191   38.763/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/TI    1
in_clk(R)->in_clk(R)	40.245   38.763/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/D    1
in_clk(R)->in_clk(R)	40.245   38.763/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/D    1
in_clk(R)->in_clk(R)	40.292   38.763/*        0.082/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	40.256   38.763/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/D    1
in_clk(R)->in_clk(R)	40.268   38.763/*        0.104/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.246   38.763/*        0.108/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.213   38.764/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/D    1
in_clk(R)->in_clk(R)	40.214   38.764/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/D    1
in_clk(R)->in_clk(R)	40.203   38.764/*        0.158/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.130   38.764/*        0.240/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/TI    1
in_clk(R)->in_clk(R)	40.207   38.764/*        0.151/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	40.178   38.765/*        0.201/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/TI    1
in_clk(R)->in_clk(R)	40.292   38.765/*        0.078/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.219   38.765/*        0.132/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.045   */38.765        */0.304         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.065   */38.765        */0.288         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/TI    1
in_clk(R)->in_clk(R)	40.132   */38.765        */0.248         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/TI    1
in_clk(R)->in_clk(R)	40.181   38.765/*        0.174/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.109   */38.765        */0.255         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/TI    1
in_clk(R)->in_clk(R)	40.274   38.766/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/D    1
in_clk(R)->in_clk(R)	40.274   38.766/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/D    1
in_clk(R)->in_clk(R)	40.274   38.766/*        0.085/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/D    1
in_clk(R)->in_clk(R)	40.134   38.766/*        0.230/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.197   38.766/*        0.165/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/D    1
in_clk(R)->in_clk(R)	40.075   */38.766        */0.283         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	40.079   */38.767        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.244   38.767/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/D    1
in_clk(R)->in_clk(R)	40.023   */38.767        */0.345         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.107   38.767/*        0.261/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.206   38.767/*        0.165/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	40.214   38.767/*        0.141/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	40.209   38.768/*        0.195/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.241   38.768/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/D    1
in_clk(R)->in_clk(R)	40.229   38.768/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.171   38.768/*        0.175/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.070   */38.769        */0.280         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.204   38.769/*        0.160/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.291   38.769/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/D    1
in_clk(R)->in_clk(R)	40.258   38.769/*        0.107/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/D    1
in_clk(R)->in_clk(R)	40.217   38.769/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/D    1
in_clk(R)->in_clk(R)	40.238   38.769/*        0.125/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.260   38.770/*        0.104/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.158   38.770/*        0.209/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.258   38.770/*        0.117/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.264   38.770/*        0.105/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.067   */38.770        */0.292         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.134   38.770/*        0.232/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.108   38.770/*        0.242/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.098   */38.770        */0.258         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.108   */38.770        */0.267         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/TI    1
in_clk(R)->in_clk(R)	40.197   38.771/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/D    1
in_clk(R)->in_clk(R)	40.197   38.771/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/D    1
in_clk(R)->in_clk(R)	40.161   38.771/*        0.194/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.108   38.771/*        0.250/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.191   38.771/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.104   38.771/*        0.259/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.231   38.771/*        0.112/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.220   38.771/*        0.149/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/D    1
in_clk(R)->in_clk(R)	40.231   38.771/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/D    1
in_clk(R)->in_clk(R)	40.300   38.771/*        0.077/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	40.197   38.771/*        0.169/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.300   38.771/*        0.077/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	40.207   38.771/*        0.147/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	40.178   38.771/*        0.189/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.300   38.771/*        0.077/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	40.300   38.771/*        0.077/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	40.300   38.771/*        0.077/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	40.238   38.772/*        0.123/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.300   38.772/*        0.077/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	40.300   38.772/*        0.077/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	40.216   38.772/*        0.146/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/D    1
in_clk(R)->in_clk(R)	40.255   38.772/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/D    1
in_clk(R)->in_clk(R)	40.273   38.772/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.239   38.772/*        0.126/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/D    1
in_clk(R)->in_clk(R)	40.170   38.772/*        0.183/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/D    1
in_clk(R)->in_clk(R)	40.279   38.772/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/D    1
in_clk(R)->in_clk(R)	40.188   38.772/*        0.176/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	40.122   38.772/*        0.226/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/TI    1
in_clk(R)->in_clk(R)	40.281   38.772/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.138   38.772/*        0.223/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/TI    1
in_clk(R)->in_clk(R)	40.261   38.772/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/D    1
in_clk(R)->in_clk(R)	40.084   */38.772        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/TI    1
in_clk(R)->in_clk(R)	40.257   38.772/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/D    1
in_clk(R)->in_clk(R)	40.036   */38.773        */0.331         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/TI    1
in_clk(R)->in_clk(R)	40.213   38.773/*        0.141/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	40.243   38.773/*        0.124/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.159   38.773/*        0.193/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/TI    1
in_clk(R)->in_clk(R)	40.265   38.773/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.203   38.773/*        0.169/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.244   38.773/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/D    1
in_clk(R)->in_clk(R)	40.200   38.773/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/D    1
in_clk(R)->in_clk(R)	40.200   38.773/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.191   38.773/*        0.174/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.198   38.774/*        0.153/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.281   38.774/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.219   38.774/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/D    1
in_clk(R)->in_clk(R)	40.090   */38.774        */0.269         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/TI    1
in_clk(R)->in_clk(R)	40.270   38.774/*        0.099/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	40.247   38.774/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/D    1
in_clk(R)->in_clk(R)	40.215   38.775/*        0.141/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.191   38.775/*        0.159/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/TI    1
in_clk(R)->in_clk(R)	40.111   */38.775        */0.245         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/TI    1
in_clk(R)->in_clk(R)	40.213   38.775/*        0.150/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/D    1
in_clk(R)->in_clk(R)	40.155   38.776/*        0.220/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.776        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.138   38.776/*        0.217/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.776        */0.287         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/TI    1
in_clk(R)->in_clk(R)	40.092   */38.776        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/TI    1
in_clk(R)->in_clk(R)	40.188   38.777/*        0.151/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/D    1
in_clk(R)->in_clk(R)	40.187   38.777/*        0.165/*         top_inst_peripherals_i/apb_uart_i/UART_IIC_THRE_ED/iDd_reg/D    1
in_clk(R)->in_clk(R)	40.076   */38.777        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/TI    1
in_clk(R)->in_clk(R)	40.091   */38.777        */0.275         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.271   38.777/*        0.099/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.264   38.778/*        0.104/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.224   38.778/*        0.144/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.204   38.778/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.183   38.778/*        0.165/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.104   */38.778        */0.260         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/TI    1
in_clk(R)->in_clk(R)	40.245   38.778/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_ED_RI/iDd_reg/D    1
in_clk(R)->in_clk(R)	40.116   38.778/*        0.250/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.213   38.779/*        0.153/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.078   */38.779        */0.279         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	40.209   38.779/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/D    1
in_clk(R)->in_clk(R)	40.227   38.779/*        0.126/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	40.213   38.779/*        0.140/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.258   38.779/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/D    1
in_clk(R)->in_clk(R)	40.084   */38.779        */0.278         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/TI    1
in_clk(R)->in_clk(R)	40.197   38.780/*        0.152/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.105   */38.780        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/TI    1
in_clk(R)->in_clk(R)	40.037   */38.780        */0.319         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.253   38.780/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/D    1
in_clk(R)->in_clk(R)	40.217   38.780/*        0.141/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.222   38.780/*        0.137/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.119   */38.780        */0.259         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.223   38.780/*        0.136/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.113   */38.780        */0.257         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.261   38.781/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/D    1
in_clk(R)->in_clk(R)	40.167   38.781/*        0.205/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/TI    1
in_clk(R)->in_clk(R)	40.252   38.781/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/D    1
in_clk(R)->in_clk(R)	40.082   */38.781        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.217   38.781/*        0.140/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	40.207   38.781/*        0.139/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.223   38.781/*        0.135/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.135   38.781/*        0.221/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.175   38.782/*        0.179/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.214   38.782/*        0.137/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.254   38.782/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/D    1
in_clk(R)->in_clk(R)	40.228   38.782/*        0.128/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.217   38.782/*        0.150/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/D    1
in_clk(R)->in_clk(R)	40.237   38.782/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/D    1
in_clk(R)->in_clk(R)	40.129   38.782/*        0.189/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	40.266   38.782/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/D    1
in_clk(R)->in_clk(R)	40.191   38.783/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.230   38.783/*        0.121/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.053   */38.783        */0.302         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.783        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.783        */0.279         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/TI    1
in_clk(R)->in_clk(R)	40.066   */38.783        */0.287         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/TI    1
in_clk(R)->in_clk(R)	40.279   38.783/*        0.095/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.220   38.783/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/D    1
in_clk(R)->in_clk(R)	40.036   */38.783        */0.323         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.268   38.783/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/D    1
in_clk(R)->in_clk(R)	40.028   */38.783        */0.325         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/TI    1
in_clk(R)->in_clk(R)	40.032   */38.783        */0.336         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/TI    1
in_clk(R)->in_clk(R)	40.274   38.784/*        0.099/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/D    1
in_clk(R)->in_clk(R)	40.206   38.784/*        0.173/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.182   38.784/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.784        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.058   */38.784        */0.302         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	40.092   */38.785        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/TI    1
in_clk(R)->in_clk(R)	40.267   38.785/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/D    1
in_clk(R)->in_clk(R)	40.073   */38.785        */0.287         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.785        */0.272         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.173   38.785/*        0.173/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.209   38.786/*        0.149/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.078   */38.786        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.030   */38.786        */0.323         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/TI    1
in_clk(R)->in_clk(R)	40.030   */38.786        */0.323         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.786        */0.269         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.062   */38.786        */0.296         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.172   38.787/*        0.197/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.267   38.787/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.088   */38.787        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.266   38.787/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/D    1
in_clk(R)->in_clk(R)	40.248   38.787/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/D    1
in_clk(R)->in_clk(R)	40.031   */38.787        */0.323         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/TI    1
in_clk(R)->in_clk(R)	40.257   38.787/*        0.097/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/D    1
in_clk(R)->in_clk(R)	40.206   38.787/*        0.140/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.237   38.787/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/D    1
in_clk(R)->in_clk(R)	40.266   38.787/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/D    1
in_clk(R)->in_clk(R)	40.077   */38.787        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.248   38.787/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/D    1
in_clk(R)->in_clk(R)	40.264   38.788/*        0.100/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.173   38.788/*        0.182/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.292   38.788/*        0.073/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/D    1
in_clk(R)->in_clk(R)	40.138   38.788/*        0.208/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/TI    1
in_clk(R)->in_clk(R)	40.088   */38.788        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.145   38.788/*        0.211/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/TI    1
in_clk(R)->in_clk(R)	40.262   38.788/*        0.095/*         top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/D    1
in_clk(R)->in_clk(R)	40.069   */38.789        */0.292         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.198   38.790/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/D    1
in_clk(R)->in_clk(R)	40.243   38.790/*        0.112/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.268   38.790/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/D    1
in_clk(R)->in_clk(R)	40.250   38.790/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/D    1
in_clk(R)->in_clk(R)	40.062   */38.790        */0.293         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/TI    1
in_clk(R)->in_clk(R)	39.997   */38.791        */0.357         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/TI    1
in_clk(R)->in_clk(R)	39.997   */38.791        */0.357         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/TI    1
in_clk(R)->in_clk(R)	39.997   */38.791        */0.357         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/TI    1
in_clk(R)->in_clk(R)	39.997   */38.791        */0.357         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/TI    1
in_clk(R)->in_clk(R)	40.244   38.791/*        0.125/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/D    1
in_clk(R)->in_clk(R)	40.199   38.791/*        0.156/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	39.997   */38.791        */0.357         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/TI    1
in_clk(R)->in_clk(R)	40.115   38.791/*        0.240/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.117   */38.791        */0.252         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/TI    1
in_clk(R)->in_clk(R)	40.045   */38.791        */0.308         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/TI    1
in_clk(R)->in_clk(R)	39.997   */38.791        */0.357         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.792        */0.288         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/TI    1
in_clk(R)->in_clk(R)	40.220   38.792/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/D    1
in_clk(R)->in_clk(R)	40.100   */38.792        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/TI    1
in_clk(R)->in_clk(R)	40.252   38.792/*        0.118/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.085   */38.792        */0.265         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.094   */38.792        */0.275         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	40.021   */38.792        */0.313         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.195   38.792/*        0.171/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.792        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/TI    1
in_clk(R)->in_clk(R)	40.248   38.793/*        0.108/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.255   38.793/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.075   */38.793        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/TI    1
in_clk(R)->in_clk(R)	40.159   38.793/*        0.220/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.220   38.793/*        0.131/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.090   */38.793        */0.277         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/TI    1
in_clk(R)->in_clk(R)	40.232   38.794/*        0.140/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	40.097   */38.794        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/TI    1
in_clk(R)->in_clk(R)	40.238   38.794/*        0.127/*         top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/D    1
in_clk(R)->in_clk(R)	40.207   38.794/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/D    1
in_clk(R)->in_clk(R)	40.249   38.794/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/D    1
in_clk(R)->in_clk(R)	40.264   38.794/*        0.110/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.098   */38.794        */0.269         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/TI    1
in_clk(R)->in_clk(R)	40.193   38.794/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.145   38.794/*        0.219/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.230   38.795/*        0.124/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	40.177   38.795/*        0.161/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/D    1
in_clk(R)->in_clk(R)	40.096   */38.795        */0.265         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.146   38.795/*        0.220/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	40.146   38.795/*        0.220/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	40.082   */38.796        */0.282         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/TI    1
in_clk(R)->in_clk(R)	40.266   38.796/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/D    1
in_clk(R)->in_clk(R)	40.179   38.796/*        0.184/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.254   38.796/*        0.115/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.209   38.796/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.113   38.796/*        0.246/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.225   38.796/*        0.133/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.186   38.796/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.246   38.797/*        0.133/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.242   38.797/*        0.125/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/D    1
in_clk(R)->in_clk(R)	40.261   38.797/*        0.111/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.104   */38.797        */0.263         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.797        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.797        */0.284         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/TI    1
in_clk(R)->in_clk(R)	40.150   38.797/*        0.214/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/TI    1
in_clk(R)->in_clk(R)	40.170   38.797/*        0.181/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/TI    1
in_clk(R)->in_clk(R)	40.199   38.797/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/D    1
in_clk(R)->in_clk(R)	40.082   */38.798        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/TI    1
in_clk(R)->in_clk(R)	40.082   */38.798        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/TI    1
in_clk(R)->in_clk(R)	40.042   */38.798        */0.326         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.798        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/TI    1
in_clk(R)->in_clk(R)	40.233   38.798/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/D    1
in_clk(R)->in_clk(R)	40.263   38.798/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.073   */38.798        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/TI    1
in_clk(R)->in_clk(R)	40.228   38.798/*        0.135/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/D    1
in_clk(R)->in_clk(R)	40.073   */38.798        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/TI    1
in_clk(R)->in_clk(R)	40.041   */38.798        */0.317         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.798        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.798        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.798        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.798        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/TI    1
in_clk(R)->in_clk(R)	40.291   38.798/*        0.084/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.076   */38.798        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.798        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/TI    1
in_clk(R)->in_clk(R)	40.247   38.799/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/D    1
in_clk(R)->in_clk(R)	40.184   38.799/*        0.178/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.213   38.799/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.178   38.799/*        0.187/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/TI    1
in_clk(R)->in_clk(R)	40.074   */38.799        */0.284         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/TI    1
in_clk(R)->in_clk(R)	40.223   38.799/*        0.127/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.100   */38.799        */0.264         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/TI    1
in_clk(R)->in_clk(R)	40.004   */38.799        */0.353         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/TI    1
in_clk(R)->in_clk(R)	40.204   38.799/*        0.152/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.233   38.799/*        0.133/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/D    1
in_clk(R)->in_clk(R)	40.186   38.799/*        0.153/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.279   38.800/*        0.086/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.150   38.800/*        0.217/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.087   */38.800        */0.286         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.212   38.800/*        0.146/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/D    1
in_clk(R)->in_clk(R)	40.209   38.800/*        0.149/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.076   */38.800        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/TI    1
in_clk(R)->in_clk(R)	40.098   */38.800        */0.271         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.166   38.800/*        0.187/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.236   38.800/*        0.131/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/D    1
in_clk(R)->in_clk(R)	40.087   */38.800        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.043   */38.800        */0.324         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.045   */38.800        */0.316         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/TI    1
in_clk(R)->in_clk(R)	40.045   */38.800        */0.316         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/TI    1
in_clk(R)->in_clk(R)	40.046   */38.800        */0.310         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/TI    1
in_clk(R)->in_clk(R)	40.266   38.800/*        0.107/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.214   38.800/*        0.153/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/D    1
in_clk(R)->in_clk(R)	40.079   */38.800        */0.270         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/TI    1
in_clk(R)->in_clk(R)	40.214   38.800/*        0.153/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.045   */38.800        */0.316         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/TI    1
in_clk(R)->in_clk(R)	40.248   38.801/*        0.117/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.214   38.801/*        0.153/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/D    1
in_clk(R)->in_clk(R)	40.086   */38.801        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/TI    1
in_clk(R)->in_clk(R)	40.122   38.801/*        0.239/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/D    1
in_clk(R)->in_clk(R)	40.122   38.801/*        0.239/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/D    1
in_clk(R)->in_clk(R)	40.004   */38.801        */0.353         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/TI    1
in_clk(R)->in_clk(R)	40.214   38.801/*        0.153/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/D    1
in_clk(R)->in_clk(R)	40.122   38.801/*        0.239/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.028   */38.801        */0.276         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.077   */38.801        */0.278         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/TI    1
in_clk(R)->in_clk(R)	40.249   38.801/*        0.116/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.082   */38.801        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.030   */38.801        */0.337         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.801        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/TI    1
in_clk(R)->in_clk(R)	40.046   */38.802        */0.316         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/TI    1
in_clk(R)->in_clk(R)	40.181   38.802/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.055   */38.802        */0.285         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.802        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.802        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/TI    1
in_clk(R)->in_clk(R)	40.253   38.802/*        0.116/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/D    1
in_clk(R)->in_clk(R)	40.190   38.802/*        0.174/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	40.203   38.802/*        0.161/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.277   38.802/*        0.102/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.240   38.802/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/D    1
in_clk(R)->in_clk(R)	40.143   */38.802        */0.230         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/TI    1
in_clk(R)->in_clk(R)	40.213   38.803/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/D    1
in_clk(R)->in_clk(R)	40.079   */38.803        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/TI    1
in_clk(R)->in_clk(R)	40.079   */38.803        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/TI    1
in_clk(R)->in_clk(R)	40.094   */38.803        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.258   38.803/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.078   */38.803        */0.274         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/TI    1
in_clk(R)->in_clk(R)	40.241   38.803/*        0.117/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.079   */38.803        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.803        */0.276         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.037   */38.803        */0.332         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.803        */0.254         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.267   38.803/*        0.102/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.255   38.803/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/D    1
in_clk(R)->in_clk(R)	40.255   38.803/*        0.118/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.081   */38.804        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.804        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/TI    1
in_clk(R)->in_clk(R)	40.092   */38.804        */0.276         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/TI    1
in_clk(R)->in_clk(R)	40.223   38.804/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.216   38.804/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.804        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/TI    1
in_clk(R)->in_clk(R)	40.226   38.804/*        0.148/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.242   38.804/*        0.109/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.221   38.804/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/D    1
in_clk(R)->in_clk(R)	40.221   38.804/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/D    1
in_clk(R)->in_clk(R)	40.102   */38.804        */0.248         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	40.251   38.804/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/D    1
in_clk(R)->in_clk(R)	40.262   38.805/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/D    1
in_clk(R)->in_clk(R)	40.223   38.805/*        0.136/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.216   38.805/*        0.151/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/D    1
in_clk(R)->in_clk(R)	40.296   38.805/*        0.074/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.226   38.805/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/D    1
in_clk(R)->in_clk(R)	40.164   38.805/*        0.200/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.248   38.805/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.159   */38.806        */0.220         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/TI    1
in_clk(R)->in_clk(R)	40.232   38.806/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/D    1
in_clk(R)->in_clk(R)	40.205   38.806/*        0.146/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.083   */38.806        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/TI    1
in_clk(R)->in_clk(R)	40.142   38.807/*        0.213/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.168   38.807/*        0.161/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.168   38.807/*        0.161/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.207   38.807/*        0.159/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.807        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/TI    1
in_clk(R)->in_clk(R)	40.177   38.807/*        0.197/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.181   38.807/*        0.186/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	40.093   */38.808        */0.255         top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.193   38.808/*        0.160/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.257   38.808/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.191   38.808/*        0.173/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.118   38.808/*        0.228/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.067   */38.808        */0.289         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	40.216   38.808/*        0.124/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.084   */38.808        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.231   38.809/*        0.133/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.096   */38.809        */0.271         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.809        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/TI    1
in_clk(R)->in_clk(R)	40.213   38.809/*        0.145/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.210   38.809/*        0.162/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.110   */38.809        */0.250         top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.244   38.809/*        0.102/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.089   */38.809        */0.278         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.188   38.809/*        0.174/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/TI    1
in_clk(R)->in_clk(R)	40.277   38.809/*        0.096/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.090   */38.809        */0.277         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.231   38.809/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/D    1
in_clk(R)->in_clk(R)	40.200   38.809/*        0.169/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/D    1
in_clk(R)->in_clk(R)	40.206   38.810/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.089   */38.810        */0.263         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/TI    1
in_clk(R)->in_clk(R)	40.250   38.810/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/D    1
in_clk(R)->in_clk(R)	40.194   38.810/*        0.167/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/D    1
in_clk(R)->in_clk(R)	40.243   38.810/*        0.112/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.094   */38.810        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/TI    1
in_clk(R)->in_clk(R)	40.237   38.810/*        0.117/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/D    1
in_clk(R)->in_clk(R)	40.073   */38.810        */0.288         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/TI    1
in_clk(R)->in_clk(R)	40.208   38.810/*        0.149/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.131   38.810/*        0.236/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/D    1
in_clk(R)->in_clk(R)	40.220   38.810/*        0.131/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.051   */38.811        */0.310         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.287   38.811/*        0.085/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.083   */38.811        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/TI    1
in_clk(R)->in_clk(R)	40.270   38.811/*        0.102/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.230   38.811/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/D    1
in_clk(R)->in_clk(R)	39.984   */38.812        */0.314         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	40.299   38.812/*        0.078/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.213   38.812/*        0.137/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.088   */38.812        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.255   38.812/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	40.180   38.812/*        0.177/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.133   38.812/*        0.232/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.088   */38.812        */0.271         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/TI    1
in_clk(R)->in_clk(R)	40.137   */38.812        */0.244         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/TI    1
in_clk(R)->in_clk(R)	40.252   38.812/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/D    1
in_clk(R)->in_clk(R)	40.016   */38.813        */0.286         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.253   38.813/*        0.122/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.075   */38.813        */0.290         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/TI    1
in_clk(R)->in_clk(R)	40.044   */38.813        */0.324         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.241   38.813/*        0.099/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.270   38.813/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/D    1
in_clk(R)->in_clk(R)	40.145   38.813/*        0.212/*         top_inst_peripherals_i/apb_uart_i/iTXFIFORead_reg/D    1
in_clk(R)->in_clk(R)	40.105   */38.814        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.204   38.814/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/D    1
in_clk(R)->in_clk(R)	40.247   38.814/*        0.114/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.248   38.814/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/D    1
in_clk(R)->in_clk(R)	40.134   38.814/*        0.234/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.246   38.814/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/D    1
in_clk(R)->in_clk(R)	40.117   */38.814        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.815        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/TI    1
in_clk(R)->in_clk(R)	40.167   38.815/*        0.192/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.250   38.815/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/D    1
in_clk(R)->in_clk(R)	40.207   38.815/*        0.151/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/D    1
in_clk(R)->in_clk(R)	40.250   38.815/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/D    1
in_clk(R)->in_clk(R)	40.226   38.815/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/D    1
in_clk(R)->in_clk(R)	40.141   38.815/*        0.218/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.815        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/TI    1
in_clk(R)->in_clk(R)	40.095   */38.816        */0.261         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/TI    1
in_clk(R)->in_clk(R)	40.243   38.816/*        0.114/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.205   38.816/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/D    1
in_clk(R)->in_clk(R)	40.108   */38.816        */0.267         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/TI    1
in_clk(R)->in_clk(R)	40.215   38.816/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/D    1
in_clk(R)->in_clk(R)	40.095   */38.816        */0.261         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/TI    1
in_clk(R)->in_clk(R)	40.232   38.816/*        0.121/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.079   */38.817        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.206   38.817/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/D    1
in_clk(R)->in_clk(R)	40.074   */38.817        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.206   38.817/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.101   */38.817        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.818        */0.254         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.205   38.818/*        0.149/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.818        */0.261         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.818        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/TI    1
in_clk(R)->in_clk(R)	40.258   38.818/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/D    1
in_clk(R)->in_clk(R)	40.102   */38.818        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.818        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.818        */0.261         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.818        */0.261         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.818        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.819        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	40.220   38.819/*        0.147/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.219   38.819/*        0.137/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.265   38.819/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/D    1
in_clk(R)->in_clk(R)	40.228   38.819/*        0.122/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.102   */38.819        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.138   */38.819        */0.232         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/TI    1
in_clk(R)->in_clk(R)	40.072   */38.820        */0.294         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	40.234   38.820/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/D    1
in_clk(R)->in_clk(R)	40.212   38.820/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.101   */38.820        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.820        */0.260         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/TI    1
in_clk(R)->in_clk(R)	40.255   38.820/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/D    1
in_clk(R)->in_clk(R)	40.233   38.820/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/D    1
in_clk(R)->in_clk(R)	40.187   38.820/*        0.169/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.261   38.820/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/D    1
in_clk(R)->in_clk(R)	40.255   38.820/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/D    1
in_clk(R)->in_clk(R)	40.092   */38.821        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/TI    1
in_clk(R)->in_clk(R)	40.189   38.821/*        0.164/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.092   */38.821        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.821        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.821        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/TI    1
in_clk(R)->in_clk(R)	40.165   38.821/*        0.201/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/D    1
in_clk(R)->in_clk(R)	40.198   38.821/*        0.154/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.165   38.821/*        0.201/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/D    1
in_clk(R)->in_clk(R)	40.206   38.821/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.138   38.821/*        0.217/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.263   38.821/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/D    1
in_clk(R)->in_clk(R)	40.258   38.821/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/D    1
in_clk(R)->in_clk(R)	40.120   38.821/*        0.234/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.191   38.822/*        0.158/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.231   38.822/*        0.143/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/D    1
in_clk(R)->in_clk(R)	40.200   38.822/*        0.164/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	40.186   38.822/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/D    1
in_clk(R)->in_clk(R)	40.093   */38.822        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/TI    1
in_clk(R)->in_clk(R)	40.273   38.822/*        0.100/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.217   38.822/*        0.125/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/D    1
in_clk(R)->in_clk(R)	40.105   */38.822        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/TI    1
in_clk(R)->in_clk(R)	40.134   38.823/*        0.233/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.019   */38.823        */0.343         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.233   38.823/*        0.116/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.134   38.823/*        0.233/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/D    1
in_clk(R)->in_clk(R)	40.223   38.823/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/D    1
in_clk(R)->in_clk(R)	40.170   38.823/*        0.198/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.120   38.823/*        0.252/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.135   38.823/*        0.232/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.181   38.823/*        0.176/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	40.288   38.823/*        0.086/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.199   38.823/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/D    1
in_clk(R)->in_clk(R)	40.134   38.823/*        0.233/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/D    1
in_clk(R)->in_clk(R)	40.167   38.823/*        0.200/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.171   38.824/*        0.166/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.196   38.824/*        0.155/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/TI    1
in_clk(R)->in_clk(R)	40.260   38.824/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/D    1
in_clk(R)->in_clk(R)	40.207   38.824/*        0.152/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.099   */38.824        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	40.099   */38.824        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	40.264   38.824/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.245   38.824/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/D    1
in_clk(R)->in_clk(R)	40.104   */38.824        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.824        */0.284         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/TI    1
in_clk(R)->in_clk(R)	40.018   */38.824        */0.339         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.136   38.825/*        0.233/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/D    1
in_clk(R)->in_clk(R)	40.250   38.825/*        0.112/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.167   38.825/*        0.200/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.166   38.825/*        0.199/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	40.188   38.825/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/TI    1
in_clk(R)->in_clk(R)	40.214   38.825/*        0.155/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.076   */38.825        */0.283         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.825        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.825        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	40.055   */38.825        */0.304         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.167   38.825/*        0.200/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/D    1
in_clk(R)->in_clk(R)	40.248   38.825/*        0.108/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.078   */38.825        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.233   38.825/*        0.134/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.137   38.826/*        0.233/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.138   38.826/*        0.223/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.826        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.826        */0.258         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.141   38.826/*        0.221/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.108   */38.826        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.098   */38.826        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/TI    1
in_clk(R)->in_clk(R)	40.218   38.826/*        0.139/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/D    1
in_clk(R)->in_clk(R)	40.102   */38.826        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.058   */38.827        */0.304         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.827        */0.261         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.098   */38.827        */0.264         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.827        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.092   */38.827        */0.277         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.275   38.827/*        0.096/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.110   38.827/*        0.256/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.012   */38.827        */0.292         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.165   */38.827        */0.221         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.144   38.827/*        0.214/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.247   38.827/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/D    1
in_clk(R)->in_clk(R)	40.187   38.828/*        0.177/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	40.239   38.828/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/D    1
in_clk(R)->in_clk(R)	40.088   */38.828        */0.262         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.260   38.828/*        0.109/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.232   38.828/*        0.124/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/D    1
in_clk(R)->in_clk(R)	40.146   38.828/*        0.219/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.048   */38.828        */0.319         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.829        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/TI    1
in_clk(R)->in_clk(R)	40.204   38.829/*        0.152/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/D    1
in_clk(R)->in_clk(R)	40.171   38.829/*        0.193/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.050   38.829/*        0.295/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.108   */38.829        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.829        */0.277         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/TI    1
in_clk(R)->in_clk(R)	40.063   */38.829        */0.301         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TI    1
in_clk(R)->in_clk(R)	40.063   */38.829        */0.301         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TI    1
in_clk(R)->in_clk(R)	40.185   38.829/*        0.171/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.829        */0.269         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/TI    1
in_clk(R)->in_clk(R)	40.063   */38.829        */0.301         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TI    1
in_clk(R)->in_clk(R)	40.137   38.830/*        0.240/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.147   38.830/*        0.219/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/TI    1
in_clk(R)->in_clk(R)	40.249   38.830/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/D    1
in_clk(R)->in_clk(R)	40.104   */38.830        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/TI    1
in_clk(R)->in_clk(R)	40.147   38.830/*        0.219/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	40.031   */38.830        */0.328         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/TI    1
in_clk(R)->in_clk(R)	40.104   */38.830        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/TI    1
in_clk(R)->in_clk(R)	40.121   */38.830        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	40.149   38.831/*        0.193/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.177   38.831/*        0.182/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.085   38.831/*        0.264/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/TI    1
in_clk(R)->in_clk(R)	40.102   */38.831        */0.257         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.244   38.832/*        0.128/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/D    1
in_clk(R)->in_clk(R)	40.108   */38.832        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/TI    1
in_clk(R)->in_clk(R)	40.142   38.832/*        0.210/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.150   38.832/*        0.204/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.196   38.832/*        0.165/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	40.073   */38.832        */0.284         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.046   */38.832        */0.323         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	40.299   38.833/*        0.078/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.215   38.833/*        0.157/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	40.076   */38.833        */0.287         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	40.082   38.833/*        0.285/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	40.281   38.833/*        0.093/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.084   */38.833        */0.284         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	40.267   38.834/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/D    1
in_clk(R)->in_clk(R)	40.259   38.834/*        0.088/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/D    1
in_clk(R)->in_clk(R)	40.059   */38.834        */0.293         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/TI    1
in_clk(R)->in_clk(R)	40.016   */38.834        */0.338         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.260   38.834/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/D    1
in_clk(R)->in_clk(R)	40.224   38.834/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/D    1
in_clk(R)->in_clk(R)	40.223   38.834/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/D    1
in_clk(R)->in_clk(R)	40.107   */38.834        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/TI    1
in_clk(R)->in_clk(R)	40.279   38.835/*        0.095/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.202   38.835/*        0.152/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.835        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.233   38.835/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/D    1
in_clk(R)->in_clk(R)	40.235   38.835/*        0.179/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.835        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/TI    1
in_clk(R)->in_clk(R)	40.199   38.835/*        0.157/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.836        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/TI    1
in_clk(R)->in_clk(R)	40.183   38.836/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.223   38.836/*        0.128/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/D    1
in_clk(R)->in_clk(R)	40.068   */38.836        */0.294         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.096   38.836/*        0.260/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.836        */0.251         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/TI    1
in_clk(R)->in_clk(R)	40.282   38.836/*        0.068/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.187   38.836/*        0.173/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/D    1
in_clk(R)->in_clk(R)	40.085   */38.836        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.836        */0.251         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/TI    1
in_clk(R)->in_clk(R)	40.111   */38.836        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/TI    1
in_clk(R)->in_clk(R)	40.111   */38.836        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/TI    1
in_clk(R)->in_clk(R)	40.182   38.836/*        0.185/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.120   */38.836        */0.253         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	40.259   38.836/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/D    1
in_clk(R)->in_clk(R)	40.187   38.836/*        0.192/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.121   */38.837        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/TI    1
in_clk(R)->in_clk(R)	40.172   38.837/*        0.192/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.019   */38.837        */0.282         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.211   38.837/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/D    1
in_clk(R)->in_clk(R)	40.177   38.837/*        0.188/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	40.116   */38.837        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/TI    1
in_clk(R)->in_clk(R)	40.234   38.837/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/D    1
in_clk(R)->in_clk(R)	40.094   */38.837        */0.265         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.095   */38.837        */0.263         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/TI    1
in_clk(R)->in_clk(R)	40.132   38.837/*        0.223/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.269   38.837/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/D    1
in_clk(R)->in_clk(R)	40.081   */38.837        */0.286         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/TI    1
in_clk(R)->in_clk(R)	40.275   38.838/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	40.101   */38.838        */0.260         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/TI    1
in_clk(R)->in_clk(R)	40.275   38.838/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/D    1
in_clk(R)->in_clk(R)	40.140   38.838/*        0.221/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.838        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.255   38.838/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/D    1
in_clk(R)->in_clk(R)	40.286   38.838/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/D    1
in_clk(R)->in_clk(R)	40.243   38.838/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.016   */38.839        */0.335         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.037   */38.839        */0.328         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.249   38.839/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/D    1
in_clk(R)->in_clk(R)	40.267   38.839/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/D    1
in_clk(R)->in_clk(R)	40.248   38.839/*        0.113/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.097   */38.839        */0.263         top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.220   38.840/*        0.134/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.186   38.840/*        0.170/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.236   38.840/*        0.125/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/D    1
in_clk(R)->in_clk(R)	40.074   */38.840        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.235   38.840/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/D    1
in_clk(R)->in_clk(R)	40.141   38.840/*        0.212/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.063   */38.840        */0.287         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.250   38.841/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	40.116   */38.841        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	40.260   38.841/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/D    1
in_clk(R)->in_clk(R)	40.070   */38.841        */0.276         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/TI    1
in_clk(R)->in_clk(R)	40.264   38.841/*        0.102/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/D    1
in_clk(R)->in_clk(R)	40.250   38.841/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/D    1
in_clk(R)->in_clk(R)	40.084   */38.842        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.062   */38.842        */0.292         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.239   38.842/*        0.135/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.067   */38.842        */0.290         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/TI    1
in_clk(R)->in_clk(R)	40.188   38.842/*        0.168/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.842        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/TI    1
in_clk(R)->in_clk(R)	40.177   38.842/*        0.179/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.842        */0.272         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.170   38.842/*        0.183/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	40.199   38.842/*        0.165/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	40.027   */38.843        */0.328         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.244   38.843/*        0.131/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.245   38.843/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/D    1
in_clk(R)->in_clk(R)	40.238   38.843/*        0.115/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/D    1
in_clk(R)->in_clk(R)	40.205   38.843/*        0.162/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.245   38.843/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.078   */38.844        */0.282         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/TI    1
in_clk(R)->in_clk(R)	40.141   38.844/*        0.217/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.251   38.844/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	40.247   38.844/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.276   38.844/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.106   */38.844        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	40.107   */38.844        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	40.107   */38.844        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	40.107   */38.844        */0.251         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	40.185   38.845/*        0.173/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/TI    1
in_clk(R)->in_clk(R)	40.107   */38.845        */0.251         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.035   */38.845        */0.332         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.271   38.845/*        0.097/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.076   */38.845        */0.281         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.191   38.845/*        0.166/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.846        */0.255         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.257   38.846/*        0.104/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	40.231   38.847/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/D    1
in_clk(R)->in_clk(R)	40.173   38.847/*        0.182/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	40.264   38.847/*        0.109/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.286   38.847/*        0.091/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.273   38.847/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/D    1
in_clk(R)->in_clk(R)	40.157   38.847/*        0.198/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.195   38.848/*        0.172/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	40.119   */38.848        */0.247         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.848        */0.253         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.129   */38.848        */0.239         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/TI    1
in_clk(R)->in_clk(R)	40.058   */38.848        */0.251         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.062   */38.848        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/TI    1
in_clk(R)->in_clk(R)	40.062   */38.848        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/TI    1
in_clk(R)->in_clk(R)	40.270   38.848/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.203   38.848/*        0.161/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/TI    1
in_clk(R)->in_clk(R)	40.251   38.848/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/D    1
in_clk(R)->in_clk(R)	40.077   */38.849        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.072   */38.849        */0.297         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.236   38.849/*        0.122/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.236   38.849/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/D    1
in_clk(R)->in_clk(R)	40.283   38.849/*        0.090/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.088   */38.849        */0.274         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/TI    1
in_clk(R)->in_clk(R)	40.261   38.849/*        0.106/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.231   38.850/*        0.135/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/D    1
in_clk(R)->in_clk(R)	40.063   */38.850        */0.293         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	40.131   38.850/*        0.238/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	40.253   38.850/*        0.106/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.112   */38.850        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.112   */38.850        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/TI    1
in_clk(R)->in_clk(R)	40.112   */38.850        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	40.112   */38.850        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/TI    1
in_clk(R)->in_clk(R)	40.201   38.850/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/D    1
in_clk(R)->in_clk(R)	40.257   38.850/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/D    1
in_clk(R)->in_clk(R)	40.163   38.850/*        0.186/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.112   */38.850        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/TI    1
in_clk(R)->in_clk(R)	40.112   */38.851        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/TI    1
in_clk(R)->in_clk(R)	40.202   38.851/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/D    1
in_clk(R)->in_clk(R)	40.168   38.851/*        0.194/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/TI    1
in_clk(R)->in_clk(R)	40.202   38.851/*        0.165/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.200   38.851/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/D    1
in_clk(R)->in_clk(R)	40.167   38.852/*        0.184/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.206   38.852/*        0.127/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	40.037   */38.852        */0.321         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.048   */38.852        */0.312         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.188   38.852/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/D    1
in_clk(R)->in_clk(R)	40.187   38.852/*        0.166/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/D    1
in_clk(R)->in_clk(R)	40.282   38.853/*        0.092/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.226   38.853/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/D    1
in_clk(R)->in_clk(R)	40.195   38.853/*        0.155/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.160   38.853/*        0.203/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.205   38.853/*        0.164/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.298   38.853/*        0.079/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.280   38.853/*        0.094/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.157   38.853/*        0.197/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	40.253   38.853/*        0.106/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.287   38.854/*        0.077/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.093   */38.854        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/TI    1
in_clk(R)->in_clk(R)	40.235   38.854/*        0.119/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.267   38.854/*        0.094/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.150   38.854/*        0.209/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/TI    1
in_clk(R)->in_clk(R)	40.115   */38.854        */0.244         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/TI    1
in_clk(R)->in_clk(R)	40.184   38.854/*        0.170/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.240   38.855/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/D    1
in_clk(R)->in_clk(R)	40.022   */38.855        */0.339         top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.206   38.855/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.243   38.855/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/D    1
in_clk(R)->in_clk(R)	40.111   */38.855        */0.244         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.181   38.855/*        0.173/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.088   */38.855        */0.265         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.206   38.855/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.158   */38.855        */0.221         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/TI    1
in_clk(R)->in_clk(R)	40.082   */38.855        */0.285         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/TI    1
in_clk(R)->in_clk(R)	40.047   */38.855        */0.321         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	40.260   38.856/*        0.113/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/D    1
in_clk(R)->in_clk(R)	40.032   */38.856        */0.333         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	40.088   */38.856        */0.269         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.178   38.856/*        0.168/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.221   38.856/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/D    1
in_clk(R)->in_clk(R)	40.232   38.857/*        0.122/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.234   38.857/*        0.136/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.063   */38.857        */0.299         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.245   38.857/*        0.120/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.216   38.857/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/D    1
in_clk(R)->in_clk(R)	40.170   38.857/*        0.184/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.240   38.857/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/D    1
in_clk(R)->in_clk(R)	40.255   38.857/*        0.098/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/D    1
in_clk(R)->in_clk(R)	40.237   38.857/*        0.124/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.118   */38.858        */0.250         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/TI    1
in_clk(R)->in_clk(R)	40.064   */38.858        */0.284         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	40.159   38.858/*        0.197/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/D    1
in_clk(R)->in_clk(R)	40.120   */38.858        */0.254         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	40.211   38.858/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.121   38.858/*        0.240/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.261   38.858/*        0.108/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.117   38.859/*        0.235/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	40.262   38.859/*        0.106/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.080   */38.859        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/TI    1
in_clk(R)->in_clk(R)	40.169   38.859/*        0.188/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.076   */38.860        */0.273         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	40.154   38.860/*        0.212/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/TI    1
in_clk(R)->in_clk(R)	40.023   */38.860        */0.333         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.860        */0.291         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/TI    1
in_clk(R)->in_clk(R)	40.250   38.860/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/D    1
in_clk(R)->in_clk(R)	40.250   38.860/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/D    1
in_clk(R)->in_clk(R)	40.092   */38.860        */0.281         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/TI    1
in_clk(R)->in_clk(R)	40.221   38.860/*        0.129/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.257   38.860/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.250   38.860/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/D    1
in_clk(R)->in_clk(R)	40.267   38.860/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/D    1
in_clk(R)->in_clk(R)	40.062   */38.860        */0.280         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/TI    1
in_clk(R)->in_clk(R)	40.262   38.860/*        0.104/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.077   */38.860        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/TI    1
in_clk(R)->in_clk(R)	40.077   */38.860        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/TI    1
in_clk(R)->in_clk(R)	40.267   38.861/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/D    1
in_clk(R)->in_clk(R)	40.268   38.861/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/D    1
in_clk(R)->in_clk(R)	40.076   */38.861        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.861        */0.278         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.103   */38.861        */0.256         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.861        */0.268         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/TI    1
in_clk(R)->in_clk(R)	40.095   */38.861        */0.264         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.078   */38.862        */0.283         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/TI    1
in_clk(R)->in_clk(R)	40.242   38.862/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/D    1
in_clk(R)->in_clk(R)	40.052   */38.862        */0.303         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.862        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.190   38.863/*        0.163/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.863        */0.282         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/TI    1
in_clk(R)->in_clk(R)	40.137   38.863/*        0.213/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.219   38.863/*        0.153/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	40.143   38.863/*        0.215/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.094   */38.863        */0.268         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.863        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	40.255   38.863/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/D    1
in_clk(R)->in_clk(R)	40.079   */38.864        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/TI    1
in_clk(R)->in_clk(R)	40.247   38.864/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/D    1
in_clk(R)->in_clk(R)	40.178   38.864/*        0.178/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	40.062   */38.864        */0.292         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.273   38.864/*        0.105/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.099   */38.865        */0.269         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.199   38.866/*        0.161/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	40.264   38.866/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/D    1
in_clk(R)->in_clk(R)	40.129   */38.866        */0.239         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.866        */0.253         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/TI    1
in_clk(R)->in_clk(R)	40.171   38.866/*        0.172/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.139   38.866/*        0.225/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.866        */0.293         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	40.068   */38.866        */0.270         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.097   */38.867        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/TI    1
in_clk(R)->in_clk(R)	40.261   38.867/*        0.111/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.188   38.867/*        0.178/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	40.199   38.868/*        0.166/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.105   38.868/*        0.255/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.238   38.868/*        0.121/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.223   38.868/*        0.151/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.081   */38.868        */0.288         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.260   38.868/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/D    1
in_clk(R)->in_clk(R)	40.108   */38.868        */0.254         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.262   38.869/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/D    1
in_clk(R)->in_clk(R)	40.251   38.869/*        0.118/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.268   38.869/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/D    1
in_clk(R)->in_clk(R)	40.111   */38.869        */0.262         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	40.203   38.869/*        0.161/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.254   38.869/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/D    1
in_clk(R)->in_clk(R)	40.222   38.870/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/D    1
in_clk(R)->in_clk(R)	40.058   */38.870        */0.293         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.147   38.870/*        0.215/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.065   */38.870        */0.288         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/TI    1
in_clk(R)->in_clk(R)	40.148   38.870/*        0.215/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/TI    1
in_clk(R)->in_clk(R)	40.187   38.871/*        0.148/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.083   */38.871        */0.269         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/TI    1
in_clk(R)->in_clk(R)	40.094   */38.871        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.235   38.871/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/D    1
in_clk(R)->in_clk(R)	40.194   38.871/*        0.164/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.267   38.871/*        0.105/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.257   38.871/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/D    1
in_clk(R)->in_clk(R)	40.225   38.871/*        0.126/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.121   38.872/*        0.248/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	40.058   */38.872        */0.298         top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/TI    1
in_clk(R)->in_clk(R)	40.240   38.872/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.215   38.872/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/D    1
in_clk(R)->in_clk(R)	40.054   */38.872        */0.279         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.872        */0.277         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	40.266   38.873/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.176   38.873/*        0.192/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.065   */38.873        */0.296         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.207   38.874/*        0.149/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/D    1
in_clk(R)->in_clk(R)	40.057   */38.874        */0.276         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	40.233   38.874/*        0.132/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/D    1
in_clk(R)->in_clk(R)	40.202   38.874/*        0.148/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.175   38.874/*        0.183/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.258   38.875/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/D    1
in_clk(R)->in_clk(R)	40.062   */38.875        */0.289         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.875        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.875        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/TI    1
in_clk(R)->in_clk(R)	40.242   38.875/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/D    1
in_clk(R)->in_clk(R)	40.099   */38.875        */0.263         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.875        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.876        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/TI    1
in_clk(R)->in_clk(R)	40.236   38.876/*        0.130/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.274   38.876/*        0.090/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.088   */38.876        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.876        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.876        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.274   38.877/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/D    1
in_clk(R)->in_clk(R)	40.089   */38.877        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/TI    1
in_clk(R)->in_clk(R)	40.121   */38.877        */0.292         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.268   38.877/*        0.103/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/D    1
in_clk(R)->in_clk(R)	40.211   38.877/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/D    1
in_clk(R)->in_clk(R)	40.267   38.877/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/D    1
in_clk(R)->in_clk(R)	40.189   38.877/*        0.170/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/D    1
in_clk(R)->in_clk(R)	40.211   38.877/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/D    1
in_clk(R)->in_clk(R)	40.044   */38.877        */0.321         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.155   38.877/*        0.212/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/TI    1
in_clk(R)->in_clk(R)	40.211   38.877/*        0.148/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/D    1
in_clk(R)->in_clk(R)	40.220   38.878/*        0.133/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/D    1
in_clk(R)->in_clk(R)	40.238   38.879/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/D    1
in_clk(R)->in_clk(R)	40.157   38.879/*        0.210/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.185   38.880/*        0.171/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.088   */38.880        */0.278         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	40.260   38.880/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/D    1
in_clk(R)->in_clk(R)	40.226   38.880/*        0.140/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/D    1
in_clk(R)->in_clk(R)	40.087   */38.880        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/TI    1
in_clk(R)->in_clk(R)	40.256   38.880/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/D    1
in_clk(R)->in_clk(R)	40.243   38.880/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/D    1
in_clk(R)->in_clk(R)	40.268   38.880/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/D    1
in_clk(R)->in_clk(R)	40.222   38.880/*        0.134/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/D    1
in_clk(R)->in_clk(R)	40.156   38.880/*        0.194/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.039   */38.880        */0.309         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/TI    1
in_clk(R)->in_clk(R)	40.216   38.880/*        0.157/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.094   */38.881        */0.260         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	40.228   38.881/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/D    1
in_clk(R)->in_clk(R)	40.016   */38.881        */0.331         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/TI    1
in_clk(R)->in_clk(R)	40.247   38.881/*        0.119/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.214   38.881/*        0.144/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.238   38.881/*        0.110/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/D    1
in_clk(R)->in_clk(R)	40.243   38.882/*        0.103/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.076   */38.882        */0.288         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/TI    1
in_clk(R)->in_clk(R)	40.185   38.882/*        0.165/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.242   38.882/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/D    1
in_clk(R)->in_clk(R)	40.095   */38.882        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.258   38.882/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/D    1
in_clk(R)->in_clk(R)	40.080   */38.883        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.883        */0.280         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/TI    1
in_clk(R)->in_clk(R)	40.189   38.883/*        0.171/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/D    1
in_clk(R)->in_clk(R)	40.249   38.883/*        0.108/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/D    1
in_clk(R)->in_clk(R)	39.988   */38.883        */0.366         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/TI    1
in_clk(R)->in_clk(R)	39.988   */38.883        */0.366         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/TI    1
in_clk(R)->in_clk(R)	39.988   */38.883        */0.366         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/TI    1
in_clk(R)->in_clk(R)	40.205   38.883/*        0.160/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	39.987   */38.883        */0.366         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/TI    1
in_clk(R)->in_clk(R)	39.988   */38.883        */0.366         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.883        */0.257         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	39.987   */38.883        */0.366         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.884        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.884        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/TI    1
in_clk(R)->in_clk(R)	40.201   38.884/*        0.153/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/TI    1
in_clk(R)->in_clk(R)	40.111   */38.884        */0.245         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/TI    1
in_clk(R)->in_clk(R)	40.172   38.884/*        0.208/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.884        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.884        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.884        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/TI    1
in_clk(R)->in_clk(R)	40.219   38.884/*        0.145/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/D    1
in_clk(R)->in_clk(R)	40.193   38.884/*        0.172/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.080   */38.884        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.221   38.884/*        0.149/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.213   38.884/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.138   38.884/*        0.217/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.884        */0.261         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/TI    1
in_clk(R)->in_clk(R)	40.139   */38.884        */0.241         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/TI    1
in_clk(R)->in_clk(R)	40.233   38.884/*        0.122/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.084   */38.885        */0.266         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.029   */38.885        */0.345         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.113   */38.885        */0.255         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/TI    1
in_clk(R)->in_clk(R)	40.202   38.885/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/D    1
in_clk(R)->in_clk(R)	40.252   38.885/*        0.117/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.185   38.885/*        0.133/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.236   38.885/*        0.128/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.188   38.885/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.202   38.885/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/D    1
in_clk(R)->in_clk(R)	40.254   38.885/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.213   38.885/*        0.125/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.076   */38.885        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/TI    1
in_clk(R)->in_clk(R)	40.077   */38.885        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/TI    1
in_clk(R)->in_clk(R)	40.216   38.885/*        0.156/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	40.331   38.885/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	40.257   */38.886        */0.099         top_inst_peripherals_i/apb_uart_i/iBAUDOUTN_reg/D    1
in_clk(R)->in_clk(R)	40.077   */38.886        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/TI    1
in_clk(R)->in_clk(R)	40.087   */38.886        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.334   38.886/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	40.074   */38.886        */0.264         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.097   */38.886        */0.270         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.204   38.886/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.235   38.886/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/D    1
in_clk(R)->in_clk(R)	40.204   38.886/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.204   38.886/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/D    1
in_clk(R)->in_clk(R)	40.105   */38.886        */0.254         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	39.990   */38.886        */0.364         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/TI    1
in_clk(R)->in_clk(R)	40.334   38.887/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	40.331   38.887/*        0.036/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	40.187   38.887/*        0.192/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.335   38.887/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	40.080   */38.887        */0.274         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.335   38.887/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	40.248   38.887/*        0.112/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.241   38.887/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/D    1
in_clk(R)->in_clk(R)	40.206   38.887/*        0.149/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.335   38.888/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	40.335   38.888/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	40.090   */38.888        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.888        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.888        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/TI    1
in_clk(R)->in_clk(R)	40.240   38.888/*        0.117/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.161   38.888/*        0.195/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.090   */38.888        */0.272         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/TI    1
in_clk(R)->in_clk(R)	40.105   38.888/*        0.253/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.335   38.888/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	40.228   38.888/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.335   38.888/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	40.335   38.888/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	40.181   38.888/*        0.181/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.335   38.888/*        0.035/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	40.220   38.888/*        0.131/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.249   38.889/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/D    1
in_clk(R)->in_clk(R)	40.004   */38.889        */0.353         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.079   */38.889        */0.283         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.225   38.889/*        0.154/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.889        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.224   38.889/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/D    1
in_clk(R)->in_clk(R)	40.246   38.889/*        0.119/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.246   38.889/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/D    1
in_clk(R)->in_clk(R)	40.209   38.889/*        0.148/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.024   */38.889        */0.327         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/TI    1
in_clk(R)->in_clk(R)	40.066   */38.890        */0.289         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	40.060   */38.890        */0.307         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.103   */38.890        */0.256         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.267   38.890/*        0.100/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.237   38.890/*        0.120/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.080   */38.890        */0.274         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.229   38.890/*        0.132/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	40.082   */38.891        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/TI    1
in_clk(R)->in_clk(R)	40.272   38.891/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/D    1
in_clk(R)->in_clk(R)	40.087   */38.891        */0.262         top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.246   38.891/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/D    1
in_clk(R)->in_clk(R)	40.038   */38.891        */0.318         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.891        */0.286         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.891        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/TI    1
in_clk(R)->in_clk(R)	40.054   */38.892        */0.312         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/TI    1
in_clk(R)->in_clk(R)	40.103   */38.892        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/TI    1
in_clk(R)->in_clk(R)	40.070   */38.892        */0.294         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/TI    1
in_clk(R)->in_clk(R)	40.219   38.892/*        0.150/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.235   38.893/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/D    1
in_clk(R)->in_clk(R)	40.197   38.893/*        0.139/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.101   */38.893        */0.260         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/TI    1
in_clk(R)->in_clk(R)	40.209   38.893/*        0.149/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.893        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.893        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.893        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/TI    1
in_clk(R)->in_clk(R)	39.997   */38.893        */0.360         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.893        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/TI    1
in_clk(R)->in_clk(R)	40.225   38.893/*        0.140/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.270   38.893/*        0.090/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.210   38.893/*        0.150/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.894        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/TI    1
in_clk(R)->in_clk(R)	40.042   */38.894        */0.322         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.092   */38.894        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/TI    1
in_clk(R)->in_clk(R)	40.067   */38.894        */0.243         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.117   */38.894        */0.250         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/TI    1
in_clk(R)->in_clk(R)	40.239   38.894/*        0.122/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.207   38.894/*        0.173/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.230   38.894/*        0.136/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/D    1
in_clk(R)->in_clk(R)	40.342   38.895/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	40.242   38.895/*        0.114/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.103   */38.895        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/TI    1
in_clk(R)->in_clk(R)	40.233   38.895/*        0.130/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.343   38.895/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	40.106   */38.895        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/TI    1
in_clk(R)->in_clk(R)	40.076   */38.895        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/TI    1
in_clk(R)->in_clk(R)	40.061   */38.895        */0.278         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.343   38.895/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	40.343   38.895/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	40.214   38.895/*        0.154/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.343   38.895/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	40.174   38.895/*        0.182/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.343   38.895/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	40.343   38.895/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	40.081   */38.896        */0.273         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.343   38.896/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	40.246   38.896/*        0.159/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.108   */38.896        */0.250         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.103   */38.897        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/TI    1
in_clk(R)->in_clk(R)	40.032   */38.897        */0.323         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.035   */38.897        */0.320         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/TI    1
in_clk(R)->in_clk(R)	40.035   */38.897        */0.320         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/TI    1
in_clk(R)->in_clk(R)	40.103   */38.897        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/TI    1
in_clk(R)->in_clk(R)	40.136   38.897/*        0.217/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/TI    1
in_clk(R)->in_clk(R)	40.016   */38.897        */0.346         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.243   38.897/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/D    1
in_clk(R)->in_clk(R)	40.103   */38.897        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/TI    1
in_clk(R)->in_clk(R)	40.240   38.897/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/D    1
in_clk(R)->in_clk(R)	40.036   */38.897        */0.320         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	40.036   */38.898        */0.320         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/TI    1
in_clk(R)->in_clk(R)	40.036   */38.898        */0.320         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.066   */38.898        */0.308         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.145   38.898/*        0.230/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.053   */38.898        */0.257         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.210   38.898/*        0.151/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.898        */0.287         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.254   38.899/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/D    1
in_clk(R)->in_clk(R)	40.242   38.899/*        0.149/*         top_inst_peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg/D    1
in_clk(R)->in_clk(R)	40.208   38.899/*        0.141/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.240   38.899/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/D    1
in_clk(R)->in_clk(R)	40.047   */38.899        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/TI    1
in_clk(R)->in_clk(R)	40.251   38.899/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/D    1
in_clk(R)->in_clk(R)	40.119   */38.899        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/TI    1
in_clk(R)->in_clk(R)	40.205   38.899/*        0.157/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.899        */0.265         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.157   38.899/*        0.214/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.047   */38.899        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.899        */0.288         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/TI    1
in_clk(R)->in_clk(R)	40.205   38.899/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/D    1
in_clk(R)->in_clk(R)	40.084   */38.899        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/TI    1
in_clk(R)->in_clk(R)	40.232   38.900/*        0.121/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.217   38.900/*        0.139/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.081   */38.900        */0.289         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.264   38.900/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/D    1
in_clk(R)->in_clk(R)	40.098   */38.900        */0.260         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/TI    1
in_clk(R)->in_clk(R)	40.131   */38.901        */0.238         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.119   */38.901        */0.246         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/TI    1
in_clk(R)->in_clk(R)	40.096   */38.901        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/TI    1
in_clk(R)->in_clk(R)	40.020   */38.901        */0.284         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.252   38.901/*        0.102/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.161   38.901/*        0.194/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.096   */38.901        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.901        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.901        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/TI    1
in_clk(R)->in_clk(R)	40.096   */38.901        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.901        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.901        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.902        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/TI    1
in_clk(R)->in_clk(R)	40.087   */38.902        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.902        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/TI    1
in_clk(R)->in_clk(R)	40.090   */38.902        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.204   38.902/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/D    1
in_clk(R)->in_clk(R)	40.100   */38.902        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.902        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	40.100   */38.902        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.902        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.902        */0.279         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/TI    1
in_clk(R)->in_clk(R)	40.201   38.902/*        0.149/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.158   38.903/*        0.196/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TI    1
in_clk(R)->in_clk(R)	40.254   38.903/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/D    1
in_clk(R)->in_clk(R)	40.270   38.903/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.255   38.903/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/D    1
in_clk(R)->in_clk(R)	40.042   */38.903        */0.317         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.903        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.214   38.903/*        0.142/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.103   */38.903        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.903        */0.254         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	40.285   38.903/*        0.090/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[1]/D    1
in_clk(R)->in_clk(R)	40.118   38.904/*        0.261/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.904        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/TI    1
in_clk(R)->in_clk(R)	40.066   */38.904        */0.291         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.043   */38.904        */0.316         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/TI    1
in_clk(R)->in_clk(R)	40.053   */38.904        */0.308         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.077   */38.905        */0.287         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/TI    1
in_clk(R)->in_clk(R)	40.052   */38.905        */0.311         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.905        */0.269         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/TI    1
in_clk(R)->in_clk(R)	40.044   */38.905        */0.316         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.172   38.905/*        0.165/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.247   38.905/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.236   38.906/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/D    1
in_clk(R)->in_clk(R)	40.172   38.906/*        0.186/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	40.249   */38.906        */0.113         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/D    1
in_clk(R)->in_clk(R)	40.222   38.906/*        0.142/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/D    1
in_clk(R)->in_clk(R)	40.114   */38.906        */0.247         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	40.058   */38.906        */0.252         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.025   */38.906        */0.341         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.228   38.906/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/D    1
in_clk(R)->in_clk(R)	40.060   */38.907        */0.291         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.237   38.907/*        0.124/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.101   */38.908        */0.260         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.908        */0.291         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/TI    1
in_clk(R)->in_clk(R)	40.191   38.908/*        0.173/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/TI    1
in_clk(R)->in_clk(R)	40.048   */38.908        */0.305         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/TI    1
in_clk(R)->in_clk(R)	40.044   */38.908        */0.292         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.224   38.908/*        0.135/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.260   38.909/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/D    1
in_clk(R)->in_clk(R)	40.260   38.909/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/D    1
in_clk(R)->in_clk(R)	40.261   38.909/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/D    1
in_clk(R)->in_clk(R)	40.073   */38.909        */0.290         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	40.261   38.909/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/D    1
in_clk(R)->in_clk(R)	40.150   38.910/*        0.178/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.203   38.910/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/D    1
in_clk(R)->in_clk(R)	40.037   */38.910        */0.329         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/TI    1
in_clk(R)->in_clk(R)	40.260   38.910/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/D    1
in_clk(R)->in_clk(R)	40.130   38.910/*        0.241/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.910        */0.287         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/TI    1
in_clk(R)->in_clk(R)	40.058   */38.910        */0.315         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.067   */38.911        */0.289         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/TI    1
in_clk(R)->in_clk(R)	40.168   38.911/*        0.191/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.056   */38.911        */0.294         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/TI    1
in_clk(R)->in_clk(R)	40.013   */38.911        */0.349         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.154   38.911/*        0.204/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.154   38.911/*        0.204/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.069   */38.911        */0.284         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.912        */0.259         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TI    1
in_clk(R)->in_clk(R)	40.246   */38.912        */0.113         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/D    1
in_clk(R)->in_clk(R)	39.993   */38.912        */0.305         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	40.048   */38.912        */0.313         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/TI    1
in_clk(R)->in_clk(R)	40.255   38.912/*        0.118/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[2]/D    1
in_clk(R)->in_clk(R)	40.048   */38.912        */0.313         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/TI    1
in_clk(R)->in_clk(R)	40.238   38.912/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/D    1
in_clk(R)->in_clk(R)	40.090   */38.912        */0.279         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.113   */38.912        */0.245         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.181   38.913/*        0.174/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.272   38.913/*        0.105/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.110   */38.913        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.913        */0.287         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.252   38.913/*        0.120/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.217   38.914/*        0.146/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.187   38.914/*        0.176/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/D    1
in_clk(R)->in_clk(R)	40.093   */38.914        */0.265         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.072   */38.915        */0.284         top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/TI    1
in_clk(R)->in_clk(R)	40.204   38.915/*        0.155/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.177   38.915/*        0.187/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.254   38.915/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/D    1
in_clk(R)->in_clk(R)	40.101   */38.916        */0.257         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.069   */38.916        */0.273         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.274   38.917/*        0.087/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.089   */38.917        */0.273         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.267   38.917/*        0.090/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	40.106   */38.917        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.917        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/TI    1
in_clk(R)->in_clk(R)	40.204   38.917/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.108   */38.918        */0.250         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	40.203   38.918/*        0.169/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/D    1
in_clk(R)->in_clk(R)	40.284   38.918/*        0.084/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.068   */38.918        */0.292         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/TI    1
in_clk(R)->in_clk(R)	40.239   38.918/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/D    1
in_clk(R)->in_clk(R)	40.069   */38.918        */0.285         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/TI    1
in_clk(R)->in_clk(R)	40.118   */38.918        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/TI    1
in_clk(R)->in_clk(R)	40.024   */38.918        */0.337         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.918        */0.276         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.121   */38.918        */0.244         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	40.121   */38.918        */0.244         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	40.153   38.918/*        0.200/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/D    1
in_clk(R)->in_clk(R)	40.118   */38.919        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/TI    1
in_clk(R)->in_clk(R)	40.270   38.919/*        0.093/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.118   */38.919        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/TI    1
in_clk(R)->in_clk(R)	40.052   */38.919        */0.312         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/TI    1
in_clk(R)->in_clk(R)	40.105   */38.919        */0.258         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.235   38.919/*        0.120/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.033   */38.920        */0.323         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.107   */38.920        */0.253         top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.113   38.921/*        0.231/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.155   38.921/*        0.193/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/D    1
in_clk(R)->in_clk(R)	40.182   38.921/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.235   38.921/*        0.124/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.155   38.921/*        0.193/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/D    1
in_clk(R)->in_clk(R)	40.283   38.921/*        0.087/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.155   38.921/*        0.193/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/D    1
in_clk(R)->in_clk(R)	40.075   */38.921        */0.282         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.245   38.922/*        0.120/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/D    1
in_clk(R)->in_clk(R)	40.219   38.922/*        0.135/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.069   */38.922        */0.304         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/TI    1
in_clk(R)->in_clk(R)	40.124   */38.922        */0.244         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/TI    1
in_clk(R)->in_clk(R)	40.132   38.922/*        0.215/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/TI    1
in_clk(R)->in_clk(R)	40.084   */38.922        */0.272         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.254   38.922/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/D    1
in_clk(R)->in_clk(R)	40.094   */38.923        */0.269         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/TI    1
in_clk(R)->in_clk(R)	40.241   38.923/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/D    1
in_clk(R)->in_clk(R)	40.092   */38.923        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.124   38.923/*        0.240/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	40.117   */38.923        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/TI    1
in_clk(R)->in_clk(R)	40.225   38.923/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/D    1
in_clk(R)->in_clk(R)	40.117   */38.923        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/TI    1
in_clk(R)->in_clk(R)	40.241   38.923/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/D    1
in_clk(R)->in_clk(R)	40.241   38.923/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/D    1
in_clk(R)->in_clk(R)	40.270   38.923/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.117   */38.923        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/TI    1
in_clk(R)->in_clk(R)	40.168   38.923/*        0.190/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	40.072   */38.923        */0.283         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/TI    1
in_clk(R)->in_clk(R)	40.117   */38.923        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/TI    1
in_clk(R)->in_clk(R)	40.169   38.923/*        0.187/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	40.011   */38.923        */0.346         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.117   */38.924        */0.244         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.242   38.924/*        0.122/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.260   38.924/*        0.104/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.250   38.924/*        0.111/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.097   */38.924        */0.272         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/TI    1
in_clk(R)->in_clk(R)	40.206   38.924/*        0.169/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.202   38.925/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.202   38.925/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/D    1
in_clk(R)->in_clk(R)	40.202   38.925/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/D    1
in_clk(R)->in_clk(R)	40.264   38.925/*        0.115/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.159   38.925/*        0.196/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/D    1
in_clk(R)->in_clk(R)	40.241   38.925/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/D    1
in_clk(R)->in_clk(R)	40.301   */38.926        */0.058         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg/D    1
in_clk(R)->in_clk(R)	40.169   38.926/*        0.189/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	40.140   38.926/*        0.188/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.251   38.926/*        0.106/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	40.159   38.926/*        0.196/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/D    1
in_clk(R)->in_clk(R)	40.137   38.926/*        0.219/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.120   */38.926        */0.249         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	40.227   38.926/*        0.132/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.239   38.926/*        0.128/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/D    1
in_clk(R)->in_clk(R)	40.159   38.926/*        0.196/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/D    1
in_clk(R)->in_clk(R)	40.159   38.926/*        0.196/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/D    1
in_clk(R)->in_clk(R)	40.196   38.926/*        0.158/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	40.267   38.926/*        0.106/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.087   */38.926        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.177   38.927/*        0.196/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.281   38.927/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/D    1
in_clk(R)->in_clk(R)	40.243   38.927/*        0.121/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.188   38.927/*        0.176/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.242   38.927/*        0.122/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.233   38.927/*        0.125/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/D    1
in_clk(R)->in_clk(R)	40.059   */38.928        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.277   38.928/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/D    1
in_clk(R)->in_clk(R)	40.197   38.928/*        0.144/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.085   38.928/*        0.275/*         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.087   */38.928        */0.279         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.929        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.104   */38.929        */0.254         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.113   */38.929        */0.248         top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/TI    1
in_clk(R)->in_clk(R)	40.075   */38.929        */0.294         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/TI    1
in_clk(R)->in_clk(R)	40.166   38.929/*        0.203/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.041   */38.930        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.244   38.930/*        0.117/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.247   38.930/*        0.100/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/D    1
in_clk(R)->in_clk(R)	40.148   38.930/*        0.203/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.931        */0.273         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	40.246   38.931/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/D    1
in_clk(R)->in_clk(R)	40.246   38.931/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/D    1
in_clk(R)->in_clk(R)	40.229   38.931/*        0.135/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/TI    1
in_clk(R)->in_clk(R)	40.266   38.931/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.118   */38.931        */0.261         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	40.248   38.931/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/D    1
in_clk(R)->in_clk(R)	40.223   38.931/*        0.131/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.248   38.931/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/D    1
in_clk(R)->in_clk(R)	40.245   38.932/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/D    1
in_clk(R)->in_clk(R)	40.203   38.932/*        0.148/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.094   */38.932        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.088   */38.932        */0.268         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/TI    1
in_clk(R)->in_clk(R)	40.241   38.932/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/D    1
in_clk(R)->in_clk(R)	40.078   */38.932        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.280   38.932/*        0.089/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.231   38.932/*        0.148/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.249   38.932/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	40.067   */38.932        */0.288         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	40.251   38.932/*        0.118/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/D    1
in_clk(R)->in_clk(R)	40.071   */38.933        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/TI    1
in_clk(R)->in_clk(R)	40.213   38.933/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/D    1
in_clk(R)->in_clk(R)	40.240   38.933/*        0.125/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/D    1
in_clk(R)->in_clk(R)	40.214   38.933/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/D    1
in_clk(R)->in_clk(R)	40.074   */38.933        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.247   38.933/*        0.117/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.214   38.934/*        0.142/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/D    1
in_clk(R)->in_clk(R)	40.071   */38.934        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.255   38.934/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/D    1
in_clk(R)->in_clk(R)	40.271   38.934/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/D    1
in_clk(R)->in_clk(R)	40.212   38.934/*        0.155/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.229   38.934/*        0.132/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/D    1
in_clk(R)->in_clk(R)	40.212   38.934/*        0.155/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/D    1
in_clk(R)->in_clk(R)	40.069   */38.934        */0.279         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.239   38.934/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/D    1
in_clk(R)->in_clk(R)	40.062   */38.934        */0.300         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/TI    1
in_clk(R)->in_clk(R)	40.142   38.934/*        0.205/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.152   38.935/*        0.189/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.123   */38.935        */0.245         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.192   38.935/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/D    1
in_clk(R)->in_clk(R)	40.224   38.936/*        0.126/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.207   38.936/*        0.154/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/D    1
in_clk(R)->in_clk(R)	40.203   38.936/*        0.135/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.203   38.937/*        0.136/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/D    1
in_clk(R)->in_clk(R)	40.046   */38.937        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.218   38.937/*        0.141/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/D    1
in_clk(R)->in_clk(R)	40.229   38.937/*        0.132/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/D    1
in_clk(R)->in_clk(R)	40.272   38.938/*        0.089/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	40.038   */38.938        */0.329         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.229   38.938/*        0.138/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.070   */38.938        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.938        */0.254         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/TI    1
in_clk(R)->in_clk(R)	40.236   38.938/*        0.108/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.260   38.938/*        0.098/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.248   38.939/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/D    1
in_clk(R)->in_clk(R)	40.110   */38.939        */0.249         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/TI    1
in_clk(R)->in_clk(R)	40.248   38.939/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/D    1
in_clk(R)->in_clk(R)	40.189   38.939/*        0.169/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/TI    1
in_clk(R)->in_clk(R)	40.222   38.939/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/D    1
in_clk(R)->in_clk(R)	40.106   */38.939        */0.261         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/TI    1
in_clk(R)->in_clk(R)	40.088   */38.940        */0.262         top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.234   38.940/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.222   38.940/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/D    1
in_clk(R)->in_clk(R)	40.222   38.940/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/D    1
in_clk(R)->in_clk(R)	40.222   38.940/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/D    1
in_clk(R)->in_clk(R)	40.080   */38.940        */0.270         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.251   38.940/*        0.106/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/D    1
in_clk(R)->in_clk(R)	40.078   */38.940        */0.273         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.940        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.150   38.940/*        0.205/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.048   */38.941        */0.310         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.941        */0.286         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	40.258   38.942/*        0.109/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.259   38.942/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.208   38.942/*        0.145/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.289   38.942/*        0.073/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.097   */38.943        */0.263         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/TI    1
in_clk(R)->in_clk(R)	40.283   38.943/*        0.088/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.042   */38.943        */0.319         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	40.251   38.943/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/D    1
in_clk(R)->in_clk(R)	40.251   38.943/*        0.107/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/D    1
in_clk(R)->in_clk(R)	40.175   38.943/*        0.178/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.055   */38.944        */0.294         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.181   38.944/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.089   */38.944        */0.260         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.260   38.944/*        0.111/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/D    1
in_clk(R)->in_clk(R)	40.087   */38.944        */0.268         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.066   */38.945        */0.289         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/TI    1
in_clk(R)->in_clk(R)	40.272   38.945/*        0.091/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.253   38.945/*        0.100/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/D    1
in_clk(R)->in_clk(R)	40.219   38.945/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/D    1
in_clk(R)->in_clk(R)	40.092   */38.945        */0.260         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.945        */0.274         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/TI    1
in_clk(R)->in_clk(R)	40.264   38.946/*        0.087/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.244   38.946/*        0.123/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.252   38.946/*        0.115/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/D    1
in_clk(R)->in_clk(R)	40.252   38.946/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.179   38.947/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.155   38.947/*        0.203/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.235   38.947/*        0.145/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.227   38.948/*        0.127/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/D    1
in_clk(R)->in_clk(R)	40.233   38.948/*        0.109/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.093   */38.948        */0.274         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/TI    1
in_clk(R)->in_clk(R)	40.027   */38.948        */0.310         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.948        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	39.974   */38.948        */0.324         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.264   38.948/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/D    1
in_clk(R)->in_clk(R)	40.231   */38.949        */0.124         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/D    1
in_clk(R)->in_clk(R)	40.231   */38.949        */0.124         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/D    1
in_clk(R)->in_clk(R)	40.207   38.949/*        0.150/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	40.219   38.949/*        0.154/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.088   */38.949        */0.260         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	40.116   */38.950        */0.248         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/TI    1
in_clk(R)->in_clk(R)	40.196   38.950/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.299   38.950/*        0.077/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.253   38.950/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/D    1
in_clk(R)->in_clk(R)	40.253   38.950/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/D    1
in_clk(R)->in_clk(R)	40.010   */38.950        */0.337         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.120   38.951/*        0.248/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.064   */38.951        */0.305         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.261   38.951/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/D    1
in_clk(R)->in_clk(R)	40.081   */38.951        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.951        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/TI    1
in_clk(R)->in_clk(R)	40.034   */38.952        */0.315         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.952        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/TI    1
in_clk(R)->in_clk(R)	40.092   */38.952        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.203   38.952/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/D    1
in_clk(R)->in_clk(R)	40.258   38.952/*        0.099/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.229   38.952/*        0.134/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/D    1
in_clk(R)->in_clk(R)	40.088   */38.952        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.953        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/TI    1
in_clk(R)->in_clk(R)	40.204   38.953/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.272   38.953/*        0.083/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.259   38.953/*        0.107/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/D    1
in_clk(R)->in_clk(R)	40.074   */38.953        */0.292         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/TI    1
in_clk(R)->in_clk(R)	40.080   */38.953        */0.276         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.231   38.953/*        0.125/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.072   */38.953        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/TI    1
in_clk(R)->in_clk(R)	40.121   38.953/*        0.242/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.077   */38.954        */0.279         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	40.236   38.954/*        0.132/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/D    1
in_clk(R)->in_clk(R)	40.238   38.954/*        0.129/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	40.236   38.954/*        0.129/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/D    1
in_clk(R)->in_clk(R)	40.266   38.954/*        0.104/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.268   38.955/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/D    1
in_clk(R)->in_clk(R)	40.186   38.955/*        0.152/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/D    1
in_clk(R)->in_clk(R)	40.084   */38.955        */0.277         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	40.078   */38.955        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/TI    1
in_clk(R)->in_clk(R)	40.269   38.955/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/D    1
in_clk(R)->in_clk(R)	40.079   */38.955        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/TI    1
in_clk(R)->in_clk(R)	40.079   */38.956        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/TI    1
in_clk(R)->in_clk(R)	40.079   */38.956        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/TI    1
in_clk(R)->in_clk(R)	40.077   */38.956        */0.270         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/TI    1
in_clk(R)->in_clk(R)	40.079   */38.956        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/TI    1
in_clk(R)->in_clk(R)	40.189   38.956/*        0.178/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/D    1
in_clk(R)->in_clk(R)	40.194   38.957/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.098   */38.957        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	40.267   38.957/*        0.044/*         top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_ff2_reg/D    1
in_clk(R)->in_clk(R)	40.277   38.957/*        0.093/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.072   */38.957        */0.286         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/TI    1
in_clk(R)->in_clk(R)	40.106   */38.957        */0.268         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.224   38.958/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/D    1
in_clk(R)->in_clk(R)	40.082   */38.958        */0.273         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.105   */38.958        */0.274         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.260   38.958/*        0.113/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.249   38.958/*        0.108/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.042   */38.958        */0.276         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.244   38.958/*        0.120/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.079   */38.959        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/TI    1
in_clk(R)->in_clk(R)	40.079   */38.959        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/TI    1
in_clk(R)->in_clk(R)	40.190   38.959/*        0.152/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.101   */38.959        */0.255         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.959        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/TI    1
in_clk(R)->in_clk(R)	40.082   */38.959        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/TI    1
in_clk(R)->in_clk(R)	40.240   38.959/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/D    1
in_clk(R)->in_clk(R)	40.076   */38.959        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/TI    1
in_clk(R)->in_clk(R)	40.253   38.959/*        0.109/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.094   */38.959        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.150   38.959/*        0.213/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.083   38.960/*        0.280/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.078   */38.960        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/TI    1
in_clk(R)->in_clk(R)	40.076   */38.960        */0.284         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/TI    1
in_clk(R)->in_clk(R)	40.184   38.961/*        0.170/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.082   */38.961        */0.267         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/TI    1
in_clk(R)->in_clk(R)	40.202   38.961/*        0.139/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/D    1
in_clk(R)->in_clk(R)	40.212   38.961/*        0.155/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/D    1
in_clk(R)->in_clk(R)	40.212   38.961/*        0.155/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/D    1
in_clk(R)->in_clk(R)	40.212   38.962/*        0.155/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.209   38.962/*        0.139/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.214   38.962/*        0.161/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	40.243   38.962/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/D    1
in_clk(R)->in_clk(R)	40.139   38.962/*        0.227/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	40.140   38.962/*        0.227/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.140   38.962/*        0.227/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	40.043   */38.962        */0.307         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.284   38.963/*        0.095/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.123   */38.963        */0.246         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.963        */0.293         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	40.048   */38.963        */0.318         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	40.144   */38.963        */0.229         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/TI    1
in_clk(R)->in_clk(R)	40.140   38.963/*        0.226/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.045   */38.963        */0.305         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.329   38.964/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	40.329   38.964/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	40.081   */38.964        */0.287         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.073   */38.965        */0.294         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.233   38.965/*        0.108/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.068   */38.965        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	40.102   */38.965        */0.254         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.965        */0.287         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.274   38.965/*        0.075/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.329   38.965/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	40.267   38.965/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/D    1
in_clk(R)->in_clk(R)	40.329   38.965/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	40.081   */38.965        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.965        */0.276         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/TI    1
in_clk(R)->in_clk(R)	40.086   */38.966        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/TI    1
in_clk(R)->in_clk(R)	40.242   38.966/*        0.120/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.267   38.966/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/D    1
in_clk(R)->in_clk(R)	40.329   38.966/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	40.115   */38.966        */0.245         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.246   38.966/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/D    1
in_clk(R)->in_clk(R)	40.329   38.966/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	40.329   38.966/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	40.273   38.966/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/D    1
in_clk(R)->in_clk(R)	40.329   38.966/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	40.091   */38.966        */0.270         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/TI    1
in_clk(R)->in_clk(R)	40.329   38.966/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	40.120   38.966/*        0.235/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.329   38.966/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	40.087   */38.966        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.329   38.966/*        0.038/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	40.198   38.967/*        0.143/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.247   38.967/*        0.106/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.151   */38.967        */0.217         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.262   38.967/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/D    1
in_clk(R)->in_clk(R)	40.092   */38.967        */0.262         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.968        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.968        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/TI    1
in_clk(R)->in_clk(R)	40.276   38.969/*        0.099/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[3]/D    1
in_clk(R)->in_clk(R)	40.270   38.969/*        0.088/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.272   38.969/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/D    1
in_clk(R)->in_clk(R)	40.221   38.969/*        0.134/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.169   38.969/*        0.187/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.272   38.969/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/D    1
in_clk(R)->in_clk(R)	40.109   */38.969        */0.246         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.254   38.969/*        0.117/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	40.029   */38.969        */0.313         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.286   38.969/*        0.086/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.160   38.969/*        0.198/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	40.172   38.970/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.183   38.970/*        0.171/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.078   */38.970        */0.263         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	40.272   38.971/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/D    1
in_clk(R)->in_clk(R)	40.250   38.971/*        0.114/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.089   */38.971        */0.254         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.272   38.971/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/D    1
in_clk(R)->in_clk(R)	40.258   38.971/*        0.114/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/D    1
in_clk(R)->in_clk(R)	40.244   38.971/*        0.116/*         top_inst_peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	40.106   */38.971        */0.261         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.247   38.971/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/D    1
in_clk(R)->in_clk(R)	40.222   38.972/*        0.125/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.272   38.972/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.225   38.972/*        0.134/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.253   38.972/*        0.106/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.162   38.972/*        0.209/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/TI    1
in_clk(R)->in_clk(R)	40.263   38.972/*        0.087/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.285   38.973/*        0.088/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.092   */38.973        */0.269         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.256   */38.973        */0.103         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/D    1
in_clk(R)->in_clk(R)	40.256   */38.973        */0.103         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/D    1
in_clk(R)->in_clk(R)	40.054   */38.973        */0.303         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/TI    1
in_clk(R)->in_clk(R)	40.257   */38.973        */0.102         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/D    1
in_clk(R)->in_clk(R)	40.256   */38.973        */0.103         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/D    1
in_clk(R)->in_clk(R)	40.054   */38.973        */0.303         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/TI    1
in_clk(R)->in_clk(R)	40.054   */38.973        */0.303         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/TI    1
in_clk(R)->in_clk(R)	40.091   */38.974        */0.258         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/TI    1
in_clk(R)->in_clk(R)	40.164   38.974/*        0.209/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/TI    1
in_clk(R)->in_clk(R)	40.164   38.974/*        0.209/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.058   */38.974        */0.252         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.071   */38.974        */0.293         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/TI    1
in_clk(R)->in_clk(R)	40.165   38.974/*        0.186/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.236   38.975/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.093   */38.975        */0.262         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/TI    1
in_clk(R)->in_clk(R)	40.236   38.975/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/D    1
in_clk(R)->in_clk(R)	40.264   38.975/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/D    1
in_clk(R)->in_clk(R)	40.111   */38.975        */0.244         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.076   */38.976        */0.266         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/TI    1
in_clk(R)->in_clk(R)	40.237   */38.976        */0.111         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/D    1
in_clk(R)->in_clk(R)	40.025   */38.976        */0.318         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	40.055   */38.976        */0.279         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	40.074   */38.976        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.147   38.977/*        0.209/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.237   */38.977        */0.111         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/D    1
in_clk(R)->in_clk(R)	40.076   */38.977        */0.290         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	40.124   */38.977        */0.241         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/TI    1
in_clk(R)->in_clk(R)	40.063   */38.977        */0.286         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.176   38.978/*        0.175/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/D    1
in_clk(R)->in_clk(R)	40.062   */38.978        */0.287         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.176   38.978/*        0.175/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/D    1
in_clk(R)->in_clk(R)	40.261   */38.978        */0.099         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/D    1
in_clk(R)->in_clk(R)	40.261   */38.978        */0.099         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/D    1
in_clk(R)->in_clk(R)	40.191   38.979/*        0.164/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.083   */38.979        */0.263         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/TI    1
in_clk(R)->in_clk(R)	40.072   */38.979        */0.294         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	40.243   38.979/*        0.129/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.240   38.979/*        0.132/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.213   38.979/*        0.145/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.271   38.980/*        0.098/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.084   */38.980        */0.295         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.251   38.980/*        0.110/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.240   */38.981        */0.115         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/D    1
in_clk(R)->in_clk(R)	40.240   */38.981        */0.115         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/D    1
in_clk(R)->in_clk(R)	40.040   */38.981        */0.299         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.089   */38.981        */0.277         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.099   */38.981        */0.266         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.210   38.982/*        0.143/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.172   38.982/*        0.185/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.245   38.982/*        0.109/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.109   */38.982        */0.255         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	40.260   38.983/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/D    1
in_clk(R)->in_clk(R)	40.187   38.983/*        0.168/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.256   38.983/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/D    1
in_clk(R)->in_clk(R)	40.088   */38.983        */0.274         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	40.169   38.984/*        0.183/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.102   */38.984        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.250   38.984/*        0.094/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.105   */38.984        */0.256         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.180   38.984/*        0.176/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.024   */38.984        */0.336         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.311   38.986/*        0.074/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.054   */38.986        */0.300         top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.351   38.986/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	40.351   38.986/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	40.204   38.986/*        0.148/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.351   38.986/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	40.351   38.986/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	40.201   38.986/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/D    1
in_clk(R)->in_clk(R)	40.173   38.986/*        0.177/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/D    1
in_clk(R)->in_clk(R)	40.233   38.986/*        0.108/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.177   38.986/*        0.179/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	40.231   38.987/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/D    1
in_clk(R)->in_clk(R)	40.351   38.987/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	40.351   38.987/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	40.351   38.987/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	40.111   */38.987        */0.262         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.093   */38.988        */0.258         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.144   38.988/*        0.220/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/TI    1
in_clk(R)->in_clk(R)	40.233   38.989/*        0.115/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/D    1
in_clk(R)->in_clk(R)	40.129   */38.989        */0.243         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/TI    1
in_clk(R)->in_clk(R)	40.267   38.989/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/D    1
in_clk(R)->in_clk(R)	40.277   38.989/*        0.093/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.022   */38.989        */0.340         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	40.210   38.990/*        0.131/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/D    1
in_clk(R)->in_clk(R)	40.230   38.990/*        0.126/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.271   38.990/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/D    1
in_clk(R)->in_clk(R)	40.110   */38.990        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.990        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	40.110   */38.990        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.189   38.990/*        0.170/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/D    1
in_clk(R)->in_clk(R)	40.110   */38.990        */0.252         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/TI    1
in_clk(R)->in_clk(R)	40.150   38.990/*        0.147/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.088   */38.990        */0.268         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.059   */38.990        */0.307         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	40.130   */38.991        */0.242         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	40.088   */38.991        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.991        */0.279         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/TI    1
in_clk(R)->in_clk(R)	40.217   38.991/*        0.133/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.097   */38.991        */0.270         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.244   38.992/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.154   */38.992        */0.226         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/TI    1
in_clk(R)->in_clk(R)	40.265   38.992/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/D    1
in_clk(R)->in_clk(R)	40.273   38.992/*        0.097/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.149   38.992/*        0.218/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/TI    1
in_clk(R)->in_clk(R)	40.082   */38.992        */0.285         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.022   */38.992        */0.319         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/TI    1
in_clk(R)->in_clk(R)	40.149   38.992/*        0.218/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/TI    1
in_clk(R)->in_clk(R)	40.238   38.993/*        0.120/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/D    1
in_clk(R)->in_clk(R)	40.071   */38.993        */0.270         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/TI    1
in_clk(R)->in_clk(R)	40.227   38.993/*        0.135/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/D    1
in_clk(R)->in_clk(R)	40.094   */38.994        */0.268         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.202   38.994/*        0.136/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/D    1
in_clk(R)->in_clk(R)	40.076   */38.994        */0.290         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	40.191   38.994/*        0.163/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	40.285   38.994/*        0.082/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/D    1
in_clk(R)->in_clk(R)	40.257   38.994/*        0.095/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D    1
in_clk(R)->in_clk(R)	40.152   38.995/*        0.216/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.088   */38.995        */0.268         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.075   */38.995        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/TI    1
in_clk(R)->in_clk(R)	40.101   */38.995        */0.255         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.116   */38.995        */0.249         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	40.077   */38.996        */0.289         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	40.083   */38.996        */0.274         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/TI    1
in_clk(R)->in_clk(R)	40.081   */38.996        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.229   38.996/*        0.136/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.274   38.996/*        0.077/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.102   */38.996        */0.268         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.202   38.996/*        0.162/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.247   38.996/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.196   38.996/*        0.165/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/D    1
in_clk(R)->in_clk(R)	40.245   38.997/*        0.113/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/D    1
in_clk(R)->in_clk(R)	40.083   */38.997        */0.265         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/TI    1
in_clk(R)->in_clk(R)	40.085   */38.997        */0.283         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.076   */38.997        */0.283         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.199   38.998/*        0.154/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	40.217   38.998/*        0.126/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/D    1
in_clk(R)->in_clk(R)	40.085   */38.998        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.071   */38.998        */0.295         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.268   38.998/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/D    1
in_clk(R)->in_clk(R)	40.077   */38.998        */0.271         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/TI    1
in_clk(R)->in_clk(R)	40.124   38.998/*        0.250/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.307   38.998/*        0.100/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.199   38.998/*        0.164/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.087   */38.998        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.259   */38.999        */0.100         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/D    1
in_clk(R)->in_clk(R)	40.193   38.999/*        0.163/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.259   */38.999        */0.100         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/D    1
in_clk(R)->in_clk(R)	40.124   */39.000        */0.240         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/TI    1
in_clk(R)->in_clk(R)	40.224   39.000/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.195   */39.000        */0.112         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/D    1
in_clk(R)->in_clk(R)	40.255   39.000/*        0.109/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.087   */39.000        */0.263         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.079   */39.001        */0.288         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.097   */39.002        */0.251         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.270   39.002/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/D    1
in_clk(R)->in_clk(R)	40.184   39.003/*        0.170/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.080   */39.003        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/TI    1
in_clk(R)->in_clk(R)	40.093   */39.004        */0.275         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.274   39.004/*        0.089/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.100   */39.004        */0.260         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/TI    1
in_clk(R)->in_clk(R)	40.103   */39.005        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/TI    1
in_clk(R)->in_clk(R)	40.210   39.005/*        0.150/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.267   */39.006        */0.094         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/D    1
in_clk(R)->in_clk(R)	40.250   39.006/*        0.104/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.049   */39.007        */0.314         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/TI    1
in_clk(R)->in_clk(R)	40.188   39.007/*        0.168/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.198   39.007/*        0.173/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.106   */39.007        */0.249         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.267   39.007/*        0.088/*         top_inst_core_region_i/lsu_resp_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	40.146   */39.008        */0.222         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.048   */39.008        */0.316         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.150   39.008/*        0.203/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/D    1
in_clk(R)->in_clk(R)	40.102   */39.008        */0.262         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.233   39.008/*        0.132/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/D    1
in_clk(R)->in_clk(R)	40.147   */39.009        */0.221         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.110   */39.009        */0.249         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.144   39.009/*        0.223/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	40.239   39.010/*        0.118/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/D    1
in_clk(R)->in_clk(R)	40.020   */39.010        */0.344         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.121   */39.010        */0.240         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/TI    1
in_clk(R)->in_clk(R)	40.076   */39.010        */0.279         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.016   */39.010        */0.346         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.074   */39.011        */0.268         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/TI    1
in_clk(R)->in_clk(R)	40.095   */39.011        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.108   */39.011        */0.249         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/TI    1
in_clk(R)->in_clk(R)	40.221   39.011/*        0.138/*         top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	40.106   */39.011        */0.248         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	40.049   */39.012        */0.316         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	40.090   */39.012        */0.268         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/TI    1
in_clk(R)->in_clk(R)	40.271   39.012/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/D    1
in_clk(R)->in_clk(R)	40.210   39.013/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/D    1
in_clk(R)->in_clk(R)	40.067   */39.013        */0.291         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.277   39.013/*        0.079/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/D    1
in_clk(R)->in_clk(R)	40.081   */39.013        */0.277         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/TI    1
in_clk(R)->in_clk(R)	40.202   39.013/*        0.139/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/D    1
in_clk(R)->in_clk(R)	40.058   */39.014        */0.252         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.205   39.014/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/D    1
in_clk(R)->in_clk(R)	40.156   39.015/*        0.199/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/D    1
in_clk(R)->in_clk(R)	40.238   39.015/*        0.107/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/D    1
in_clk(R)->in_clk(R)	40.156   39.015/*        0.199/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/D    1
in_clk(R)->in_clk(R)	40.100   */39.015        */0.251         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.069   */39.015        */0.280         top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.193   39.015/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/D    1
in_clk(R)->in_clk(R)	40.080   */39.015        */0.273         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/TI    1
in_clk(R)->in_clk(R)	40.205   39.015/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/D    1
in_clk(R)->in_clk(R)	40.205   39.015/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/D    1
in_clk(R)->in_clk(R)	40.193   39.015/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/D    1
in_clk(R)->in_clk(R)	40.266   39.016/*        0.091/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.118   */39.016        */0.242         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	40.203   39.016/*        0.145/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/D    1
in_clk(R)->in_clk(R)	40.140   39.016/*        0.211/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.194   39.017/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.218   39.017/*        0.132/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/D    1
in_clk(R)->in_clk(R)	40.232   39.018/*        0.117/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.196   39.018/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.196   39.018/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.090   */39.018        */0.276         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	40.090   */39.018        */0.272         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	40.068   */39.018        */0.285         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/TI    1
in_clk(R)->in_clk(R)	40.220   39.018/*        0.126/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/D    1
in_clk(R)->in_clk(R)	40.209   39.019/*        0.157/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.274   39.019/*        0.081/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/D    1
in_clk(R)->in_clk(R)	40.089   */39.020        */0.272         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/TI    1
in_clk(R)->in_clk(R)	40.075   */39.021        */0.288         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/TI    1
in_clk(R)->in_clk(R)	40.095   */39.021        */0.264         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/TI    1
in_clk(R)->in_clk(R)	40.105   */39.021        */0.255         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/TI    1
in_clk(R)->in_clk(R)	40.097   */39.021        */0.269         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.085   */39.022        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.247   39.022/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/D    1
in_clk(R)->in_clk(R)	40.247   39.022/*        0.102/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/D    1
in_clk(R)->in_clk(R)	39.995   */39.022        */0.355         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.203   39.022/*        0.135/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.222   39.022/*        0.127/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.266   39.023/*        0.084/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.157   39.023/*        0.217/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.262   39.023/*        0.110/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.067   */39.023        */0.243         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.205   39.023/*        0.146/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.079   */39.024        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.214   39.024/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/D    1
in_clk(R)->in_clk(R)	40.040   */39.024        */0.327         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/TI    1
in_clk(R)->in_clk(R)	40.278   39.024/*        0.090/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.286   39.024/*        0.087/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[5]/D    1
in_clk(R)->in_clk(R)	40.248   39.024/*        0.102/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/D    1
in_clk(R)->in_clk(R)	40.226   39.025/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/D    1
in_clk(R)->in_clk(R)	40.226   39.025/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/D    1
in_clk(R)->in_clk(R)	40.183   39.025/*        0.155/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/D    1
in_clk(R)->in_clk(R)	40.174   39.026/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.215   39.026/*        0.126/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.108   */39.026        */0.254         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/TI    1
in_clk(R)->in_clk(R)	40.231   39.026/*        0.141/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.113   */39.026        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/TI    1
in_clk(R)->in_clk(R)	40.223   39.027/*        0.149/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/D    1
in_clk(R)->in_clk(R)	40.229   39.027/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/D    1
in_clk(R)->in_clk(R)	40.229   39.027/*        0.123/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/D    1
in_clk(R)->in_clk(R)	40.070   */39.027        */0.293         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/TI    1
in_clk(R)->in_clk(R)	40.036   */39.027        */0.337         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/TI    1
in_clk(R)->in_clk(R)	40.103   */39.027        */0.258         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	40.036   */39.028        */0.337         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/TI    1
in_clk(R)->in_clk(R)	40.027   */39.028        */0.324         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.266   39.028/*        0.092/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.220   39.029/*        0.136/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/D    1
in_clk(R)->in_clk(R)	40.255   39.029/*        0.111/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.233   39.029/*        0.117/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/D    1
in_clk(R)->in_clk(R)	40.218   39.030/*        0.132/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.260   39.030/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.028   */39.030        */0.314         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.079   */39.030        */0.277         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/TI    1
in_clk(R)->in_clk(R)	40.245   39.031/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	40.247   39.031/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/D    1
in_clk(R)->in_clk(R)	40.244   39.031/*        0.105/*         top_inst_peripherals_i/apb_uart_i/iTXRunning_reg/D    1
in_clk(R)->in_clk(R)	40.229   39.031/*        0.125/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.071   */39.031        */0.271         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/TI    1
in_clk(R)->in_clk(R)	40.085   */39.032        */0.282         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/TI    1
in_clk(R)->in_clk(R)	40.078   */39.032        */0.289         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	40.225   39.032/*        0.115/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.250   39.032/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/D    1
in_clk(R)->in_clk(R)	40.084   */39.032        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	40.253   39.033/*        0.122/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/D    1
in_clk(R)->in_clk(R)	40.202   */39.033        */0.173         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/D    1
in_clk(R)->in_clk(R)	40.175   39.033/*        0.185/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/D    1
in_clk(R)->in_clk(R)	40.249   39.033/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.239   39.034/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/D    1
in_clk(R)->in_clk(R)	40.255   39.034/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/D    1
in_clk(R)->in_clk(R)	40.041   */39.035        */0.313         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.222   39.035/*        0.144/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.260   39.036/*        0.099/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.284   39.036/*        0.085/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.084   */39.036        */0.272         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/TI    1
in_clk(R)->in_clk(R)	40.224   39.036/*        0.129/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/D    1
in_clk(R)->in_clk(R)	40.223   39.036/*        0.130/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/D    1
in_clk(R)->in_clk(R)	40.038   */39.036        */0.328         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.270   39.037/*        0.088/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.197   39.037/*        0.165/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/D    1
in_clk(R)->in_clk(R)	40.226   39.037/*        0.129/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	40.262   39.038/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/D    1
in_clk(R)->in_clk(R)	40.262   39.038/*        0.096/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/D    1
in_clk(R)->in_clk(R)	40.189   39.038/*        0.152/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.238   39.038/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.083   */39.038        */0.280         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	40.230   39.038/*        0.148/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.044   */39.038        */0.299         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.044   */39.039        */0.331         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.165   39.039/*        0.189/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	40.210   39.039/*        0.163/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	40.250   39.039/*        0.097/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/D    1
in_clk(R)->in_clk(R)	40.088   */39.039        */0.265         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.196   39.039/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.238   39.039/*        0.120/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	40.047   */39.039        */0.309         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/TI    1
in_clk(R)->in_clk(R)	40.196   39.039/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/D    1
in_clk(R)->in_clk(R)	40.229   39.040/*        0.137/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/D    1
in_clk(R)->in_clk(R)	40.158   39.040/*        0.192/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/D    1
in_clk(R)->in_clk(R)	40.069   */39.040        */0.281         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.193   39.041/*        0.168/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.114   */39.041        */0.255         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/TI    1
in_clk(R)->in_clk(R)	40.167   39.041/*        0.181/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.231   39.041/*        0.137/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/D    1
in_clk(R)->in_clk(R)	40.189   39.042/*        0.147/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.253   39.042/*        0.099/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.173   39.042/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.061   */39.042        */0.293         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/TI    1
in_clk(R)->in_clk(R)	40.061   */39.043        */0.293         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/TI    1
in_clk(R)->in_clk(R)	40.062   */39.043        */0.280         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/TI    1
in_clk(R)->in_clk(R)	40.125   */39.044        */0.241         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/TI    1
in_clk(R)->in_clk(R)	40.075   */39.044        */0.266         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/TI    1
in_clk(R)->in_clk(R)	40.245   39.044/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/D    1
in_clk(R)->in_clk(R)	40.261   39.044/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/D    1
in_clk(R)->in_clk(R)	40.081   */39.044        */0.273         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	40.264   39.044/*        0.110/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.244   39.044/*        0.115/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/D    1
in_clk(R)->in_clk(R)	40.087   */39.044        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.096   */39.045        */0.265         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.059   */39.045        */0.251         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.255   39.045/*        0.104/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.052   */39.045        */0.304         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.261   39.045/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/D    1
in_clk(R)->in_clk(R)	40.250   39.045/*        0.131/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/D    1
in_clk(R)->in_clk(R)	40.101   */39.045        */0.267         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/TI    1
in_clk(R)->in_clk(R)	40.240   39.046/*        0.127/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/D    1
in_clk(R)->in_clk(R)	40.211   39.047/*        0.136/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.276   39.047/*        0.085/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.284   39.047/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	40.284   39.047/*        0.083/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	40.076   */39.048        */0.283         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/TI    1
in_clk(R)->in_clk(R)	40.213   39.048/*        0.136/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/D    1
in_clk(R)->in_clk(R)	40.206   39.048/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/D    1
in_clk(R)->in_clk(R)	40.210   39.048/*        0.144/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/D    1
in_clk(R)->in_clk(R)	40.206   39.049/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/D    1
in_clk(R)->in_clk(R)	40.268   39.049/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/D    1
in_clk(R)->in_clk(R)	40.271   39.049/*        0.085/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	40.100   */39.049        */0.258         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.110   */39.050        */0.248         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/TI    1
in_clk(R)->in_clk(R)	40.207   39.050/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.224   39.050/*        0.138/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/D    1
in_clk(R)->in_clk(R)	40.063   */39.050        */0.294         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.094   */39.051        */0.256         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.248   39.051/*        0.124/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.225   */39.051        */0.129         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/D    1
in_clk(R)->in_clk(R)	40.225   */39.051        */0.129         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/D    1
in_clk(R)->in_clk(R)	40.173   39.052/*        0.189/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.239   39.053/*        0.120/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.098   */39.053        */0.256         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	40.253   39.054/*        0.102/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.202   39.054/*        0.168/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.037   */39.054        */0.319         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.104   */39.054        */0.252         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.068   */39.055        */0.283         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/TI    1
in_clk(R)->in_clk(R)	40.257   39.056/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/D    1
in_clk(R)->in_clk(R)	40.272   39.056/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/D    1
in_clk(R)->in_clk(R)	40.092   */39.056        */0.265         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/TI    1
in_clk(R)->in_clk(R)	40.272   39.056/*        0.088/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.257   39.057/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/D    1
in_clk(R)->in_clk(R)	40.061   */39.057        */0.287         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/TI    1
in_clk(R)->in_clk(R)	40.234   39.057/*        0.119/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.210   39.057/*        0.144/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/D    1
in_clk(R)->in_clk(R)	40.081   */39.058        */0.276         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/TI    1
in_clk(R)->in_clk(R)	40.251   39.058/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.231   */39.058        */0.124         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/D    1
in_clk(R)->in_clk(R)	40.282   39.058/*        0.089/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.182   39.058/*        0.171/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	40.232   */39.058        */0.124         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/D    1
in_clk(R)->in_clk(R)	40.272   39.059/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.204   39.060/*        0.146/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.079   */39.061        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.057   */39.061        */0.299         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.243   39.061/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/D    1
in_clk(R)->in_clk(R)	40.107   */39.062        */0.257         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.113   */39.063        */0.259         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/TI    1
in_clk(R)->in_clk(R)	40.080   */39.063        */0.270         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	40.090   */39.063        */0.269         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.109   */39.063        */0.250         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/TI    1
in_clk(R)->in_clk(R)	40.081   */39.063        */0.280         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.100   */39.064        */0.263         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.134   39.064/*        0.229/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.085   */39.064        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.218   39.064/*        0.135/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/D    1
in_clk(R)->in_clk(R)	40.097   */39.065        */0.256         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/TI    1
in_clk(R)->in_clk(R)	40.276   */39.065        */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	40.266   39.065/*        0.102/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/D    1
in_clk(R)->in_clk(R)	40.184   39.066/*        0.175/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.078   */39.066        */0.282         top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.137   39.066/*        0.228/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.124   */39.067        */0.242         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/TI    1
in_clk(R)->in_clk(R)	40.138   39.067/*        0.228/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/TI    1
in_clk(R)->in_clk(R)	40.138   39.067/*        0.228/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/TI    1
in_clk(R)->in_clk(R)	40.276   39.067/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.100   */39.068        */0.259         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/TI    1
in_clk(R)->in_clk(R)	40.211   39.068/*        0.150/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.057   */39.068        */0.297         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.182   39.068/*        0.165/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.263   39.069/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.187   39.069/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.181   39.070/*        0.179/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.252   39.070/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/D    1
in_clk(R)->in_clk(R)	40.233   39.070/*        0.116/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.071   */39.070        */0.285         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.043   */39.071        */0.299         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.081   */39.071        */0.296         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	40.260   39.071/*        0.099/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.066   */39.072        */0.291         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	40.084   */39.072        */0.278         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/TI    1
in_clk(R)->in_clk(R)	40.084   */39.073        */0.275         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/TI    1
in_clk(R)->in_clk(R)	40.090   */39.073        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.241   39.073/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.204   39.074/*        0.161/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.186   39.074/*        0.143/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.091   */39.074        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	40.285   39.074/*        0.067/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.233   39.075/*        0.111/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/D    1
in_clk(R)->in_clk(R)	40.249   39.075/*        0.103/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/D    1
in_clk(R)->in_clk(R)	40.205   39.075/*        0.170/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.050   */39.077        */0.305         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.076   */39.079        */0.277         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.113   */39.079        */0.255         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/TI    1
in_clk(R)->in_clk(R)	40.104   */39.079        */0.254         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/TI    1
in_clk(R)->in_clk(R)	40.272   39.080/*        0.080/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.049   */39.081        */0.298         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.246   39.081/*        0.114/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/D    1
in_clk(R)->in_clk(R)	40.133   39.081/*        0.226/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.253   39.082/*        0.112/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.031   */39.082        */0.333         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.079   */39.082        */0.278         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	40.235   39.083/*        0.114/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.237   39.083/*        0.129/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	40.100   */39.084        */0.257         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.058   */39.085        */0.294         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.229   */39.085        */0.144         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/D    1
in_clk(R)->in_clk(R)	40.248   39.085/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	40.292   39.085/*        0.082/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.086   */39.085        */0.256         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/TI    1
in_clk(R)->in_clk(R)	40.282   39.086/*        0.087/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.281   39.086/*        0.094/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.212   39.087/*        0.148/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.092   */39.088        */0.262         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	40.184   39.088/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/D    1
in_clk(R)->in_clk(R)	40.184   39.089/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/D    1
in_clk(R)->in_clk(R)	40.153   39.089/*        0.183/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.212   39.089/*        0.134/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/D    1
in_clk(R)->in_clk(R)	40.165   39.089/*        0.188/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.049   */39.089        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.047   */39.089        */0.308         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.048   */39.089        */0.308         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.065   */39.089        */0.297         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.044   */39.089        */0.309         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.224   39.089/*        0.141/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.104   */39.090        */0.260         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/TI    1
in_clk(R)->in_clk(R)	40.057   */39.090        */0.285         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.095   */39.091        */0.267         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.205   39.091/*        0.145/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	40.207   39.091/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/D    1
in_clk(R)->in_clk(R)	40.275   39.091/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	40.269   39.091/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.077   */39.091        */0.282         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.049   */39.091        */0.304         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/TI    1
in_clk(R)->in_clk(R)	40.065   */39.092        */0.283         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.050   */39.092        */0.293         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.211   39.092/*        0.143/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/D    1
in_clk(R)->in_clk(R)	40.176   39.093/*        0.183/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.122   */39.093        */0.239         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.091   */39.093        */0.266         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/TI    1
in_clk(R)->in_clk(R)	40.078   */39.093        */0.282         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.186   39.094/*        0.169/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/D    1
in_clk(R)->in_clk(R)	40.266   39.095/*        0.096/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.185   39.095/*        0.174/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.071   */39.095        */0.271         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/TI    1
in_clk(R)->in_clk(R)	40.092   */39.095        */0.264         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.241   39.095/*        0.120/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.112   */39.097        */0.246         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	40.026   */39.097        */0.316         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.192   39.097/*        0.176/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.192   39.097/*        0.176/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/D    1
in_clk(R)->in_clk(R)	40.192   39.097/*        0.176/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.215   39.097/*        0.144/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/D    1
in_clk(R)->in_clk(R)	40.090   */39.098        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.223   39.098/*        0.113/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.262   39.098/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/D    1
in_clk(R)->in_clk(R)	40.070   */39.099        */0.292         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.254   39.099/*        0.110/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.251   39.099/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	40.174   39.100/*        0.182/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iBaudStepD_reg/D    1
in_clk(R)->in_clk(R)	40.201   39.100/*        0.162/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.230   39.100/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.033   */39.100        */0.317         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.121   */39.100        */0.246         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/TI    1
in_clk(R)->in_clk(R)	40.244   39.101/*        0.117/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.183   39.101/*        0.179/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.261   39.101/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/D    1
in_clk(R)->in_clk(R)	40.113   */39.101        */0.242         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.236   39.101/*        0.117/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.194   39.102/*        0.161/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.244   39.102/*        0.117/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/D    1
in_clk(R)->in_clk(R)	40.032   */39.102        */0.322         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.118   */39.103        */0.257         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	40.042   */39.103        */0.319         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	40.186   39.103/*        0.167/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	40.265   39.103/*        0.091/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.114   */39.104        */0.248         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/TI    1
in_clk(R)->in_clk(R)	40.256   39.104/*        0.117/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.029   */39.105        */0.323         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	40.204   39.105/*        0.155/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.185   39.105/*        0.177/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.066   */39.105        */0.288         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.070   */39.106        */0.272         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	40.186   39.107/*        0.175/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.068   */39.107        */0.280         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.187   39.108/*        0.169/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.081   */39.109        */0.269         top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.090   */39.109        */0.258         top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.118   */39.110        */0.241         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.206   39.110/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/D    1
in_clk(R)->in_clk(R)	40.062   */39.110        */0.295         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.081   */39.110        */0.281         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	40.206   39.110/*        0.147/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/D    1
in_clk(R)->in_clk(R)	40.268   39.110/*        0.106/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.246   39.111/*        0.101/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.229   */39.112        */0.125         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/D    1
in_clk(R)->in_clk(R)	40.119   */39.112        */0.256         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	40.228   */39.112        */0.125         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/D    1
in_clk(R)->in_clk(R)	40.228   */39.113        */0.125         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/D    1
in_clk(R)->in_clk(R)	40.228   */39.113        */0.125         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/D    1
in_clk(R)->in_clk(R)	40.230   39.114/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.038   */39.115        */0.305         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.128   */39.115        */0.237         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/TI    1
in_clk(R)->in_clk(R)	40.086   */39.116        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.216   39.116/*        0.134/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.104   */39.116        */0.257         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/TI    1
in_clk(R)->in_clk(R)	40.241   39.117/*        0.114/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.238   */39.117        */0.112         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/D    1
in_clk(R)->in_clk(R)	40.238   */39.117        */0.112         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/D    1
in_clk(R)->in_clk(R)	40.212   39.117/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/D    1
in_clk(R)->in_clk(R)	40.212   39.117/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/D    1
in_clk(R)->in_clk(R)	40.238   39.117/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/D    1
in_clk(R)->in_clk(R)	40.105   */39.117        */0.251         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.212   39.117/*        0.143/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/D    1
in_clk(R)->in_clk(R)	40.247   39.117/*        0.118/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	40.236   39.118/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/D    1
in_clk(R)->in_clk(R)	40.290   39.119/*        0.075/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/D    1
in_clk(R)->in_clk(R)	40.101   */39.119        */0.258         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/TI    1
in_clk(R)->in_clk(R)	40.096   */39.119        */0.265         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.262   39.119/*        0.104/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/D    1
in_clk(R)->in_clk(R)	40.207   39.120/*        0.154/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D    1
in_clk(R)->in_clk(R)	40.261   39.121/*        0.100/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/D    1
in_clk(R)->in_clk(R)	40.281   39.121/*        0.081/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	40.241   */39.121        */0.108         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/D    1
in_clk(R)->in_clk(R)	40.241   */39.121        */0.108         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/D    1
in_clk(R)->in_clk(R)	40.010   */39.121        */0.347         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.265   39.121/*        0.095/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/D    1
in_clk(R)->in_clk(R)	40.114   */39.121        */0.240         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	40.056   */39.122        */0.297         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.193   39.122/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.193   39.123/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/D    1
in_clk(R)->in_clk(R)	40.200   39.123/*        0.141/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.193   39.123/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/D    1
in_clk(R)->in_clk(R)	40.232   39.123/*        0.111/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.194   39.123/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/D    1
in_clk(R)->in_clk(R)	40.021   */39.123        */0.333         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	40.180   39.123/*        0.171/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.222   39.124/*        0.132/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.195   39.124/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.179   39.125/*        0.174/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.253   39.125/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/D    1
in_clk(R)->in_clk(R)	40.075   */39.125        */0.278         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.250   39.125/*        0.115/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.215   39.126/*        0.139/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/D    1
in_clk(R)->in_clk(R)	40.088   */39.126        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.284   39.127/*        0.066/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/D    1
in_clk(R)->in_clk(R)	40.133   39.128/*        0.213/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	40.219   39.128/*        0.154/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.259   39.129/*        0.095/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/D    1
in_clk(R)->in_clk(R)	40.038   */39.129        */0.317         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.262   39.129/*        0.099/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/D    1
in_clk(R)->in_clk(R)	40.095   */39.130        */0.260         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.111   */39.131        */0.252         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.152   39.131/*        0.198/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.072   */39.132        */0.282         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/TI    1
in_clk(R)->in_clk(R)	40.054   */39.133        */0.301         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.084   */39.133        */0.264         top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.056   */39.133        */0.287         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.237   39.134/*        0.119/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.288   39.134/*        0.073/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/D    1
in_clk(R)->in_clk(R)	40.235   39.134/*        0.131/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.268   39.134/*        0.100/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/D    1
in_clk(R)->in_clk(R)	40.109   */39.135        */0.258         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.026   */39.135        */0.321         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.111   */39.135        */0.247         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/TI    1
in_clk(R)->in_clk(R)	40.250   */39.136        */0.112         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/D    1
in_clk(R)->in_clk(R)	40.270   39.136/*        0.090/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/D    1
in_clk(R)->in_clk(R)	40.224   39.137/*        0.124/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.246   39.137/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	40.031   */39.137        */0.329         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	40.024   */39.138        */0.330         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	40.100   */39.138        */0.263         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.225   39.138/*        0.124/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/D    1
in_clk(R)->in_clk(R)	40.059   */39.138        */0.297         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.269   39.139/*        0.090/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.250   39.140/*        0.106/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.106   */39.140        */0.252         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/TI    1
in_clk(R)->in_clk(R)	40.261   39.140/*        0.098/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.111   */39.140        */0.249         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/TI    1
in_clk(R)->in_clk(R)	40.292   39.140/*        0.081/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.073   */39.140        */0.302         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	40.047   */39.141        */0.308         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.211   39.141/*        0.137/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.252   39.141/*        0.112/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.088   */39.142        */0.274         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	40.045   */39.142        */0.291         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.230   39.142/*        0.118/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.298   39.142/*        0.082/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.081   */39.142        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.069   */39.142        */0.285         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.257   39.142/*        0.091/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/D    1
in_clk(R)->in_clk(R)	40.087   */39.143        */0.286         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	40.097   */39.144        */0.263         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/TI    1
in_clk(R)->in_clk(R)	40.165   39.144/*        0.193/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	40.219   39.144/*        0.147/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.127   */39.144        */0.236         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/TI    1
in_clk(R)->in_clk(R)	40.225   39.145/*        0.131/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	40.085   */39.145        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.035   */39.145        */0.308         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.253   39.145/*        0.114/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.121   */39.145        */0.240         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.110   */39.147        */0.250         top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.090   */39.147        */0.258         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	40.270   39.147/*        0.109/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.032   */39.147        */0.318         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.022   */39.148        */0.326         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	40.119   */39.149        */0.239         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.249   */39.149        */0.101         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/D    1
in_clk(R)->in_clk(R)	40.102   */39.150        */0.262         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.070   */39.150        */0.281         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	40.087   */39.150        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.113   */39.151        */0.258         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	40.073   */39.151        */0.281         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/TI    1
in_clk(R)->in_clk(R)	40.274   39.151/*        0.094/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/D    1
in_clk(R)->in_clk(R)	40.196   39.151/*        0.163/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.252   39.152/*        0.110/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.098   */39.152        */0.251         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	40.084   */39.152        */0.271         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.261   39.153/*        0.098/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/D    1
in_clk(R)->in_clk(R)	40.207   39.153/*        0.142/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.272   */39.154        */0.039         top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_n_reg/D    1
in_clk(R)->in_clk(R)	40.082   */39.155        */0.285         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	40.174   39.156/*        0.165/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.183   39.156/*        0.158/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/D    1
in_clk(R)->in_clk(R)	40.029   */39.156        */0.313         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.076   */39.156        */0.293         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.282   39.157/*        0.091/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.251   39.157/*        0.110/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/D    1
in_clk(R)->in_clk(R)	40.288   39.157/*        0.074/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.266   39.158/*        0.093/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.042   */39.158        */0.300         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/TI    1
in_clk(R)->in_clk(R)	40.193   39.158/*        0.156/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.212   39.158/*        0.140/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	40.094   */39.159        */0.268         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.056   */39.160        */0.281         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.039   */39.161        */0.313         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	40.080   */39.162        */0.272         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.040   */39.163        */0.303         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.226   39.164/*        0.140/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/D    1
in_clk(R)->in_clk(R)	40.029   */39.165        */0.298         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.210   39.167/*        0.137/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.217   39.168/*        0.146/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/D    1
in_clk(R)->in_clk(R)	40.253   39.168/*        0.098/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.249   39.168/*        0.098/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/D    1
in_clk(R)->in_clk(R)	40.252   39.169/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.076   */39.169        */0.279         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.214   39.169/*        0.140/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/D    1
in_clk(R)->in_clk(R)	40.271   39.171/*        0.088/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.263   39.171/*        0.098/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.220   39.171/*        0.138/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.261   */39.171        */0.088         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.291   39.172/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/D    1
in_clk(R)->in_clk(R)	40.122   */39.172        */0.257         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.271   39.172/*        0.089/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/D    1
in_clk(R)->in_clk(R)	40.241   39.172/*        0.113/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.104   */39.172        */0.264         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.036   */39.173        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	40.065   */39.173        */0.299         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.036   */39.173        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/TI    1
in_clk(R)->in_clk(R)	40.182   39.173/*        0.173/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.035   */39.174        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.038   */39.175        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.053   */39.175        */0.298         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.091   */39.175        */0.275         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.032   */39.175        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.091   */39.176        */0.264         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.070   */39.176        */0.295         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	40.034   */39.177        */0.332         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	40.112   */39.177        */0.246         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.034   */39.177        */0.332         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	40.269   */39.177        */0.103         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	40.209   39.177/*        0.127/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.055   */39.177        */0.288         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/TI    1
in_clk(R)->in_clk(R)	40.110   */39.178        */0.257         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.035   */39.178        */0.331         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.087   */39.178        */0.287         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.109   */39.178        */0.251         top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.272   */39.178        */0.039         top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_ff1_reg/D    1
in_clk(R)->in_clk(R)	40.084   */39.179        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/TI    1
in_clk(R)->in_clk(R)	40.083   */39.179        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.110   */39.179        */0.244         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.231   39.180/*        0.109/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/D    1
in_clk(R)->in_clk(R)	40.054   */39.180        */0.296         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.236   39.180/*        0.122/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.214   39.180/*        0.161/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.224   39.180/*        0.135/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/D    1
in_clk(R)->in_clk(R)	40.275   39.180/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/D    1
in_clk(R)->in_clk(R)	40.234   39.181/*        0.108/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/D    1
in_clk(R)->in_clk(R)	40.003   */39.182        */0.314         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.004   */39.182        */0.314         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.264   39.183/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.092   */39.183        */0.257         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	40.080   */39.183        */0.270         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.088   */39.183        */0.279         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/TI    1
in_clk(R)->in_clk(R)	40.267   */39.184        */0.096         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.090   */39.184        */0.279         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.080   */39.184        */0.273         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.095   */39.185        */0.265         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/TI    1
in_clk(R)->in_clk(R)	40.260   39.185/*        0.101/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/D    1
in_clk(R)->in_clk(R)	40.203   39.186/*        0.152/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.210   39.186/*        0.164/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.089   */39.187        */0.264         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	40.214   */39.187        */0.136         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/D    1
in_clk(R)->in_clk(R)	40.160   39.187/*        0.191/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/D    1
in_clk(R)->in_clk(R)	40.069   */39.188        */0.286         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	40.237   39.188/*        0.130/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.226   39.188/*        0.127/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.061   */39.189        */0.304         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TI    1
in_clk(R)->in_clk(R)	40.061   */39.189        */0.304         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TI    1
in_clk(R)->in_clk(R)	40.061   */39.189        */0.304         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TI    1
in_clk(R)->in_clk(R)	40.071   */39.190        */0.272         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/TI    1
in_clk(R)->in_clk(R)	40.244   39.191/*        0.128/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.193   39.191/*        0.156/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.057   */39.192        */0.297         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.212   39.192/*        0.152/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.272   */39.193        */0.039         top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_ff0_reg/D    1
in_clk(R)->in_clk(R)	40.247   39.194/*        0.114/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.250   39.195/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/D    1
in_clk(R)->in_clk(R)	40.247   39.195/*        0.119/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/D    1
in_clk(R)->in_clk(R)	40.099   */39.196        */0.249         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	40.264   39.196/*        0.097/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/D    1
in_clk(R)->in_clk(R)	40.275   39.196/*        0.086/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/D    1
in_clk(R)->in_clk(R)	40.100   */39.197        */0.255         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.258   39.198/*        0.110/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.283   39.198/*        0.066/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/D    1
in_clk(R)->in_clk(R)	40.114   */39.199        */0.244         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/TI    1
in_clk(R)->in_clk(R)	40.218   */39.199        */0.136         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/D    1
in_clk(R)->in_clk(R)	40.178   39.200/*        0.173/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.218   */39.200        */0.135         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/D    1
in_clk(R)->in_clk(R)	40.037   */39.200        */0.314         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.287   39.201/*        0.080/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/D    1
in_clk(R)->in_clk(R)	40.218   */39.201        */0.136         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/D    1
in_clk(R)->in_clk(R)	40.090   */39.201        */0.264         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.219   */39.201        */0.135         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/D    1
in_clk(R)->in_clk(R)	40.163   */39.202        */0.239         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.094   */39.202        */0.255         top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.077   */39.203        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.255   39.203/*        0.118/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/D    1
in_clk(R)->in_clk(R)	40.198   39.204/*        0.152/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.073   */39.205        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.281   39.205/*        0.085/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.110   */39.206        */0.250         top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.242   39.207/*        0.114/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.182   39.207/*        0.170/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.249   39.209/*        0.118/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.201   39.209/*        0.154/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.091   */39.210        */0.263         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.104   */39.210        */0.256         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/TI    1
in_clk(R)->in_clk(R)	40.047   */39.210        */0.296         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/TI    1
in_clk(R)->in_clk(R)	40.249   */39.213        */0.113         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/D    1
in_clk(R)->in_clk(R)	40.249   */39.213        */0.113         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/D    1
in_clk(R)->in_clk(R)	40.268   39.213/*        0.082/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/D    1
in_clk(R)->in_clk(R)	40.242   39.213/*        0.105/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/D    1
in_clk(R)->in_clk(R)	40.057   */39.214        */0.299         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.267   39.214/*        0.097/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.204   39.214/*        0.140/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.258   39.214/*        0.092/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.233   */39.216        */0.129         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/D    1
in_clk(R)->in_clk(R)	40.255   39.217/*        0.105/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/D    1
in_clk(R)->in_clk(R)	40.234   39.218/*        0.134/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.101   */39.218        */0.267         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.054   */39.218        */0.294         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.261   */39.219        */0.088         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.093   */39.220        */0.259         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.176   39.220/*        0.172/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.009   39.221/*        0.337/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.240   */39.223        */0.123         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/D    1
in_clk(R)->in_clk(R)	40.202   39.223/*        0.146/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/D    1
in_clk(R)->in_clk(R)	40.240   */39.223        */0.123         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/D    1
in_clk(R)->in_clk(R)	40.176   39.225/*        0.160/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/D    1
in_clk(R)->in_clk(R)	40.109   */39.225        */0.257         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.237   39.226/*        0.111/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.026   */39.227        */0.336         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/TI    1
in_clk(R)->in_clk(R)	40.061   */39.227        */0.281         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.244   39.228/*        0.093/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.235   39.229/*        0.128/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.075   */39.231        */0.294         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	40.077   */39.231        */0.281         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.194   39.233/*        0.170/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.251   39.234/*        0.110/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.250   39.234/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.106   */39.236        */0.263         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.273   39.236/*        0.087/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/D    1
in_clk(R)->in_clk(R)	40.249   39.237/*        0.107/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	40.259   */39.237        */0.101         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/D    1
in_clk(R)->in_clk(R)	40.043   */39.237        */0.310         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	40.273   39.238/*        0.087/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/D    1
in_clk(R)->in_clk(R)	40.255   39.238/*        0.094/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/D    1
in_clk(R)->in_clk(R)	40.237   39.238/*        0.119/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.083   */39.238        */0.271         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	40.269   39.239/*        0.102/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.040   */39.239        */0.329         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.040   */39.239        */0.326         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	40.250   39.239/*        0.112/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.041   */39.240        */0.326         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	40.274   39.241/*        0.090/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.228   */39.241        */0.128         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/D    1
in_clk(R)->in_clk(R)	40.231   39.241/*        0.135/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.042   */39.242        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.260   */39.242        */0.108         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/D    1
in_clk(R)->in_clk(R)	40.247   39.242/*        0.102/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/D    1
in_clk(R)->in_clk(R)	40.260   39.243/*        0.086/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.042   */39.243        */0.324         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.103   */39.244        */0.255         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/TI    1
in_clk(R)->in_clk(R)	40.098   */39.244        */0.259         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.169   39.244/*        0.186/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.189   39.244/*        0.151/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/D    1
in_clk(R)->in_clk(R)	40.238   39.245/*        0.123/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.280   39.245/*        0.086/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.129   */39.245        */0.238         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.078   */39.245        */0.273         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.046   */39.245        */0.327         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/TI    1
in_clk(R)->in_clk(R)	40.225   */39.245        */0.131         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/D    1
in_clk(R)->in_clk(R)	40.046   */39.246        */0.327         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/TI    1
in_clk(R)->in_clk(R)	40.049   */39.250        */0.302         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.273   39.250/*        0.078/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.183   39.251/*        0.158/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.103   */39.251        */0.261         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/TI    1
in_clk(R)->in_clk(R)	40.239   39.252/*        0.114/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.076   */39.253        */0.273         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.071   */39.254        */0.278         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.090   */39.256        */0.269         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.086   */39.256        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.180   39.256/*        0.157/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/D    1
in_clk(R)->in_clk(R)	40.013   */39.257        */0.340         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/TI    1
in_clk(R)->in_clk(R)	40.236   39.257/*        0.112/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/D    1
in_clk(R)->in_clk(R)	40.268   39.257/*        0.088/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.267   39.258/*        0.105/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.083   */39.259        */0.272         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.242   39.259/*        0.115/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.059   */39.259        */0.284         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.238   39.259/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.049   */39.261        */0.288         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.266   39.263/*        0.086/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.059   */39.263        */0.294         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.187   39.264/*        0.164/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.181   39.264/*        0.156/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/D    1
in_clk(R)->in_clk(R)	40.199   39.265/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.199   39.265/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.193   39.265/*        0.159/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.213   39.265/*        0.133/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/D    1
in_clk(R)->in_clk(R)	40.199   39.266/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/D    1
in_clk(R)->in_clk(R)	40.201   39.266/*        0.151/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.178   39.266/*        0.159/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/D    1
in_clk(R)->in_clk(R)	40.200   39.266/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/D    1
in_clk(R)->in_clk(R)	40.265   39.267/*        0.107/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.201   39.267/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.268   39.268/*        0.078/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.064   */39.268        */0.293         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.173   39.269/*        0.176/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.090   */39.269        */0.276         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.078   */39.270        */0.272         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.060   */39.270        */0.294         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.295   39.271/*        0.080/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.039   */39.272        */0.289         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	40.116   */39.274        */0.259         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.245   39.274/*        0.099/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.245   39.275/*        0.116/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.030   */39.276        */0.330         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/TI    1
in_clk(R)->in_clk(R)	40.030   */39.276        */0.330         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/TI    1
in_clk(R)->in_clk(R)	40.237   39.276/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.129   */39.280        */0.249         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.253   */39.280        */0.095         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.198   39.280/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/D    1
in_clk(R)->in_clk(R)	40.198   39.280/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/D    1
in_clk(R)->in_clk(R)	40.235   */39.281        */0.117         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.199   39.281/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.199   39.281/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.050   */39.282        */0.299         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	40.110   */39.282        */0.256         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.036   */39.282        */0.325         top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.078   */39.283        */0.279         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.191   39.285/*        0.150/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/D    1
in_clk(R)->in_clk(R)	40.203   39.285/*        0.165/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.022   */39.285        */0.305         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.088   */39.286        */0.266         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.259   39.287/*        0.105/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.100   */39.288        */0.254         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	40.254   39.288/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/D    1
in_clk(R)->in_clk(R)	40.062   */39.288        */0.286         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.271   39.289/*        0.088/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.211   39.289/*        0.136/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.068   */39.289        */0.285         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.247   */39.290        */0.120         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.057   */39.290        */0.285         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.263   39.290/*        0.104/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/D    1
in_clk(R)->in_clk(R)	40.263   39.291/*        0.104/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/D    1
in_clk(R)->in_clk(R)	40.266   39.291/*        0.088/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.215   39.292/*        0.137/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.265   39.292/*        0.104/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.265   39.292/*        0.104/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/D    1
in_clk(R)->in_clk(R)	40.290   39.292/*        0.071/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.122   */39.292        */0.236         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.101   */39.293        */0.262         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	40.244   */39.293        */0.104         top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/D    1
in_clk(R)->in_clk(R)	40.186   39.293/*        0.165/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.083   */39.294        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.017   */39.294        */0.331         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	40.269   39.295/*        0.079/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/D    1
in_clk(R)->in_clk(R)	40.052   */39.296        */0.302         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.112   */39.297        */0.246         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/TI    1
in_clk(R)->in_clk(R)	40.280   39.297/*        0.077/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.244   39.297/*        0.127/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.196   39.298/*        0.139/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.076   */39.298        */0.273         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.095   */39.298        */0.261         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	40.055   */39.299        */0.288         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/TI    1
in_clk(R)->in_clk(R)	40.082   */39.300        */0.269         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.046   */39.304        */0.313         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.237   39.304/*        0.120/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/D    1
in_clk(R)->in_clk(R)	40.080   */39.305        */0.277         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	40.168   39.305/*        0.149/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.168   39.305/*        0.149/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	40.246   39.306/*        0.110/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.061   */39.306        */0.303         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.230   39.306/*        0.121/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.115   */39.306        */0.242         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/TI    1
in_clk(R)->in_clk(R)	40.036   */39.313        */0.307         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.253   39.313/*        0.109/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.240   39.314/*        0.110/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/D    1
in_clk(R)->in_clk(R)	40.276   39.314/*        0.076/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.103   */39.314        */0.249         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	40.215   39.315/*        0.141/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.099   */39.316        */0.260         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	40.026   */39.316        */0.335         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/TI    1
in_clk(R)->in_clk(R)	40.104   */39.317        */0.275         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.127   */39.318        */0.248         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.082   */39.319        */0.283         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	40.030   */39.319        */0.334         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/TI    1
in_clk(R)->in_clk(R)	40.031   */39.319        */0.334         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.201   39.321/*        0.143/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.089   */39.321        */0.269         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.106   */39.322        */0.244         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	40.251   39.323/*        0.105/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.101   */39.323        */0.249         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	40.035   */39.324        */0.331         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/TI    1
in_clk(R)->in_clk(R)	40.096   */39.325        */0.254         top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.098   */39.326        */0.255         top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.234   39.326/*        0.123/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.283   39.326/*        0.077/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/D    1
in_clk(R)->in_clk(R)	40.251   39.327/*        0.098/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.044   */39.327        */0.310         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	40.067   */39.329        */0.287         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.050   */39.329        */0.304         top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/TI    1
in_clk(R)->in_clk(R)	40.216   39.330/*        0.132/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.283   39.333/*        0.069/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.060   */39.335        */0.290         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.033   39.336/*        0.331/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.226   39.338/*        0.129/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	40.281   39.338/*        0.084/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.256   */39.338        */0.112         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.105   */39.339        */0.246         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	40.082   */39.339        */0.276         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.220   39.340/*        0.144/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/D    1
in_clk(R)->in_clk(R)	40.257   39.342/*        0.093/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.037   */39.343        */0.317         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	40.106   */39.344        */0.246         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	40.226   */39.344        */0.122         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.251   39.346/*        0.085/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/D    1
in_clk(R)->in_clk(R)	40.242   */39.347        */0.108         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.111   */39.347        */0.249         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	40.027   */39.348        */0.336         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/TI    1
in_clk(R)->in_clk(R)	40.028   */39.349        */0.336         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.278   39.350/*        0.086/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.067   */39.350        */0.282         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	40.101   */39.350        */0.250         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	40.105   */39.351        */0.240         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.264   39.351/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/D    1
in_clk(R)->in_clk(R)	40.275   39.352/*        0.077/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.275   39.352/*        0.088/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.032   */39.353        */0.334         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/TI    1
in_clk(R)->in_clk(R)	40.230   39.354/*        0.120/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.111   */39.356        */0.241         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TI    1
in_clk(R)->in_clk(R)	40.191   39.356/*        0.160/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.110   */39.356        */0.244         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.108   */39.356        */0.267         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	40.034   */39.357        */0.333         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/TI    1
in_clk(R)->in_clk(R)	40.192   39.357/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/D    1
in_clk(R)->in_clk(R)	40.192   39.358/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.192   39.358/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/D    1
in_clk(R)->in_clk(R)	40.259   */39.358        */0.092         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.263   39.358/*        0.091/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.110   */39.358        */0.247         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	40.247   39.358/*        0.115/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.244   */39.361        */0.099         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.245   39.362/*        0.102/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/D    1
in_clk(R)->in_clk(R)	40.103   */39.362        */0.251         top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.126   */39.362        */0.241         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TI    1
in_clk(R)->in_clk(R)	40.207   39.365/*        0.129/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/D    1
in_clk(R)->in_clk(R)	40.204   39.365/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/D    1
in_clk(R)->in_clk(R)	40.113   */39.366        */0.262         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.204   39.366/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/D    1
in_clk(R)->in_clk(R)	40.206   39.366/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/D    1
in_clk(R)->in_clk(R)	40.206   39.367/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.201   39.367/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/D    1
in_clk(R)->in_clk(R)	40.053   */39.367        */0.300         top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.214   39.367/*        0.153/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.206   39.367/*        0.137/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.203   39.368/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.209   39.369/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.108   */39.369        */0.243         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	40.267   */39.371        */0.100         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.075   */39.371        */0.279         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.265   */39.371        */0.104         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.269   39.373/*        0.081/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.228   39.376/*        0.131/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.214   */39.377        */0.136         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.244   39.379/*        0.096/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.028   39.380/*        0.330/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/TE    1
in_clk(R)->in_clk(R)	40.244   39.380/*        0.098/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.096   */39.380        */0.260         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/TI    1
in_clk(R)->in_clk(R)	40.091   */39.382        */0.261         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.262   39.382/*        0.087/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.095   */39.382        */0.256         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	40.106   */39.383        */0.246         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TI    1
in_clk(R)->in_clk(R)	40.252   39.383/*        0.091/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/D    1
in_clk(R)->in_clk(R)	40.289   39.383/*        0.068/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/D    1
in_clk(R)->in_clk(R)	40.095   */39.384        */0.269         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/TI    1
in_clk(R)->in_clk(R)	40.216   39.384/*        0.121/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.077   */39.386        */0.277         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	40.272   39.388/*        0.103/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.205   39.390/*        0.146/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.254   39.390/*        0.099/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.111   */39.390        */0.257         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.251   */39.390        */0.097         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.188   39.393/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.093   */39.394        */0.262         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/TI    1
in_clk(R)->in_clk(R)	40.072   */39.395        */0.291         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.231   */39.395        */0.126         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	40.247   39.396/*        0.094/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.258   */39.396        */0.117         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.086   */39.399        */0.271         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.062   */39.399        */0.288         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.256   */39.400        */0.095         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.272   39.400/*        0.099/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/D    1
in_clk(R)->in_clk(R)	40.255   39.400/*        0.101/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.033   */39.401        */0.315         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	40.099   */39.402        */0.252         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	40.051   */39.402        */0.295         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.245   39.402/*        0.114/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.241   39.403/*        0.096/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/D    1
in_clk(R)->in_clk(R)	40.087   */39.403        */0.269         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/TI    1
in_clk(R)->in_clk(R)	40.115   */39.403        */0.243         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/TI    1
in_clk(R)->in_clk(R)	40.217   39.408/*        0.137/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.058   */39.408        */0.296         top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.111   */39.408        */0.256         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.097   */39.409        */0.258         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/TI    1
in_clk(R)->in_clk(R)	40.094   */39.409        */0.271         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	40.276   39.411/*        0.077/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.100   */39.412        */0.252         top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.241   */39.413        */0.124         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	40.127   */39.415        */0.252         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	40.057   */39.415        */0.298         top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.228   */39.416        */0.127         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	40.049   */39.417        */0.294         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/TI    1
in_clk(R)->in_clk(R)	40.250   */39.418        */0.115         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.246   39.418/*        0.110/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.276   */39.419        */0.104         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.259   39.420/*        0.090/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.264   39.421/*        0.101/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.105   */39.421        */0.262         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.157   39.422/*        0.185/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.109   */39.422        */0.244         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TI    1
in_clk(R)->in_clk(R)	40.173   39.422/*        0.175/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.261   39.423/*        0.104/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.260   39.423/*        0.090/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.233   */39.424        */0.124         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.098   */39.424        */0.267         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/TI    1
in_clk(R)->in_clk(R)	40.254   */39.424        */0.105         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.225   39.425/*        0.129/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.206   39.425/*        0.148/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.177   39.425/*        0.150/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.263   39.426/*        0.101/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	40.255   */39.426        */0.098         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.059   */39.427        */0.292         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.078   */39.429        */0.289         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TI    1
in_clk(R)->in_clk(R)	40.100   */39.429        */0.257         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	40.078   */39.429        */0.289         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TI    1
in_clk(R)->in_clk(R)	40.079   */39.430        */0.289         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TI    1
in_clk(R)->in_clk(R)	40.211   39.431/*        0.137/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.230   */39.432        */0.134         top_inst_peripherals_i/apb_uart_i/DTRN_reg/D    1
in_clk(R)->in_clk(R)	40.228   39.433/*        0.133/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/D    1
in_clk(R)->in_clk(R)	40.124   */39.433        */0.241         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/TI    1
in_clk(R)->in_clk(R)	40.231   39.435/*        0.113/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	40.068   */39.436        */0.275         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/TI    1
in_clk(R)->in_clk(R)	40.262   39.436/*        0.103/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.251   39.437/*        0.109/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.228   */39.437        */0.122         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.100   */39.439        */0.254         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.219   39.439/*        0.140/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.073   */39.439        */0.282         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	40.278   39.439/*        0.070/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.093   */39.440        */0.258         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	40.122   */39.440        */0.241         top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/TI    1
in_clk(R)->in_clk(R)	40.194   */39.441        */0.167         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/D    1
in_clk(R)->in_clk(R)	40.195   */39.441        */0.167         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/D    1
in_clk(R)->in_clk(R)	40.273   39.443/*        0.077/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.253   39.446/*        0.093/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.066   */39.446        */0.284         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	40.201   */39.447        */0.161         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/D    1
in_clk(R)->in_clk(R)	40.230   */39.447        */0.111         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/D    1
in_clk(R)->in_clk(R)	40.123   */39.448        */0.241         top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.254   */39.448        */0.095         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.095   */39.449        */0.255         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	40.228   */39.450        */0.122         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.202   */39.450        */0.161         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/D    1
in_clk(R)->in_clk(R)	40.290   39.450/*        0.082/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.201   */39.452        */0.161         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/D    1
in_clk(R)->in_clk(R)	40.081   */39.452        */0.273         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	40.201   */39.452        */0.161         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/D    1
in_clk(R)->in_clk(R)	40.264   */39.454        */0.100         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.273   39.457/*        0.078/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.101   */39.457        */0.245         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	40.124   */39.458        */0.239         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	40.081   */39.459        */0.272         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	40.084   */39.460        */0.256         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	40.208   */39.462        */0.152         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/D    1
in_clk(R)->in_clk(R)	40.208   */39.462        */0.152         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/D    1
in_clk(R)->in_clk(R)	40.109   */39.465        */0.244         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	40.254   39.466/*        0.090/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/D    1
in_clk(R)->in_clk(R)	40.252   39.466/*        0.089/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.194   39.468/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/D    1
in_clk(R)->in_clk(R)	40.110   */39.468        */0.257         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	40.194   39.468/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/D    1
in_clk(R)->in_clk(R)	40.195   39.468/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.195   39.468/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/D    1
in_clk(R)->in_clk(R)	40.006   */39.469        */0.343         top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.078   */39.471        */0.277         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	40.228   */39.471        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/D    1
in_clk(R)->in_clk(R)	40.200   39.473/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.245   39.474/*        0.103/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.241   39.474/*        0.105/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.037   */39.474        */0.315         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	40.096   */39.475        */0.254         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	40.240   39.475/*        0.128/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.070   */39.476        */0.286         top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/TI    1
in_clk(R)->in_clk(R)	40.093   */39.476        */0.259         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	40.094   */39.477        */0.256         top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.094   */39.478        */0.256         top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/TI    1
in_clk(R)->in_clk(R)	40.083   */39.478        */0.267         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	40.255   */39.478        */0.102         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.089   */39.479        */0.257         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	40.125   */39.480        */0.239         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	40.169   */39.480        */0.236         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.311   39.480/*        0.093/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.250   */39.480        */0.104         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.255   */39.482        */0.099         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.045   */39.483        */0.297         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.128   */39.490        */0.251         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	40.080   */39.491        */0.274         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	40.086   */39.492        */0.268         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	40.093   */39.495        */0.258         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.100   */39.495        */0.248         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	40.268   */39.495        */0.098         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/D    1
in_clk(R)->in_clk(R)	40.245   39.496/*        0.105/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/D    1
in_clk(R)->in_clk(R)	40.267   */39.496        */0.100         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/D    1
in_clk(R)->in_clk(R)	40.249   */39.497        */0.105         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.221   39.498/*        0.120/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.236   39.498/*        0.109/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.085   */39.498        */0.272         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	40.231   */39.498        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/D    1
in_clk(R)->in_clk(R)	40.100   */39.499        */0.254         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	40.094   */39.500        */0.256         top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.258   39.501/*        0.092/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.112   */39.501        */0.253         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/TI    1
in_clk(R)->in_clk(R)	40.264   39.502/*        0.100/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.126   */39.502        */0.239         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	40.086   */39.503        */0.262         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	40.078   */39.504        */0.279         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/TI    1
in_clk(R)->in_clk(R)	40.106   */39.504        */0.257         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	40.105   */39.504        */0.247         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	40.102   */39.505        */0.256         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	40.239   */39.505        */0.115         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.235   39.506/*        0.126/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/D    1
in_clk(R)->in_clk(R)	40.096   */39.507        */0.255         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	40.192   39.508/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/D    1
in_clk(R)->in_clk(R)	40.192   39.508/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/D    1
in_clk(R)->in_clk(R)	40.080   */39.508        */0.260         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	40.082   */39.511        */0.273         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/TI    1
in_clk(R)->in_clk(R)	40.073   */39.512        */0.270         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	40.087   */39.514        */0.268         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/TI    1
in_clk(R)->in_clk(R)	40.112   */39.516        */0.246         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	40.201   39.516/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.200   39.516/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/D    1
in_clk(R)->in_clk(R)	40.250   39.516/*        0.097/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.201   39.517/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/D    1
in_clk(R)->in_clk(R)	40.229   */39.519        */0.125         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.241   */39.520        */0.112         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.058   */39.520        */0.307         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.238   */39.521        */0.111         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.242   39.521/*        0.101/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/D    1
in_clk(R)->in_clk(R)	40.019   */39.524        */0.335         top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/TI    1
in_clk(R)->in_clk(R)	40.214   39.525/*        0.136/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.124   */39.525        */0.239         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	40.233   */39.526        */0.117         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.113   */39.527        */0.245         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TI    1
in_clk(R)->in_clk(R)	40.254   */39.527        */0.089         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.061   */39.528        */0.281         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/TI    1
in_clk(R)->in_clk(R)	40.231   */39.529        */0.119         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	40.263   */39.530        */0.102         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.109   */39.532        */0.244         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TI    1
in_clk(R)->in_clk(R)	40.071   */39.533        */0.269         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	40.055   */39.534        */0.302         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.251   */39.534        */0.107         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.237   */39.536        */0.115         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.247   39.538/*        0.118/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.189   39.540/*        0.173/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.098   */39.540        */0.267         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.297   39.541/*        0.070/*         top_inst_peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	40.175   39.544/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.194   39.544/*        0.157/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	40.277   */39.546        */0.082         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.260   */39.546        */0.088         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.200   39.547/*        0.164/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.190   39.547/*        0.161/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.224   39.548/*        0.127/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.168   39.553/*        0.178/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.091   */39.554        */0.266         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	40.255   */39.555        */0.110         top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/D    1
in_clk(R)->in_clk(R)	40.195   39.555/*        0.158/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.195   39.556/*        0.151/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/D    1
in_clk(R)->in_clk(R)	40.060   */39.556        */0.281         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	40.246   */39.556        */0.109         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/D    1
in_clk(R)->in_clk(R)	40.105   */39.557        */0.259         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	40.241   */39.557        */0.117         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.251   */39.557        */0.107         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.227   39.559/*        0.141/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/D    1
in_clk(R)->in_clk(R)	40.102   */39.560        */0.262         top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/TI    1
in_clk(R)->in_clk(R)	40.259   */39.561        */0.102         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.266   */39.561        */0.090         top_inst_peripherals_i/apb_uart_i/UART_RCLK/iDd_reg/D    1
in_clk(R)->in_clk(R)	40.237   */39.561        */0.118         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.057   */39.561        */0.289         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	40.118   */39.562        */0.246         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TI    1
in_clk(R)->in_clk(R)	40.103   */39.562        */0.249         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	40.230   */39.563        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/D    1
in_clk(R)->in_clk(R)	40.248   39.565/*        0.108/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.256   */39.566        */0.097         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.098   */39.566        */0.259         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	40.166   */39.568        */0.239         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.236   39.568/*        0.119/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/D    1
in_clk(R)->in_clk(R)	40.224   39.568/*        0.130/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.257   39.569/*        0.105/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.242   */39.569        */0.116         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.239   */39.569        */0.108         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.060   */39.571        */0.292         top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/TI    1
in_clk(R)->in_clk(R)	40.269   39.571/*        0.095/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/D    1
in_clk(R)->in_clk(R)	40.250   */39.572        */0.094         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/D    1
in_clk(R)->in_clk(R)	40.079   */39.574        */0.279         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/TI    1
in_clk(R)->in_clk(R)	40.119   */39.575        */0.241         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.089   */39.575        */0.268         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	40.123   */39.577        */0.256         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.225   */39.577        */0.112         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/D    1
in_clk(R)->in_clk(R)	40.097   */39.578        */0.253         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	40.217   39.579/*        0.135/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.231   39.580/*        0.107/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/D    1
in_clk(R)->in_clk(R)	40.082   */39.583        */0.275         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	40.140   */39.583        */0.225         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	40.230   39.584/*        0.109/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/D    1
in_clk(R)->in_clk(R)	40.234   39.584/*        0.127/*         top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/D    1
in_clk(R)->in_clk(R)	40.066   */39.585        */0.282         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	40.231   39.586/*        0.106/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/D    1
in_clk(R)->in_clk(R)	40.233   */39.586        */0.113         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.030   39.586/*        0.323/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	40.239   */39.586        */0.110         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.098   */39.587        */0.269         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	40.251   39.587/*        0.103/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/D    1
in_clk(R)->in_clk(R)	40.248   */39.588        */0.103         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.239   39.589/*        0.108/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/D    1
in_clk(R)->in_clk(R)	40.084   */39.589        */0.283         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TI    1
in_clk(R)->in_clk(R)	40.085   */39.589        */0.283         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TI    1
in_clk(R)->in_clk(R)	40.085   */39.589        */0.283         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TI    1
in_clk(R)->in_clk(R)	40.269   */39.590        */0.106         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.089   */39.592        */0.266         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.233   */39.596        */0.107         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.244   39.597/*        0.116/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.254   */39.598        */0.111         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.253   39.599/*        0.097/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/D    1
in_clk(R)->in_clk(R)	40.085   */39.600        */0.267         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	40.244   39.601/*        0.105/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.267   */39.603        */0.091         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	40.101   */39.603        */0.267         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	40.072   */39.604        */0.279         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	40.287   */39.606        */0.080         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/D    1
in_clk(R)->in_clk(R)	40.256   */39.606        */0.098         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	40.229   39.607/*        0.127/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.246   39.607/*        0.112/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	40.226   39.610/*        0.130/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.109   */39.610        */0.255         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.331   39.611/*        0.072/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.077   */39.612        */0.275         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.272   39.612/*        0.086/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/D    1
in_clk(R)->in_clk(R)	40.100   */39.614        */0.265         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	40.191   39.616/*        0.161/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.248   39.617/*        0.113/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.284   39.617/*        0.094/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.279   39.620/*        0.083/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.267   */39.622        */0.100         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/D    1
in_clk(R)->in_clk(R)	40.225   */39.622        */0.116         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/D    1
in_clk(R)->in_clk(R)	40.247   39.623/*        0.115/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.240   39.623/*        0.116/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.237   */39.625        */0.118         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.234   39.626/*        0.121/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/D    1
in_clk(R)->in_clk(R)	40.221   */39.627        */0.125         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.242   39.630/*        0.120/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.114   */39.632        */0.251         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/TI    1
in_clk(R)->in_clk(R)	40.106   */39.632        */0.262         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	40.084   */39.635        */0.271         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	40.239   */39.635        */0.110         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.107   */39.636        */0.256         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	40.073   */39.636        */0.269         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/TI    1
in_clk(R)->in_clk(R)	40.261   */39.636        */0.101         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.272   */39.636        */0.095         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/D    1
in_clk(R)->in_clk(R)	40.226   */39.637        */0.115         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.257   */39.637        */0.111         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.104   */39.637        */0.257         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	40.249   */39.637        */0.095         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.243   39.637/*        0.119/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.242   */39.638        */0.108         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.228   39.640/*        0.109/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/D    1
in_clk(R)->in_clk(R)	40.223   */39.640        */0.113         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/D    1
in_clk(R)->in_clk(R)	40.092   */39.640        */0.270         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	40.084   */39.641        */0.271         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	40.103   */39.641        */0.258         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	40.227   39.641/*        0.111/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/D    1
in_clk(R)->in_clk(R)	40.257   39.641/*        0.101/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	40.119   */39.641        */0.248         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TI    1
in_clk(R)->in_clk(R)	40.077   */39.641        */0.274         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	40.227   */39.642        */0.127         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	40.112   */39.642        */0.253         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	40.260   */39.643        */0.089         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.174   */39.644        */0.228         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.265   */39.645        */0.089         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.082   */39.645        */0.258         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	40.097   */39.646        */0.261         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	40.230   39.647/*        0.121/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.242   39.647/*        0.108/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.255   */39.647        */0.096         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.083   */39.647        */0.275         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/TI    1
in_clk(R)->in_clk(R)	40.244   39.648/*        0.111/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/D    1
in_clk(R)->in_clk(R)	40.223   39.649/*        0.138/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/D    1
in_clk(R)->in_clk(R)	40.097   */39.649        */0.257         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	40.089   */39.649        */0.266         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	40.261   */39.650        */0.095         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.280   */39.650        */0.084         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.265   */39.650        */0.091         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.212   39.650/*        0.147/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/D    1
in_clk(R)->in_clk(R)	40.097   */39.650        */0.261         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	40.244   */39.652        */0.107         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.279   */39.652        */0.082         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	40.084   */39.654        */0.268         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	40.082   */39.654        */0.276         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/TI    1
in_clk(R)->in_clk(R)	40.175   39.654/*        0.171/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.257   */39.655        */0.093         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.272   */39.655        */0.086         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/D    1
in_clk(R)->in_clk(R)	40.251   */39.655        */0.094         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.200   */39.657        */0.137         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.253   */39.657        */0.093         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.257   */39.658        */0.095         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	40.225   */39.660        */0.127         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.281   */39.661        */0.084         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.257   */39.661        */0.107         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.252   */39.661        */0.113         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.272   */39.663        */0.090         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.239   */39.664        */0.113         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.273   */39.666        */0.085         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.262   39.667/*        0.106/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/D    1
in_clk(R)->in_clk(R)	40.237   39.668/*        0.120/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.277   */39.668        */0.090         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/D    1
in_clk(R)->in_clk(R)	40.262   */39.671        */0.095         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	40.234   39.673/*        0.107/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/D    1
in_clk(R)->in_clk(R)	40.231   39.673/*        0.107/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.257   */39.674        */0.110         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.254   */39.674        */0.094         top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/D    1
in_clk(R)->in_clk(R)	40.203   */39.675        */0.135         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.232   */39.676        */0.119         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.082   */39.677        */0.270         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	40.261   */39.677        */0.100         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.282   */39.677        */0.086         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.245   39.680/*        0.105/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.288   */39.681        */0.079         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.243   39.682/*        0.120/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.245   */39.683        */0.113         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	40.256   */39.683        */0.100         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/D    1
in_clk(R)->in_clk(R)	40.230   */39.684        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/D    1
in_clk(R)->in_clk(R)	40.232   */39.685        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/D    1
in_clk(R)->in_clk(R)	40.248   39.686/*        0.119/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.232   */39.686        */0.119         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.281   39.687/*        0.078/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.222   39.688/*        0.143/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.246   */39.689        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/D    1
in_clk(R)->in_clk(R)	40.253   */39.689        */0.112         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/D    1
in_clk(R)->in_clk(R)	40.088   */39.690        */0.264         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	40.227   */39.690        */0.114         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/D    1
in_clk(R)->in_clk(R)	40.090   */39.693        */0.273         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	40.235   */39.694        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/D    1
in_clk(R)->in_clk(R)	40.080   */39.694        */0.275         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	40.198   39.694/*        0.154/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.243   39.695/*        0.108/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/D    1
in_clk(R)->in_clk(R)	40.250   */39.695        */0.102         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/D    1
in_clk(R)->in_clk(R)	40.260   */39.696        */0.112         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.233   */39.697        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.262   */39.697        */0.100         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/D    1
in_clk(R)->in_clk(R)	40.122   */39.697        */0.258         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.259   39.697/*        0.120/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.246   */39.698        */0.110         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.226   */39.698        */0.113         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/D    1
in_clk(R)->in_clk(R)	40.075   */39.698        */0.273         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	40.253   */39.698        */0.097         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/D    1
in_clk(R)->in_clk(R)	40.096   */39.699        */0.261         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	40.099   */39.699        */0.259         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	40.257   */39.699        */0.116         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.263   39.699/*        0.103/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/D    1
in_clk(R)->in_clk(R)	40.283   */39.699        */0.096         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.258   */39.700        */0.098         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/D    1
in_clk(R)->in_clk(R)	40.225   */39.701        */0.118         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/D    1
in_clk(R)->in_clk(R)	40.243   */39.702        */0.103         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/D    1
in_clk(R)->in_clk(R)	40.262   */39.703        */0.100         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/D    1
in_clk(R)->in_clk(R)	40.262   */39.703        */0.116         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.101   */39.703        */0.257         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	40.231   */39.703        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/D    1
in_clk(R)->in_clk(R)	40.251   */39.704        */0.100         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/D    1
in_clk(R)->in_clk(R)	40.258   */39.704        */0.095         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.254   */39.704        */0.104         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.101   */39.704        */0.245         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	40.081   */39.705        */0.271         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	40.174   39.705/*        0.176/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.275   */39.706        */0.083         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/D    1
in_clk(R)->in_clk(R)	40.239   */39.707        */0.111         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.097   */39.707        */0.261         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	40.253   */39.707        */0.099         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/D    1
in_clk(R)->in_clk(R)	40.092   */39.708        */0.273         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TI    1
in_clk(R)->in_clk(R)	40.077   */39.708        */0.274         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	40.258   */39.708        */0.107         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/D    1
in_clk(R)->in_clk(R)	40.256   */39.708        */0.107         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.249   */39.708        */0.097         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/D    1
in_clk(R)->in_clk(R)	40.257   */39.709        */0.099         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/D    1
in_clk(R)->in_clk(R)	40.233   39.709/*        0.127/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.260   39.711/*        0.105/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	40.242   */39.711        */0.103         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.231   39.711/*        0.107/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.098   */39.711        */0.260         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	40.230   */39.711        */0.112         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	40.244   */39.711        */0.099         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/D    1
in_clk(R)->in_clk(R)	40.099   */39.713        */0.259         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	40.260   */39.713        */0.101         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/D    1
in_clk(R)->in_clk(R)	40.193   39.713/*        0.152/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[0]/D    1
in_clk(R)->in_clk(R)	40.264   */39.714        */0.090         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/D    1
in_clk(R)->in_clk(R)	40.100   */39.714        */0.258         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	40.249   39.716/*        0.112/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/D    1
in_clk(R)->in_clk(R)	40.239   */39.717        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/D    1
in_clk(R)->in_clk(R)	40.113   */39.717        */0.250         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	40.237   39.719/*        0.125/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.228   */39.719        */0.123         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.257   */39.719        */0.104         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.242   */39.719        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/D    1
in_clk(R)->in_clk(R)	40.266   */39.719        */0.100         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.089   */39.720        */0.272         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	40.262   */39.721        */0.102         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	40.204   */39.721        */0.138         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/D    1
in_clk(R)->in_clk(R)	40.256   */39.721        */0.107         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	40.244   */39.722        */0.120         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.226   */39.723        */0.111         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/D    1
in_clk(R)->in_clk(R)	40.271   */39.723        */0.089         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.234   39.723/*        0.134/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/D    1
in_clk(R)->in_clk(R)	40.233   */39.723        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/D    1
in_clk(R)->in_clk(R)	40.234   */39.724        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/D    1
in_clk(R)->in_clk(R)	40.178   */39.724        */0.225         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.101   */39.724        */0.256         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	40.075   */39.725        */0.273         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	40.226   */39.725        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/D    1
in_clk(R)->in_clk(R)	40.248   */39.725        */0.102         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.241   */39.726        */0.115         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.231   */39.726        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/D    1
in_clk(R)->in_clk(R)	40.250   */39.726        */0.095         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/D    1
in_clk(R)->in_clk(R)	40.232   */39.726        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/D    1
in_clk(R)->in_clk(R)	40.241   39.727/*        0.117/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.228   */39.727        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/D    1
in_clk(R)->in_clk(R)	40.233   */39.727        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/D    1
in_clk(R)->in_clk(R)	40.229   */39.727        */0.119         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	40.236   */39.727        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/D    1
in_clk(R)->in_clk(R)	40.237   */39.728        */0.104         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/D    1
in_clk(R)->in_clk(R)	40.252   */39.728        */0.100         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/D    1
in_clk(R)->in_clk(R)	40.182   39.728/*        0.167/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.300   39.729/*        0.104/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.231   */39.730        */0.114         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.247   39.730/*        0.115/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.240   39.730/*        0.119/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.268   */39.730        */0.090         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/D    1
in_clk(R)->in_clk(R)	40.236   */39.730        */0.102         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/D    1
in_clk(R)->in_clk(R)	40.244   */39.731        */0.105         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.227   */39.731        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/D    1
in_clk(R)->in_clk(R)	40.223   */39.731        */0.121         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.244   */39.732        */0.112         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	40.220   39.732/*        0.133/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/D    1
in_clk(R)->in_clk(R)	40.240   */39.733        */0.115         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.111   */39.735        */0.240         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	40.287   */39.736        */0.073         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/D    1
in_clk(R)->in_clk(R)	40.258   39.736/*        0.109/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/D    1
in_clk(R)->in_clk(R)	40.253   */39.736        */0.107         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.251   */39.736        */0.095         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/D    1
in_clk(R)->in_clk(R)	40.260   */39.736        */0.101         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.241   39.737/*        0.122/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.253   */39.737        */0.096         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/D    1
in_clk(R)->in_clk(R)	40.255   39.737/*        0.110/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.218   */39.737        */0.131         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.222   39.739/*        0.127/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.219   39.739/*        0.132/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.247   */39.740        */0.117         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.246   */39.741        */0.103         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.266   */39.741        */0.108         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.241   */39.741        */0.100         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/D    1
in_clk(R)->in_clk(R)	40.267   */39.741        */0.096         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/D    1
in_clk(R)->in_clk(R)	40.224   */39.741        */0.130         top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/D    1
in_clk(R)->in_clk(R)	40.244   39.742/*        0.118/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.221   */39.742        */0.133         top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/D    1
in_clk(R)->in_clk(R)	40.238   */39.742        */0.103         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.245   39.742/*        0.115/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	40.234   */39.743        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/D    1
in_clk(R)->in_clk(R)	40.255   */39.743        */0.106         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	40.181   */39.744        */0.223         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.213   */39.744        */0.127         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.253   39.745/*        0.110/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.236   */39.745        */0.115         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.238   */39.745        */0.103         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.244   */39.749        */0.114         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	40.256   */39.749        */0.094         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/D    1
in_clk(R)->in_clk(R)	40.254   */39.749        */0.107         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/D    1
in_clk(R)->in_clk(R)	40.220   */39.750        */0.118         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/D    1
in_clk(R)->in_clk(R)	40.213   */39.750        */0.131         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/D    1
in_clk(R)->in_clk(R)	40.247   */39.751        */0.117         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/D    1
in_clk(R)->in_clk(R)	40.207   */39.752        */0.131         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.255   */39.753        */0.117         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.245   */39.753        */0.111         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/D    1
in_clk(R)->in_clk(R)	40.229   */39.753        */0.112         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/D    1
in_clk(R)->in_clk(R)	40.249   */39.754        */0.108         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.210   */39.755        */0.133         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/D    1
in_clk(R)->in_clk(R)	40.227   */39.755        */0.114         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/D    1
in_clk(R)->in_clk(R)	40.254   */39.757        */0.107         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.247   39.757/*        0.119/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/D    1
in_clk(R)->in_clk(R)	40.252   */39.757        */0.108         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	40.276   */39.757        */0.084         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.239   39.758/*        0.122/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.261   */39.759        */0.105         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.270   */39.759        */0.097         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/D    1
in_clk(R)->in_clk(R)	40.238   39.760/*        0.121/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/D    1
in_clk(R)->in_clk(R)	40.225   */39.761        */0.113         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.091   */39.762        */0.273         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TI    1
in_clk(R)->in_clk(R)	40.249   39.762/*        0.112/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.258   */39.762        */0.103         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	40.240   39.763/*        0.123/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.273   */39.763        */0.094         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/D    1
in_clk(R)->in_clk(R)	40.236   */39.763        */0.117         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	40.241   39.764/*        0.121/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	40.250   */39.764        */0.109         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.230   */39.765        */0.122         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/D    1
in_clk(R)->in_clk(R)	40.226   */39.766        */0.113         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.226   39.767/*        0.126/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	40.245   */39.767        */0.110         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.249   */39.768        */0.097         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/D    1
in_clk(R)->in_clk(R)	40.231   */39.768        */0.120         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.081   */39.769        */0.271         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	40.254   */39.770        */0.106         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.247   */39.770        */0.109         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/D    1
in_clk(R)->in_clk(R)	40.266   */39.771        */0.099         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	40.260   */39.771        */0.104         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	40.235   */39.772        */0.111         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.267   */39.773        */0.098         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.245   */39.773        */0.112         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	40.238   */39.773        */0.102         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/D    1
in_clk(R)->in_clk(R)	40.088   */39.774        */0.274         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	40.235   */39.774        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/D    1
in_clk(R)->in_clk(R)	40.252   */39.774        */0.104         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	40.246   */39.774        */0.102         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.230   */39.774        */0.122         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/D    1
in_clk(R)->in_clk(R)	40.230   */39.775        */0.111         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/D    1
in_clk(R)->in_clk(R)	40.248   */39.775        */0.103         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/D    1
in_clk(R)->in_clk(R)	40.230   */39.775        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.254   39.775/*        0.103/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	40.072   */39.776        */0.276         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	40.247   */39.776        */0.111         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	40.232   */39.776        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/D    1
in_clk(R)->in_clk(R)	40.254   */39.777        */0.107         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.242   */39.777        */0.122         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.242   */39.777        */0.112         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	40.086   */39.777        */0.274         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	40.267   */39.778        */0.099         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.238   39.778/*        0.119/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	40.233   */39.778        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/D    1
in_clk(R)->in_clk(R)	40.075   */39.779        */0.273         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	40.238   */39.779        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/D    1
in_clk(R)->in_clk(R)	40.230   */39.779        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/D    1
in_clk(R)->in_clk(R)	40.234   */39.780        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	40.235   */39.780        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.241   */39.780        */0.122         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.235   */39.780        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	40.250   */39.780        */0.108         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	40.238   */39.780        */0.102         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/D    1
in_clk(R)->in_clk(R)	40.251   */39.782        */0.099         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/D    1
in_clk(R)->in_clk(R)	40.234   */39.782        */0.111         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.228   */39.782        */0.113         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/D    1
in_clk(R)->in_clk(R)	40.199   */39.782        */0.140         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/D    1
in_clk(R)->in_clk(R)	40.072   */39.782        */0.276         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	40.235   */39.782        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/D    1
in_clk(R)->in_clk(R)	40.237   */39.782        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/D    1
in_clk(R)->in_clk(R)	40.251   */39.784        */0.106         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.084   */39.785        */0.268         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	40.251   */39.785        */0.107         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	40.231   */39.785        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/D    1
in_clk(R)->in_clk(R)	40.254   */39.785        */0.103         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	40.258   */39.786        */0.102         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	40.237   */39.786        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/D    1
in_clk(R)->in_clk(R)	40.235   */39.786        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/D    1
in_clk(R)->in_clk(R)	40.252   */39.787        */0.100         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/D    1
in_clk(R)->in_clk(R)	40.270   */39.787        */0.097         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/D    1
in_clk(R)->in_clk(R)	40.263   */39.787        */0.097         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	40.247   */39.788        */0.100         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/D    1
in_clk(R)->in_clk(R)	40.232   */39.789        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/D    1
in_clk(R)->in_clk(R)	40.249   */39.789        */0.107         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	40.235   */39.789        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	40.260   */39.789        */0.102         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.240   */39.789        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/D    1
in_clk(R)->in_clk(R)	40.245   */39.790        */0.099         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	40.233   */39.790        */0.118         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	40.241   */39.791        */0.104         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/D    1
in_clk(R)->in_clk(R)	40.252   */39.791        */0.106         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	40.228   */39.791        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/D    1
in_clk(R)->in_clk(R)	40.246   */39.791        */0.102         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	40.250   */39.791        */0.109         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	40.240   */39.791        */0.101         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/D    1
in_clk(R)->in_clk(R)	40.084   */39.791        */0.268         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/TI    1
in_clk(R)->in_clk(R)	40.234   */39.791        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/D    1
in_clk(R)->in_clk(R)	40.259   */39.792        */0.102         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	40.252   */39.792        */0.097         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.242   */39.792        */0.113         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.227   */39.792        */0.111         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/D    1
in_clk(R)->in_clk(R)	40.230   */39.793        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/D    1
in_clk(R)->in_clk(R)	40.235   */39.793        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/D    1
in_clk(R)->in_clk(R)	40.237   */39.793        */0.109         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.239   */39.794        */0.102         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/D    1
in_clk(R)->in_clk(R)	40.243   */39.794        */0.106         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	40.258   */39.795        */0.102         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	40.239   */39.795        */0.101         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/D    1
in_clk(R)->in_clk(R)	40.241   */39.795        */0.114         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.239   */39.796        */0.116         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.263   */39.796        */0.101         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	40.258   */39.796        */0.091         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.253   */39.796        */0.096         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/D    1
in_clk(R)->in_clk(R)	40.330   */39.796        */0.073         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.237   */39.797        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/D    1
in_clk(R)->in_clk(R)	40.270   */39.797        */0.096         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.248   */39.797        */0.116         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.252   */39.798        */0.100         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/D    1
in_clk(R)->in_clk(R)	40.253   */39.798        */0.096         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.245   */39.798        */0.114         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/D    1
in_clk(R)->in_clk(R)	40.263   */39.798        */0.097         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	40.331   */39.799        */0.072         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.208   */39.799        */0.130         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/D    1
in_clk(R)->in_clk(R)	40.239   */39.799        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/D    1
in_clk(R)->in_clk(R)	40.246   */39.800        */0.102         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.232   */39.800        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/D    1
in_clk(R)->in_clk(R)	40.256   */39.800        */0.093         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.230   */39.800        */0.118         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.257   */39.801        */0.103         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.237   */39.801        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/D    1
in_clk(R)->in_clk(R)	40.239   */39.801        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/D    1
in_clk(R)->in_clk(R)	40.254   */39.801        */0.096         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/D    1
in_clk(R)->in_clk(R)	40.234   */39.802        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/D    1
in_clk(R)->in_clk(R)	40.254   */39.802        */0.096         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	40.260   */39.802        */0.101         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	40.253   */39.803        */0.104         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	40.239   */39.803        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/D    1
in_clk(R)->in_clk(R)	40.241   */39.803        */0.103         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/D    1
in_clk(R)->in_clk(R)	40.237   */39.803        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/D    1
in_clk(R)->in_clk(R)	40.256   */39.803        */0.109         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.235   */39.804        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/D    1
in_clk(R)->in_clk(R)	40.273   */39.804        */0.094         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/D    1
in_clk(R)->in_clk(R)	40.220   39.805/*        0.134/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.237   */39.806        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/D    1
in_clk(R)->in_clk(R)	40.258   */39.806        */0.101         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	40.237   */39.807        */0.114         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/D    1
in_clk(R)->in_clk(R)	40.230   39.808/*        0.112/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/D    1
in_clk(R)->in_clk(R)	40.256   */39.808        */0.094         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/D    1
in_clk(R)->in_clk(R)	40.262   */39.808        */0.109         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	40.274   */39.811        */0.094         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	40.255   */39.812        */0.095         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/D    1
in_clk(R)->in_clk(R)	40.273   */39.815        */0.093         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.236   */39.815        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/D    1
in_clk(R)->in_clk(R)	40.251   39.816/*        0.106/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	40.210   */39.818        */0.133         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/D    1
in_clk(R)->in_clk(R)	40.222   */39.819        */0.116         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/D    1
in_clk(R)->in_clk(R)	40.239   */39.820        */0.113         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	40.231   */39.823        */0.112         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/D    1
in_clk(R)->in_clk(R)	40.259   39.825/*        0.107/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.229   */39.826        */0.113         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/D    1
in_clk(R)->in_clk(R)	40.232   */39.826        */0.112         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/D    1
in_clk(R)->in_clk(R)	40.228   */39.826        */0.113         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/D    1
in_clk(R)->in_clk(R)	40.230   */39.830        */0.122         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	40.210   */39.830        */0.131         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/D    1
in_clk(R)->in_clk(R)	40.241   */39.830        */0.115         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	40.205   */39.831        */0.133         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.260   */39.832        */0.103         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.225   */39.832        */0.116         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/D    1
in_clk(R)->in_clk(R)	40.240   */39.832        */0.123         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	40.218   */39.832        */0.127         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/D    1
in_clk(R)->in_clk(R)	40.216   */39.833        */0.126         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/D    1
in_clk(R)->in_clk(R)	40.238   */39.835        */0.114         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	40.240   */39.836        */0.114         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	40.235   */39.837        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/D    1
in_clk(R)->in_clk(R)	40.231   */39.837        */0.110         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	40.233   */39.838        */0.112         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/D    1
in_clk(R)->in_clk(R)	40.233   */39.838        */0.118         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	40.264   */39.839        */0.099         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.234   */39.839        */0.118         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	40.244   */39.840        */0.114         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/D    1
in_clk(R)->in_clk(R)	40.244   */39.840        */0.113         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/D    1
in_clk(R)->in_clk(R)	40.234   */39.841        */0.127         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.249   */39.842        */0.108         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.232   */39.842        */0.119         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/D    1
in_clk(R)->in_clk(R)	40.244   */39.843        */0.120         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/D    1
in_clk(R)->in_clk(R)	40.233   */39.843        */0.112         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/D    1
in_clk(R)->in_clk(R)	40.263   */39.845        */0.095         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/D    1
in_clk(R)->in_clk(R)	40.236   */39.845        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/D    1
in_clk(R)->in_clk(R)	40.213   */39.845        */0.128         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/D    1
in_clk(R)->in_clk(R)	40.258   */39.845        */0.104         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.233   */39.847        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/D    1
in_clk(R)->in_clk(R)	40.234   */39.847        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	40.233   */39.848        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/D    1
in_clk(R)->in_clk(R)	40.247   */39.849        */0.104         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	40.238   */39.849        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/D    1
in_clk(R)->in_clk(R)	40.244   */39.849        */0.120         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/D    1
in_clk(R)->in_clk(R)	40.235   */39.849        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	40.235   */39.849        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/D    1
in_clk(R)->in_clk(R)	40.232   */39.850        */0.117         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/D    1
in_clk(R)->in_clk(R)	40.235   */39.850        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/D    1
in_clk(R)->in_clk(R)	40.240   */39.850        */0.105         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/D    1
in_clk(R)->in_clk(R)	40.247   */39.851        */0.110         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	40.234   */39.852        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/D    1
in_clk(R)->in_clk(R)	40.242   */39.852        */0.121         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	40.231   */39.852        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	40.237   */39.853        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/D    1
in_clk(R)->in_clk(R)	40.248   */39.854        */0.116         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/D    1
in_clk(R)->in_clk(R)	40.229   */39.854        */0.122         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	40.250   */39.854        */0.117         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.227   */39.854        */0.111         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/D    1
in_clk(R)->in_clk(R)	40.236   */39.855        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/D    1
in_clk(R)->in_clk(R)	40.266   */39.855        */0.101         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.236   */39.855        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	40.253   */39.855        */0.100         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/D    1
in_clk(R)->in_clk(R)	40.228   */39.855        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/D    1
in_clk(R)->in_clk(R)	40.267   */39.856        */0.091         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/D    1
in_clk(R)->in_clk(R)	40.250   */39.856        */0.106         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.250   */39.856        */0.107         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.225   */39.857        */0.113         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	40.237   */39.858        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/D    1
in_clk(R)->in_clk(R)	40.235   */39.858        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/D    1
in_clk(R)->in_clk(R)	40.251   */39.858        */0.101         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/D    1
in_clk(R)->in_clk(R)	40.232   */39.859        */0.109         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/D    1
in_clk(R)->in_clk(R)	40.272   */39.860        */0.096         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/D    1
in_clk(R)->in_clk(R)	40.253   */39.860        */0.104         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	40.233   */39.861        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/D    1
in_clk(R)->in_clk(R)	40.243   */39.861        */0.111         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	40.235   */39.862        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/D    1
in_clk(R)->in_clk(R)	40.243   */39.862        */0.111         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	40.265   */39.862        */0.100         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	40.254   */39.862        */0.105         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	40.237   */39.863        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/D    1
in_clk(R)->in_clk(R)	40.228   */39.864        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/D    1
in_clk(R)->in_clk(R)	40.245   */39.864        */0.109         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	40.227   */39.864        */0.111         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/D    1
in_clk(R)->in_clk(R)	40.252   */39.864        */0.115         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	40.234   */39.865        */0.108         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/D    1
in_clk(R)->in_clk(R)	40.268   */39.866        */0.090         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/D    1
in_clk(R)->in_clk(R)	40.237   */39.867        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/D    1
in_clk(R)->in_clk(R)	40.235   */39.867        */0.116         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	40.254   */39.868        */0.098         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/D    1
in_clk(R)->in_clk(R)	40.240   */39.868        */0.121         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	40.236   */39.869        */0.106         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/D    1
in_clk(R)->in_clk(R)	40.253   */39.869        */0.104         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	40.234   */39.870        */0.107         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/D    1
in_clk(R)->in_clk(R)	40.243   */39.870        */0.102         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/D    1
in_clk(R)->in_clk(R)	40.261   */39.871        */0.100         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	40.240   */39.871        */0.104         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/D    1
in_clk(R)->in_clk(R)	40.228   */39.871        */0.110         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/D    1
in_clk(R)->in_clk(R)	40.322   */39.872        */0.081         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.270   */39.873        */0.088         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/D    1
in_clk(R)->in_clk(R)	40.252   */39.873        */0.105         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	40.234   39.873/*        0.115/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	40.256   */39.876        */0.096         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/D    1
in_clk(R)->in_clk(R)	40.237   */39.910        */0.124         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	40.241   */39.911        */0.122         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	40.236   */39.911        */0.125         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	40.248   */39.916        */0.109         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	40.246   */39.917        */0.118         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/D    1
in_clk(R)->in_clk(R)	40.251   */39.922        */0.108         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	40.238   */39.924        */0.123         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	40.236   */39.925        */0.109         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	40.226   */39.925        */0.122         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	40.239   */39.927        */0.122         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	40.228   */39.927        */0.120         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	40.248   */39.927        */0.116         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	40.249   */39.928        */0.115         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/D    1
in_clk(R)->in_clk(R)	40.247   */39.932        */0.117         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	40.229   */39.934        */0.120         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	40.230   */39.937        */0.118         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	40.231   */39.941        */0.117         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	40.255   */39.942        */0.102         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_tck_i(R)->in_tck_i(F)	50.480   */46.471        */0.136         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D    1
clk_jtag(R)->in_tck_i(F)	50.554   48.071/*        0.061/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.427   48.072/*        0.048/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[11]/RN    1
clk_jtag(R)->in_tck_i(F)	50.557   48.074/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/RN    1
clk_jtag(R)->in_tck_i(F)	50.557   48.075/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/RN    1
clk_jtag(R)->in_tck_i(F)	50.557   48.075/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/RN    1
clk_jtag(R)->in_tck_i(F)	50.577   48.094/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/SN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.118/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.472   48.119/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.472   48.119/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.119/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[25]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.119/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.120/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.473   48.120/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.428   48.153/*        0.047/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.428   48.154/*        0.047/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.429   48.155/*        0.047/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.429   48.155/*        0.047/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.429   48.155/*        0.047/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.429   48.155/*        0.047/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.429   48.155/*        0.046/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.429   48.156/*        0.046/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.429   48.156/*        0.046/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.434   48.162/*        0.046/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.434   48.162/*        0.046/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.436   48.165/*        0.043/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.436   48.165/*        0.043/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.475   48.200/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.385   48.232/*        0.095/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.387   48.234/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.387   48.234/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.387   48.234/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.387   48.234/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.388   48.234/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.388   48.235/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(F)	50.388   48.235/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[1]/RN    1
in_spi_clk_i(F)->clk_jtag(R)	99.000   48.246/*        0.500/*         out_spi_sdo1_o    1
clk_jtag(R)->in_spi_clk_i(F)	50.405   48.252/*        0.075/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/SN    1
in_spi_clk_i(F)->clk_jtag(R)	99.000   */48.382        */0.500         out_spi_sdo0_o    1
in_spi_clk_i(F)->clk_jtag(R)	99.000   48.466/*        0.500/*         out_spi_sdo2_o    1
in_spi_clk_i(F)->clk_jtag(R)	99.000   48.480/*        0.500/*         out_spi_sdo3_o    1
in_tck_i(F)->clk_jtag(R)	99.000   48.482/*        0.500/*         out_tdo_o    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.362  */49.069        */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[3]/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.364  */49.078        */0.093         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[2]/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.365  */49.078        */0.093         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[4]/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.366  */49.081        */0.092         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[1]/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.364  */49.084        */0.094         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[7]/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.366  */49.092        */0.091         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[5]/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.366  */49.101        */0.092         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[6]/D    1
in_tck_i(F)->in_tck_i(R)	100.327  */49.199        */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/TE    1
in_tck_i(F)->in_tck_i(R)	100.327  */49.199        */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/TE    1
in_tck_i(F)->in_tck_i(R)	100.327  */49.199        */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/TE    1
in_tck_i(F)->in_tck_i(R)	100.327  */49.199        */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/TE    1
in_tck_i(F)->in_tck_i(R)	100.327  */49.199        */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/TE    1
in_tck_i(F)->in_tck_i(R)	100.476  */49.216        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.216        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.216        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/TE    1
in_tck_i(F)->in_tck_i(R)	100.477  */49.216        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/TE    1
in_tck_i(F)->in_tck_i(R)	100.477  */49.216        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.216        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/TE    1
in_tck_i(F)->in_tck_i(R)	100.477  */49.216        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.217        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.217        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.217        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.217        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.217        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.217        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/TE    1
in_tck_i(F)->in_tck_i(R)	100.480  */49.218        */0.150         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/TE    1
in_tck_i(F)->in_tck_i(R)	100.480  */49.218        */0.150         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/TE    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.218        */0.153         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/TE    1
in_tck_i(F)->in_tck_i(R)	100.480  */49.218        */0.150         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/TE    1
in_tck_i(F)->in_tck_i(R)	100.480  */49.218        */0.150         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/TE    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.274  */49.228        */0.184         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/D    1
in_tck_i(F)->in_tck_i(R)	100.489  */49.228        */0.147         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/TE    1
in_tck_i(F)->in_tck_i(R)	100.489  */49.228        */0.147         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/TE    1
in_tck_i(F)->in_tck_i(R)	100.453  */49.281        */0.167         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/TE    1
in_tck_i(F)->in_tck_i(R)	100.454  */49.283        */0.167         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/TE    1
in_tck_i(F)->in_tck_i(R)	100.454  */49.283        */0.167         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/TE    1
in_tck_i(F)->in_tck_i(R)	100.454  */49.284        */0.167         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/TE    1
in_tck_i(F)->in_tck_i(R)	100.455  */49.285        */0.167         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/TE    1
in_tck_i(F)->in_tck_i(R)	100.455  */49.285        */0.167         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/TE    1
in_tck_i(F)->in_tck_i(R)	100.455  */49.285        */0.167         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/TE    1
in_tck_i(F)->in_tck_i(R)	100.463  */49.291        */0.164         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/TE    1
in_tck_i(F)->in_tck_i(R)	100.464  */49.291        */0.164         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/TE    1
in_tck_i(F)->in_tck_i(R)	100.464  */49.291        */0.164         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/TE    1
in_tck_i(F)->in_tck_i(R)	100.464  */49.292        */0.164         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/TE    1
in_tck_i(F)->in_tck_i(R)	100.464  */49.292        */0.164         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/TE    1
in_tck_i(F)->in_tck_i(R)	100.541  49.308/*        0.091/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[23]/D    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.308        */0.156         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/TE    1
in_tck_i(F)->in_tck_i(R)	100.480  */49.309        */0.156         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/TE    1
in_tck_i(F)->in_tck_i(R)	100.480  */49.309        */0.156         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/TE    1
in_tck_i(F)->in_tck_i(R)	100.480  */49.309        */0.156         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/TE    1
in_tck_i(F)->in_tck_i(R)	100.480  */49.309        */0.156         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/TE    1
in_tck_i(F)->in_tck_i(R)	100.542  49.311/*        0.091/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]/D    1
in_tck_i(F)->in_tck_i(R)	100.478  */49.312        */0.157         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/TE    1
in_tck_i(F)->in_tck_i(R)	100.542  49.312/*        0.090/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[26]/D    1
in_tck_i(F)->in_tck_i(R)	100.542  49.312/*        0.090/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]/D    1
in_tck_i(F)->in_tck_i(R)	100.543  49.314/*        0.090/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/D    1
in_tck_i(F)->in_tck_i(R)	100.543  49.315/*        0.090/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[29]/D    1
in_tck_i(F)->in_tck_i(R)	100.549  49.318/*        0.088/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[8]/D    1
in_tck_i(F)->in_tck_i(R)	100.549  49.319/*        0.088/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[7]/D    1
in_tck_i(F)->in_tck_i(R)	100.550  49.321/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[6]/D    1
in_tck_i(F)->in_tck_i(R)	100.550  49.322/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[1]/D    1
in_tck_i(F)->in_tck_i(R)	100.550  49.323/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]/D    1
in_tck_i(F)->in_tck_i(R)	100.551  49.323/*        0.086/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]/D    1
in_tck_i(F)->in_tck_i(R)	100.397  */49.389        */0.237         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/TE    1
in_tck_i(F)->in_tck_i(R)	100.397  */49.389        */0.237         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/TE    1
in_tck_i(F)->in_tck_i(R)	100.397  */49.389        */0.237         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/TE    1
in_tck_i(F)->in_tck_i(R)	100.397  */49.389        */0.237         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/TE    1
in_tck_i(F)->in_tck_i(R)	100.397  */49.389        */0.237         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/TE    1
in_tck_i(F)->in_tck_i(R)	100.397  */49.389        */0.237         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/TE    1
in_tck_i(F)->in_tck_i(R)	100.397  */49.390        */0.237         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/TE    1
in_tck_i(F)->in_tck_i(R)	100.397  */49.390        */0.237         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/TE    1
in_tck_i(F)->in_tck_i(R)	100.401  */49.392        */0.235         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/TE    1
in_tck_i(F)->in_tck_i(R)	100.402  */49.393        */0.235         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/TE    1
in_tck_i(F)->in_tck_i(R)	100.402  */49.393        */0.235         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/TE    1
in_tck_i(F)->in_tck_i(R)	100.402  */49.393        */0.235         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/TE    1
in_tck_i(F)->in_tck_i(R)	100.409  */49.403        */0.232         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/TE    1
in_tck_i(F)->in_tck_i(R)	100.410  */49.403        */0.232         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/TE    1
in_tck_i(F)->in_tck_i(R)	100.409  */49.404        */0.232         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/TE    1
in_tck_i(F)->in_tck_i(R)	100.409  */49.404        */0.232         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/TE    1
in_tck_i(F)->in_tck_i(R)	100.409  */49.404        */0.232         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/TE    1
in_tck_i(F)->in_tck_i(R)	100.410  */49.404        */0.232         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/TE    1
in_tck_i(F)->in_tck_i(R)	100.410  */49.404        */0.232         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.371   */49.418        */0.103         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[10]/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.290  */49.424        */0.167         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/TE    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.371   */49.441        */0.105         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.411   */49.444        */0.088         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.411   */49.444        */0.087         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.412   */49.445        */0.087         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.372   */49.446        */0.103         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.415   */49.453        */0.084         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.416   */49.457        */0.083         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.416   */49.458        */0.083         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.381   */49.459        */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.418   */49.463        */0.081         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.419   */49.464        */0.080         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.419   */49.465        */0.080         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.419   */49.465        */0.080         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.419   */49.465        */0.080         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.419   */49.465        */0.080         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.420   */49.466        */0.079         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.420   */49.466        */0.079         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.420   */49.466        */0.079         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.367   */49.467        */0.109         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.420   */49.467        */0.079         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.420   */49.467        */0.079         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.367   */49.469        */0.108         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.421   */49.470        */0.078         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.422   */49.472        */0.077         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[22]/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.440  49.472/*        0.073/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_done_reg_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.370   */49.475        */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.371   */49.479        */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.371   */49.479        */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.371   */49.480        */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.372   */49.482        */0.103         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[7]/D    1
in_tck_i(R)->in_tck_i(F)	50.220   49.506/*        0.396/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/TE    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.412   */49.509        */0.088         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.390   49.556/*        0.090/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[0]/D    1
in_tck_i(R)->in_tck_i(F)	50.502   49.581/*        0.114/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/D    1
in_tck_i(R)->in_tck_i(F)	50.502   49.588/*        0.114/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/D    1
in_tck_i(R)->in_tck_i(F)	50.505   49.592/*        0.111/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/D    1
in_tck_i(F)->in_tck_i(R)	100.537  */49.593        */0.095         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]/D    1
in_tck_i(R)->in_tck_i(F)	50.482   */49.599        */0.133         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/D    1
in_tck_i(F)->in_tck_i(R)	100.542  */49.603        */0.091         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[27]/D    1
in_tck_i(F)->in_tck_i(R)	100.543  */49.603        */0.089         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]/D    1
in_tck_i(F)->in_tck_i(R)	100.543  */49.603        */0.089         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[14]/D    1
in_tck_i(F)->in_tck_i(R)	100.542  */49.604        */0.090         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[24]/D    1
in_tck_i(F)->in_tck_i(R)	100.542  */49.604        */0.091         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[22]/D    1
in_tck_i(F)->in_tck_i(R)	100.542  */49.604        */0.090         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[28]/D    1
in_tck_i(F)->in_tck_i(R)	100.544  */49.606        */0.088         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[13]/D    1
in_tck_i(F)->in_tck_i(R)	100.544  */49.606        */0.088         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[30]/D    1
in_tck_i(F)->in_tck_i(R)	100.543  */49.607        */0.090         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[25]/D    1
in_tck_i(F)->in_tck_i(R)	100.545  */49.608        */0.088         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]/D    1
in_tck_i(F)->in_tck_i(R)	100.546  */49.610        */0.087         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[15]/D    1
in_tck_i(F)->in_tck_i(R)	100.550  */49.612        */0.087         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[21]/D    1
in_tck_i(F)->in_tck_i(R)	100.560  49.625/*        0.078/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]/D    1
in_tck_i(F)->in_tck_i(R)	100.560  49.625/*        0.077/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]/D    1
in_tck_i(F)->in_tck_i(R)	100.560  49.626/*        0.077/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]/D    1
in_tck_i(F)->in_tck_i(R)	100.560  49.626/*        0.077/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]/D    1
in_tck_i(F)->in_tck_i(R)	100.548  49.654/*        0.084/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/D    1
in_tck_i(F)->in_tck_i(R)	100.558  49.670/*        0.079/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]/D    1
in_tck_i(F)->in_tck_i(R)	100.559  49.673/*        0.078/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/D    1
in_tck_i(F)->in_tck_i(R)	100.329  49.790/*        0.307/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/TE    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.133   49.876/*        0.346/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.199   */49.877        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.170   49.912/*        0.309/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.165   */49.941        */0.314         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.205   */49.978        */0.275         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/TI    1
in_tck_i(F)->in_tck_i(R)	100.541  49.980/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.161  49.999/*        0.297/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/TE    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.177  */50.011        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/TI    1
in_spi_clk_i(R)->in_spi_clk_i(F)	50.344   */50.070        */0.135         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/D    1
in_tck_i(R)->in_tck_i(F)	50.321   */50.117        */0.295         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/TI    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.310  */50.136        */0.148         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/D    1
in_spi_clk_i(F)->in_spi_clk_i(R)	100.335  */50.170        */0.123         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.515  95.614/*        0.131/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	100.533  */95.635        */0.100         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.537  */95.648        */0.096         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	100.538  */95.649        */0.096         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.538  */95.650        */0.096         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	100.540  */95.660        */0.095         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.551  */95.660        */0.090         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	100.541  */95.660        */0.093         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	100.552  */95.665        */0.089         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	100.552  */95.665        */0.089         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.553  */95.667        */0.088         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	100.553  */95.668        */0.088         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	100.554  */95.668        */0.088         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.554  */95.668        */0.088         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.554  */95.669        */0.088         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	100.553  */95.669        */0.088         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.554  */95.669        */0.088         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.527  95.740/*        0.098/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[21]/D    1
in_tck_i(R)->in_tck_i(R)	100.529  95.745/*        0.097/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	100.529  95.747/*        0.096/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	100.530  95.749/*        0.096/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	100.527  95.749/*        0.098/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	100.528  95.754/*        0.098/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.529  95.759/*        0.097/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	100.533  95.761/*        0.092/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	100.531  95.762/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	100.548  95.770/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	100.549  95.771/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	100.522  95.774/*        0.099/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	100.547  95.776/*        0.088/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.547  95.777/*        0.088/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	100.523  95.778/*        0.097/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.524  95.780/*        0.097/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	100.523  95.780/*        0.097/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.524  95.780/*        0.097/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.549  95.782/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	100.530  95.783/*        0.096/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.525  95.785/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.550  95.787/*        0.085/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	100.533  95.791/*        0.093/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[0]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.421  */96.009        */0.075         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.423  */96.015        */0.073         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.529  96.048/*        0.096/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	100.531  96.053/*        0.094/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	100.540  96.056/*        0.089/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	100.532  96.058/*        0.093/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	100.533  96.060/*        0.092/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	100.533  96.060/*        0.092/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	100.551  96.078/*        0.085/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	100.551  96.079/*        0.084/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[25]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.253  */96.138        */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.256  */96.157        */0.250         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	100.511  96.213/*        0.133/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.506  96.239/*        0.131/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	100.306  96.292/*        0.315/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	100.316  96.302/*        0.311/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	100.318  96.304/*        0.310/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/TE    1
in_tck_i(R)->in_tck_i(R)	100.318  96.304/*        0.310/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/TE    1
in_tck_i(R)->in_tck_i(R)	100.318  96.305/*        0.310/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/TE    1
in_tck_i(R)->in_tck_i(R)	100.319  96.305/*        0.310/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/TE    1
in_tck_i(R)->in_tck_i(R)	100.318  96.306/*        0.310/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/TE    1
in_tck_i(R)->in_tck_i(R)	100.318  96.306/*        0.310/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/TE    1
in_tck_i(R)->in_tck_i(R)	100.318  96.306/*        0.310/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/TE    1
in_tck_i(R)->in_tck_i(R)	100.319  96.306/*        0.310/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/TE    1
in_tck_i(R)->in_tck_i(R)	100.325  96.311/*        0.307/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/TE    1
in_tck_i(R)->in_tck_i(R)	100.325  96.313/*        0.307/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/TE    1
in_tck_i(R)->in_tck_i(R)	100.331  96.317/*        0.304/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/TE    1
in_tck_i(R)->in_tck_i(R)	100.331  96.317/*        0.304/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/TE    1
in_tck_i(R)->in_tck_i(R)	100.331  96.317/*        0.304/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/TE    1
in_tck_i(R)->in_tck_i(R)	100.331  96.317/*        0.304/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/TE    1
in_tck_i(R)->in_tck_i(R)	100.351  96.337/*        0.293/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/TE    1
in_tck_i(R)->in_tck_i(R)	100.352  96.338/*        0.293/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/TE    1
in_tck_i(R)->in_tck_i(R)	100.352  96.338/*        0.293/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/TE    1
in_tck_i(R)->in_tck_i(R)	100.352  96.340/*        0.293/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/TE    1
in_tck_i(R)->in_tck_i(R)	100.524  96.361/*        0.097/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.525  96.361/*        0.096/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	100.526  96.365/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[21]/D    1
in_tck_i(R)->in_tck_i(R)	100.527  96.369/*        0.093/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	100.527  96.369/*        0.093/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	100.528  96.371/*        0.093/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	100.528  96.372/*        0.092/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	100.278  96.373/*        0.355/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/TE    1
in_tck_i(R)->in_tck_i(R)	100.536  96.374/*        0.091/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	100.547  96.378/*        0.089/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	100.548  96.380/*        0.088/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	100.549  96.382/*        0.088/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	100.550  96.384/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	100.522  */96.388        */0.105         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	100.551  96.388/*        0.085/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.551  96.389/*        0.085/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	100.313  96.391/*        0.310/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/TE    1
in_tck_i(R)->in_tck_i(R)	100.553  96.394/*        0.083/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	100.553  96.396/*        0.082/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	100.319  96.397/*        0.309/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/TE    1
in_tck_i(R)->in_tck_i(R)	100.555  96.400/*        0.081/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	100.555  96.402/*        0.080/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	100.326  96.404/*        0.306/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/TE    1
in_tck_i(R)->in_tck_i(R)	100.326  96.404/*        0.306/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/TE    1
in_tck_i(R)->in_tck_i(R)	100.326  96.404/*        0.306/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/TE    1
in_tck_i(R)->in_tck_i(R)	100.326  96.404/*        0.306/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/TE    1
in_tck_i(R)->in_tck_i(R)	100.521  96.404/*        0.100/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	100.326  96.405/*        0.306/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/TE    1
in_tck_i(R)->in_tck_i(R)	100.326  96.405/*        0.306/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	100.326  96.405/*        0.306/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/TE    1
in_tck_i(R)->in_tck_i(R)	100.326  96.406/*        0.306/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	100.326  96.407/*        0.306/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/TE    1
in_tck_i(R)->in_tck_i(R)	100.332  96.410/*        0.303/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/TE    1
in_tck_i(R)->in_tck_i(R)	100.332  96.410/*        0.303/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/TE    1
in_tck_i(R)->in_tck_i(R)	100.524  */96.415        */0.104         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	100.535  96.417/*        0.092/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.536  96.418/*        0.091/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.526  96.420/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	100.536  96.420/*        0.091/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.526  96.420/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	100.538  96.422/*        0.090/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.539  96.427/*        0.089/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.537  96.430/*        0.091/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	100.488  96.433/*        0.134/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	100.538  96.434/*        0.089/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	100.496  96.444/*        0.126/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.492  96.445/*        0.130/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.501  96.460/*        0.120/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.309  */96.467        */0.324         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.173  96.472/*        0.333/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	100.280  96.475/*        0.340/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	100.280  96.475/*        0.340/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	100.280  96.475/*        0.340/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	100.507  96.476/*        0.115/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.294  96.488/*        0.333/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	100.511  96.489/*        0.110/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.348  */96.503        */0.284         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.208  96.508/*        0.298/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.208  96.508/*        0.298/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.209  96.508/*        0.298/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.209  96.508/*        0.298/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.209  96.509/*        0.298/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.118  96.510/*        0.372/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.119  96.510/*        0.372/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.125  96.552/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.125  96.552/*        0.387/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.181  96.563/*        0.315/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/TE    1
in_tck_i(R)->in_tck_i(R)	100.515  */96.565        */0.117         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.201  */96.569        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.201  */96.569        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.201  */96.569        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.202  */96.569        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.202  */96.569        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.202  */96.570        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.202  */96.570        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.202  */96.570        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.180  96.571/*        0.338/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.181  96.572/*        0.338/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.181  96.572/*        0.338/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.181  96.572/*        0.338/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.182  96.572/*        0.338/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.182  96.574/*        0.338/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.164  96.592/*        0.348/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.164  96.592/*        0.348/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.164  96.592/*        0.348/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.164  96.592/*        0.348/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.164  96.592/*        0.348/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.164  96.592/*        0.348/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.343  96.656/*        0.152/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.368  96.664/*        0.145/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.368  96.666/*        0.144/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	100.481  */96.676        */0.149         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[20]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.349  96.682/*        0.146/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.385  96.685/*        0.110/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.375  96.689/*        0.138/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	100.487  */96.690        */0.144         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	100.493  */96.690        */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	100.487  */96.691        */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[9]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.375  96.695/*        0.137/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	100.497  */96.699        */0.139         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[29]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.148  */96.703        */0.359         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	100.493  */96.709        */0.136         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	100.493  */96.710        */0.136         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	100.500  */96.710        */0.136         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[5]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.378  96.710/*        0.132/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	100.500  */96.711        */0.136         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	100.500  */96.713        */0.135         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	100.500  */96.715        */0.135         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	100.503  */96.715        */0.133         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[26]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.380  96.716/*        0.131/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	100.503  */96.718        */0.132         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[21]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.310  */96.739        */0.181         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.311  */96.740        */0.181         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.317  */96.746        */0.179         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.319  */96.748        */0.176         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.319  */96.748        */0.176         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.320  */96.748        */0.176         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.372  96.750/*        0.134/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.320  */96.750        */0.176         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.320  */96.750        */0.176         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.376  96.760/*        0.131/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/TI    1
in_tck_i(R)->in_tck_i(R)	100.505  */96.772        */0.126         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	100.497  */96.772        */0.128         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.505  */96.774        */0.126         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	100.508  */96.774        */0.122         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	100.498  */96.774        */0.127         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.507  */96.778        */0.124         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.507  */96.778        */0.124         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	100.510  */96.781        */0.120         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.508  */96.782        */0.123         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.510  */96.782        */0.120         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	100.510  */96.783        */0.120         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	100.510  */96.784        */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	100.518  */96.787        */0.118         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.518  */96.788        */0.117         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	100.519  */96.789        */0.117         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.519  */96.791        */0.117         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	100.520  */96.793        */0.116         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[3]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.443  */96.795        */0.071         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.521  */96.796        */0.115         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	100.542  */96.798        */0.095         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	100.538  */96.798        */0.096         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[11]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.429  */96.800        */0.084         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.542  */96.802        */0.094         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	100.539  */96.803        */0.095         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	100.540  */96.803        */0.095         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	100.543  */96.803        */0.093         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.540  */96.804        */0.095         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.540  */96.804        */0.094         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[8]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.437  */96.804        */0.076         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.544  */96.805        */0.093         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.544  */96.808        */0.092         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.545  */96.810        */0.091         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	100.545  */96.810        */0.091         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.541  */96.811        */0.093         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.518  */96.812        */0.116         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	100.553  */96.815        */0.089         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.547  */96.825        */0.089         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.556  */96.826        */0.086         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[6]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.205  96.847/*        0.287/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.205  96.847/*        0.287/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	100.309  96.854/*        0.311/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	100.310  96.856/*        0.311/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	100.310  96.856/*        0.311/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	100.310  96.857/*        0.311/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.215  96.858/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.215  96.858/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.216  96.858/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.216  96.859/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.299  96.863/*        0.207/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.420  */96.872        */0.093         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_upd_reg/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.432  96.882/*        0.081/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[2]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.264  96.907/*        0.255/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.264  96.907/*        0.255/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.451  96.913/*        0.062/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_valid_reg/D    1
clk_jtag(R)->in_tck_i(R)	100.567  96.928/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	100.568  96.930/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	100.568  96.930/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.930/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.930/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.930/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.930/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.931/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.932/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.932/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.932/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.932/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.933/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.933/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.933/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  96.933/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.433  96.948/*        0.080/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_data_tx_ready_reg/D    1
clk_jtag(R)->in_tck_i(R)	100.603  96.963/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	100.605  96.965/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	100.606  96.965/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	100.606  96.966/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	100.563  97.014/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	100.565  97.015/*        0.061/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	100.568  97.018/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.018/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	100.568  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.019/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.020/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.021/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	100.570  97.021/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	100.572  97.022/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	100.572  97.022/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	100.572  97.022/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	100.572  97.022/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	100.576  97.026/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	100.576  97.026/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	100.576  97.027/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	100.576  97.027/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.581  97.031/*        0.054/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	100.582  97.032/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	100.581  97.032/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	100.581  97.032/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	100.582  97.032/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	100.582  97.032/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	100.582  97.032/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	100.582  97.032/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	100.581  97.033/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	100.584  97.035/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	100.584  97.035/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	100.584  97.035/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.459  */97.073        */0.053         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/latched_full_s_reg/D    1
in_tck_i(R)->in_tck_i(R)	100.306  97.089/*        0.335/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/TE    1
clk_jtag(R)->in_tck_i(R)	100.507  97.112/*        0.125/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.507  97.113/*        0.125/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.507  97.113/*        0.125/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	100.507  97.113/*        0.125/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	100.507  97.113/*        0.125/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	100.507  97.113/*        0.125/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	100.507  97.113/*        0.125/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.507  97.113/*        0.125/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.508  97.114/*        0.124/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	100.512  97.118/*        0.123/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	100.512  97.118/*        0.123/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	100.512  97.118/*        0.123/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	100.512  97.118/*        0.123/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	100.512  97.118/*        0.123/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	100.512  97.118/*        0.123/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	100.511  97.119/*        0.123/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/RN    1
in_tck_i(R)->in_tck_i(R)	100.322  97.120/*        0.319/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.176  97.143/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.176  97.143/*        0.319/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/TE    1
in_tck_i(R)->in_tck_i(R)	100.282  */97.175        */0.358         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.210  97.177/*        0.300/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.210  97.177/*        0.300/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.212  97.178/*        0.300/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.212  97.178/*        0.300/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.212  97.178/*        0.300/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/TE    1
clk_jtag(R)->in_spi_clk_i(R)	100.212  97.179/*        0.300/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	100.458  */97.257        */0.164         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[0]/D    1
clk_jtag(R)->in_tck_i(R)	100.564  97.375/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	100.575  97.384/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/RN    1
clk_jtag(R)->in_tck_i(R)	100.575  97.384/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.577  97.387/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	100.577  97.387/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.577  97.387/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	100.577  97.387/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	100.577  97.387/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[32]/RN    1
clk_jtag(R)->in_tck_i(R)	100.577  97.387/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	100.577  97.387/*        0.050/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	100.581  97.389/*        0.051/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.584  97.393/*        0.049/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.584  97.393/*        0.049/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.584  97.393/*        0.049/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	100.585  97.395/*        0.049/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	100.588  97.396/*        0.045/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.600  97.409/*        0.032/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/SN    1
in_tck_i(R)->in_tck_i(R)	100.527  97.433/*        0.113/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/data_out_shift_reg_reg[0]/D    1
clk_jtag(R)->in_tck_i(R)	100.559  97.448/*        0.061/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.559  97.449/*        0.061/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.559  97.449/*        0.061/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  97.450/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/RN    1
clk_jtag(R)->in_tck_i(R)	100.562  97.453/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	100.562  97.453/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	100.562  97.453/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	100.570  97.459/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	100.571  97.460/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	100.572  97.461/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.572  97.462/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	100.572  97.462/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	100.573  97.462/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	100.573  97.462/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	100.574  97.463/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.574  97.463/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.575  97.464/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.575  97.465/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	100.575  97.465/*        0.053/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  97.537/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  97.537/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.562  97.537/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	100.562  97.537/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  97.546/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/RN    1
in_tck_i(R)->in_tck_i(R)	100.550  97.549/*        0.084/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.486  */97.560        */0.136         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[2]/D    1
clk_jtag(R)->in_tck_i(R)	100.588  97.564/*        0.049/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	100.590  97.566/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	100.590  97.566/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	100.590  97.567/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	100.590  97.567/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	100.604  97.579/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	100.602  97.579/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	100.603  97.580/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	100.603  97.580/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	100.603  97.580/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/RN    1
in_tck_i(R)->in_tck_i(R)	100.521  */97.587        */0.113         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[1]/D    1
clk_jtag(R)->in_tck_i(R)	100.563  97.596/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.563  97.596/*        0.059/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.451  97.616/*        0.170/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.587  97.620/*        0.047/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	100.587  97.621/*        0.047/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	100.587  97.621/*        0.047/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	100.588  97.623/*        0.047/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.598  97.631/*        0.043/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	100.598  97.633/*        0.043/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	100.598  97.633/*        0.043/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	100.598  97.633/*        0.043/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	100.601  97.634/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	100.601  97.634/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	100.601  97.635/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	100.601  97.635/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	100.601  97.635/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	100.601  97.636/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	100.601  97.636/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	100.592  97.636/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	100.592  97.637/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	100.592  97.637/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	100.592  97.637/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	100.592  97.637/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	100.592  97.638/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	100.601  97.638/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.602  97.638/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.595  97.639/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	100.602  97.639/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.595  97.641/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	100.598  97.642/*        0.036/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.599  97.642/*        0.036/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.477  97.643/*        0.158/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	100.599  97.643/*        0.036/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.478  97.643/*        0.158/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	100.477  97.643/*        0.158/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	100.477  97.644/*        0.158/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	100.477  97.645/*        0.158/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	100.477  97.645/*        0.158/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	100.479  97.645/*        0.158/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	100.606  97.650/*        0.035/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	100.606  97.650/*        0.035/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	100.606  97.650/*        0.035/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	100.609  97.652/*        0.033/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[0]/RN    1
in_spi_clk_i(R)->clk_jtag(R)	99.000   */97.653        */0.500         out_spi_mode_o[0]    1
clk_jtag(R)->in_tck_i(R)	100.609  97.653/*        0.033/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	100.609  97.653/*        0.033/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	100.492  97.658/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	100.493  97.658/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.492  97.658/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	100.493  97.658/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	100.493  97.659/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.493  97.659/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.494  97.659/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.494  97.659/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.494  97.659/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	100.495  97.660/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	100.495  97.660/*        0.151/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[8]/RN    1
in_tck_i(R)->in_tck_i(R)	100.510  */97.674        */0.131         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[0]/D    1
clk_jtag(R)->in_tck_i(R)	100.587  97.710/*        0.047/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	100.588  97.710/*        0.047/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	100.589  97.712/*        0.044/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.589  97.712/*        0.044/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	100.590  97.713/*        0.044/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	100.590  97.713/*        0.044/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	100.590  97.713/*        0.044/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	100.590  97.714/*        0.044/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	100.593  97.718/*        0.044/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	100.593  97.718/*        0.044/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	100.593  97.718/*        0.044/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	100.595  97.720/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.596  97.720/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.596  97.720/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.595  97.720/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	100.596  97.721/*        0.041/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[0]/RN    1
in_tck_i(R)->in_tck_i(R)	100.505  */97.733        */0.136         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[2]/D    1
clk_jtag(R)->in_tck_i(R)	100.491  */97.744        */0.139         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[19]/D    1
clk_jtag(R)->in_tck_i(R)	100.496  */97.748        */0.138         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[27]/D    1
clk_jtag(R)->in_tck_i(R)	100.494  */97.749        */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[5]/D    1
clk_jtag(R)->in_tck_i(R)	100.487  */97.755        */0.144         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[24]/D    1
clk_jtag(R)->in_tck_i(R)	100.493  */97.755        */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[23]/D    1
clk_jtag(R)->in_tck_i(R)	100.492  */97.759        */0.139         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[20]/D    1
clk_jtag(R)->in_tck_i(R)	100.488  */97.760        */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[9]/D    1
clk_jtag(R)->in_tck_i(R)	100.510  */97.762        */0.129         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[29]/D    1
clk_jtag(R)->in_tck_i(R)	100.498  */97.768        */0.133         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[15]/D    1
clk_jtag(R)->in_tck_i(R)	100.494  */97.772        */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[8]/D    1
clk_jtag(R)->in_tck_i(R)	100.506  */97.776        */0.134         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[26]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.779/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.475  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.475  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.475  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.475  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.475  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.475  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.475  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.475  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.475  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.780/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.781/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.781/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.781/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.473  97.781/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.782/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[25]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  97.782/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	100.512  */97.784        */0.128         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[30]/D    1
clk_jtag(R)->in_tck_i(R)	100.497  */97.785        */0.134         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[21]/D    1
clk_jtag(R)->in_tck_i(R)	100.530  97.794/*        0.102/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	100.530  97.794/*        0.102/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	100.530  97.794/*        0.102/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	100.530  97.795/*        0.102/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	100.534  97.796/*        0.102/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	100.536  97.798/*        0.100/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	100.536  97.798/*        0.100/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	100.536  97.798/*        0.100/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.536  97.798/*        0.100/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.538  97.802/*        0.098/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	100.538  97.802/*        0.098/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	100.548  97.811/*        0.084/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	100.548  97.812/*        0.084/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[23]/SN    1
clk_jtag(R)->in_tck_i(R)	100.548  97.813/*        0.084/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/SN    1
clk_jtag(R)->in_tck_i(R)	100.548  97.813/*        0.084/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]/SN    1
clk_jtag(R)->in_tck_i(R)	100.554  97.816/*        0.082/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[2]/SN    1
clk_jtag(R)->in_tck_i(R)	100.554  97.816/*        0.082/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[0]/SN    1
clk_jtag(R)->in_tck_i(R)	100.554  97.817/*        0.083/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/SN    1
in_tck_i(R)->in_tck_i(R)	100.561  97.826/*        0.074/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.531  */97.830        */0.104         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.500  97.893/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.500  97.893/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.500  97.894/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.500  97.894/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.498  97.894/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.498  97.894/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.502  97.895/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.504  97.896/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.504  97.896/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.503  97.896/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_upd_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.503  97.896/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.503  97.896/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_valid_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.503  97.896/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.503  97.896/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.503  97.896/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_data_tx_ready_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.503  97.896/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_done_reg_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.516  97.908/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.516  97.908/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.516  97.908/*        0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	100.532  */97.915        */0.107         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	100.532  97.927/*        0.096/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[32]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.417  97.938/*        0.073/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.427  97.947/*        0.068/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.427  97.947/*        0.068/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.445  97.966/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.445  97.966/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.445  97.966/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.445  97.966/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.445  97.966/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.445  97.966/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.445  97.966/*        0.061/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.029/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.029/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.029/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.029/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.030/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.030/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.030/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.030/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.031/*        0.039/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	100.603  98.039/*        0.035/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	100.603  98.039/*        0.035/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.602  98.039/*        0.035/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	100.565  98.040/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	100.565  98.040/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.565  98.040/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.565  98.040/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	100.565  98.040/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.565  98.040/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	100.565  98.040/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	100.565  98.040/*        0.056/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.466  98.048/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.466  98.048/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.466  98.048/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.466  98.048/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.466  98.048/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.466  98.048/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.467  98.049/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.467  98.049/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.466  98.049/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.466  98.049/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.467  98.049/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.467  98.049/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.050/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[26]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.050/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[29]/SN    1
clk_jtag(R)->in_tck_i(R)	100.615  98.051/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]/SN    1
clk_jtag(R)->in_tck_i(R)	100.573  98.051/*        0.052/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.574  98.051/*        0.052/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.473  98.055/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.473  98.057/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.473  98.057/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.473  98.057/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.473  98.057/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.473  98.057/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.474  98.058/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	100.623  98.060/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[8]/SN    1
clk_jtag(R)->in_tck_i(R)	100.623  98.060/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[7]/SN    1
clk_jtag(R)->in_tck_i(R)	100.623  98.060/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]/SN    1
clk_jtag(R)->in_tck_i(R)	100.623  98.060/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[6]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	100.174  */98.068        */0.322         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/TI    1
clk_jtag(R)->in_tck_i(R)	100.593  98.069/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	100.593  98.069/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	100.593  98.069/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	100.592  98.069/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	100.593  98.069/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	100.593  98.069/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.488  98.069/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	100.593  98.070/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	100.593  98.070/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.176  */98.070        */0.321         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.181  */98.075        */0.319         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.186  */98.079        */0.316         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.192  */98.090        */0.313         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.459  98.105/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.459  98.105/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.459  98.105/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.459  98.105/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.459  98.105/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.459  98.106/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.111/*        0.042/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.597  98.113/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.597  98.113/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.597  98.113/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.597  98.113/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.598  98.114/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.597  98.114/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.596  98.114/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.468  98.116/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.116/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.116/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.116/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.117/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.118/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.118/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.118/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.118/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.118/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.118/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.118/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.118/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.471  98.119/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.226  */98.120        */0.294         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/TI    1
clk_jtag(R)->in_tck_i(R)	100.601  98.120/*        0.040/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.604  98.123/*        0.037/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.472  98.123/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.472  98.123/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.472  98.123/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.472  98.123/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.604  98.123/*        0.037/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.472  98.123/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.604  98.124/*        0.037/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.127/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.127/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.127/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.127/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.127/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.127/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.128/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.128/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.128/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.129/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	100.569  98.129/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	100.574  98.133/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/RN    1
clk_jtag(R)->in_tck_i(R)	100.575  98.134/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/RN    1
clk_jtag(R)->in_tck_i(R)	100.618  98.134/*        0.019/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	100.618  98.135/*        0.019/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]/SN    1
clk_jtag(R)->in_tck_i(R)	100.576  98.135/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/RN    1
clk_jtag(R)->in_tck_i(R)	100.576  98.135/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/RN    1
clk_jtag(R)->in_tck_i(R)	100.576  98.135/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/RN    1
clk_jtag(R)->in_tck_i(R)	100.577  98.136/*        0.052/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.186  */98.137        */0.314         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.186  */98.137        */0.314         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.186  */98.137        */0.314         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.488  98.139/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.489  98.139/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.489  98.139/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.488  98.139/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.489  98.139/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.490  98.141/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.490  98.141/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.490  98.141/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.491  98.142/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.581  98.142/*        0.049/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/RN    1
clk_jtag(R)->in_tck_i(R)	100.581  98.142/*        0.049/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/RN    1
clk_jtag(R)->in_tck_i(R)	100.581  98.142/*        0.049/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.398  98.143/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.394  98.143/*        0.103/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.399  98.143/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.399  98.143/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.399  98.143/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.398  98.143/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.399  98.143/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.398  98.143/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.399  98.143/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.399  98.144/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.192  */98.144        */0.308         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.399  98.145/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.193  */98.145        */0.308         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.193  */98.145        */0.308         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.401  98.147/*        0.101/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.174  */98.153        */0.316         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.174  */98.153        */0.316         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.198  */98.153        */0.308         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/TI    1
clk_jtag(R)->in_tck_i(R)	100.599  98.158/*        0.032/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[14]/SN    1
clk_jtag(R)->in_tck_i(R)	100.599  98.158/*        0.032/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[17]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	100.508  98.159/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/SN    1
clk_jtag(R)->in_spi_clk_i(R)	100.509  98.159/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	100.204  */98.160        */0.302         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/TI    1
clk_jtag(R)->in_tck_i(R)	100.600  98.163/*        0.030/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[18]/SN    1
clk_jtag(R)->in_tck_i(R)	100.601  98.163/*        0.030/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[7]/SN    1
clk_jtag(R)->in_tck_i(R)	100.601  98.164/*        0.030/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[6]/SN    1
clk_jtag(R)->in_tck_i(R)	100.604  98.165/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[8]/SN    1
clk_jtag(R)->in_tck_i(R)	100.604  98.165/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[20]/SN    1
clk_jtag(R)->in_tck_i(R)	100.604  98.165/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[9]/SN    1
clk_jtag(R)->in_tck_i(R)	100.604  98.165/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[11]/SN    1
clk_jtag(R)->in_tck_i(R)	100.604  98.165/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[10]/SN    1
clk_jtag(R)->in_tck_i(R)	100.603  98.165/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[13]/SN    1
clk_jtag(R)->in_tck_i(R)	100.604  98.165/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[12]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	100.186  */98.166        */0.310         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/TI    1
clk_jtag(R)->in_tck_i(R)	100.603  98.166/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[16]/SN    1
clk_jtag(R)->in_tck_i(R)	100.603  98.166/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[19]/SN    1
clk_jtag(R)->in_tck_i(R)	100.603  98.166/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[15]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	100.187  */98.166        */0.310         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.187  */98.167        */0.310         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/TI    1
in_spi_clk_i(R)->clk_jtag(R)	99.000   98.176/*        0.500/*         out_spi_mode_o[1]    1
clk_jtag(R)->in_tck_i(R)	100.614  98.177/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[21]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.177/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[22]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.177/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[5]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.177/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[4]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	100.317  98.179/*        0.174/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.316  98.179/*        0.174/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.231  */98.183        */0.288         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.233  */98.184        */0.288         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.203  */98.185        */0.302         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/TI    1
clk_jtag(R)->in_tck_i(R)	100.531  98.187/*        0.103/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/RN    1
clk_jtag(R)->in_tck_i(R)	100.531  98.187/*        0.103/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.531  98.187/*        0.103/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.531  98.187/*        0.103/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.531  98.187/*        0.103/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.326  98.187/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/D    1
clk_jtag(R)->in_tck_i(R)	100.531  98.188/*        0.103/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.530  98.188/*        0.103/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.326  98.188/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/D    1
clk_jtag(R)->in_tck_i(R)	100.530  98.188/*        0.103/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.325  98.189/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/D    1
clk_jtag(R)->in_tck_i(R)	100.533  98.189/*        0.101/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.238  */98.192        */0.282         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.239  */98.192        */0.282         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/TI    1
clk_jtag(R)->in_spi_clk_i(R)	100.442  98.193/*        0.079/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_addr_valid_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.403  98.194/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.403  98.195/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.404  98.195/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.403  98.195/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.403  98.195/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.403  98.195/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.403  98.195/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.403  98.195/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.403  98.195/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.404  98.195/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.404  98.196/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.404  98.196/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.404  98.196/*        0.092/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.335  98.198/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.335  98.198/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/D    1
clk_jtag(R)->in_tck_i(R)	100.546  98.202/*        0.094/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.546  98.202/*        0.094/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/data_out_shift_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.547  98.202/*        0.094/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.547  98.202/*        0.094/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.334  98.203/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[3]/D    1
clk_jtag(R)->in_tck_i(R)	100.551  98.207/*        0.089/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.551  98.209/*        0.083/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[0]/SN    1
clk_jtag(R)->in_tck_i(R)	100.562  98.218/*        0.078/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/SN    1
clk_jtag(R)->in_tck_i(R)	100.535  98.218/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/RN    1
clk_jtag(R)->in_tck_i(R)	100.535  98.218/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/RN    1
clk_jtag(R)->in_tck_i(R)	100.535  98.219/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/RN    1
clk_jtag(R)->in_tck_i(R)	100.535  98.219/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/RN    1
clk_jtag(R)->in_tck_i(R)	100.536  98.219/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/RN    1
clk_jtag(R)->in_tck_i(R)	100.536  98.219/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/RN    1
clk_jtag(R)->in_tck_i(R)	100.536  98.220/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/RN    1
clk_jtag(R)->in_tck_i(R)	100.536  98.220/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/RN    1
clk_jtag(R)->in_tck_i(R)	100.536  98.220/*        0.095/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.330  98.227/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.330  98.227/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.331  98.228/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/D    1
clk_jtag(R)->in_tck_i(R)	100.549  98.233/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/RN    1
clk_jtag(R)->in_tck_i(R)	100.549  98.233/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/RN    1
clk_jtag(R)->in_tck_i(R)	100.549  98.233/*        0.087/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.372  98.234/*        0.150/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.339  98.236/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.339  98.236/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.339  98.236/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.339  98.236/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.352  98.250/*        0.155/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.355  98.257/*        0.150/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[0]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.329  98.257/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.329  98.258/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.334  98.263/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.340  98.272/*        0.157/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.340  98.272/*        0.157/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.340  98.272/*        0.157/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.348  98.276/*        0.153/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.349  98.276/*        0.153/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.329  98.298/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.367  98.299/*        0.139/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[1]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.333  98.299/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.337  98.304/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/D    1
clk_jtag(R)->in_tck_i(R)	100.560  98.304/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  98.305/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  98.305/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  98.305/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  98.305/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  98.305/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.338  98.305/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/D    1
clk_jtag(R)->in_tck_i(R)	100.561  98.305/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.337  98.306/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/D    1
clk_jtag(R)->in_tck_i(R)	100.561  98.306/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  98.307/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.339  98.308/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.339  98.308/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/D    1
clk_jtag(R)->in_tck_i(R)	100.564  98.308/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	100.564  98.308/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	100.564  98.308/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	100.564  98.308/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.561  98.309/*        0.060/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/RN    1
clk_jtag(R)->in_tck_i(R)	100.564  98.310/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	100.564  98.310/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.564  98.311/*        0.058/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	100.347  98.318/*        0.148/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[2]/D    1
clk_jtag(R)->in_spi_clk_i(R)	100.353  98.322/*        0.152/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/D    1
clk_jtag(R)->in_tck_i(R)	100.589  98.338/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/RN    1
clk_jtag(R)->in_tck_i(R)	100.590  98.339/*        0.035/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	100.590  98.339/*        0.035/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[0]/SN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.344/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.344/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.344/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.213  98.345/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.213  98.346/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.213  98.346/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.348/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.348/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.348/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.348/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.349/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.221  98.351/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.221  98.351/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.352/*        0.282/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.352/*        0.282/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.355/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.220  98.356/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.220  98.356/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.362/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.235  98.366/*        0.273/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.210  98.370/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.227  98.385/*        0.273/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.227  98.385/*        0.273/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.242  98.401/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.242  98.401/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  98.401/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  98.401/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  98.401/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/TE    1
clk_jtag(R)->in_tck_i(R)	100.570  98.401/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[26]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  98.401/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/TE    1
clk_jtag(R)->in_tck_i(R)	100.570  98.401/*        0.055/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[29]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.259  98.417/*        0.256/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.259  98.417/*        0.256/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.260  98.417/*        0.256/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.260  98.418/*        0.256/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.260  98.418/*        0.256/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/TE    1
clk_jtag(R)->in_tck_i(R)	100.588  98.421/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	100.591  98.422/*        0.045/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/RN    1
clk_jtag(R)->in_tck_i(R)	100.591  98.422/*        0.045/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/RN    1
clk_jtag(R)->in_tck_i(R)	100.591  98.422/*        0.045/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.206  98.435/*        0.285/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.147  98.440/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.150  98.441/*        0.341/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.147  98.441/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.150  98.441/*        0.341/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.441/*        0.279/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.217  98.441/*        0.279/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.441/*        0.279/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.441/*        0.279/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.217  98.442/*        0.279/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.213  98.443/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/TE    1
clk_jtag(R)->in_tck_i(R)	100.611  98.445/*        0.023/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[31]/SN    1
clk_jtag(R)->in_tck_i(R)	100.611  98.445/*        0.023/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[30]/SN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.123  98.445/*        0.367/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.123  98.445/*        0.367/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.445/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.156  98.445/*        0.337/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.445/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.156  98.445/*        0.337/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.445/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  98.446/*        0.337/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.446/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/TE    1
clk_jtag(R)->in_tck_i(R)	100.614  98.446/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[24]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.446/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[25]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.446/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[2]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.446/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[29]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.446/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[3]/SN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.219  98.446/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/TE    1
clk_jtag(R)->in_tck_i(R)	100.614  98.446/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[28]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.447/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[26]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.447/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[27]/SN    1
clk_jtag(R)->in_tck_i(R)	100.614  98.448/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[23]/SN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.163  98.452/*        0.334/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.227  98.452/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.227  98.452/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.228  98.452/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.228  98.452/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.228  98.452/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.163  98.452/*        0.334/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.163  98.453/*        0.334/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.136  98.460/*        0.361/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.136  98.461/*        0.361/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.202  98.464/*        0.288/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.235  98.465/*        0.270/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  98.466/*        0.270/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.146  98.467/*        0.356/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.146  98.467/*        0.356/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.146  98.467/*        0.356/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.146  98.467/*        0.356/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.179  98.468/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.145  98.468/*        0.356/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.180  98.472/*        0.326/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.209  98.473/*        0.286/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.208  98.474/*        0.286/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.212  98.475/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.212  98.475/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.211  98.476/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.212  98.476/*        0.284/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/TE    1
clk_jtag(R)->in_tck_i(R)	100.509  */98.477        */0.127         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.215  98.479/*        0.283/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.215  98.479/*        0.283/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.215  98.479/*        0.282/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.215  98.480/*        0.282/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.152  98.480/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.215  98.480/*        0.282/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.152  98.481/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.152  98.482/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.152  98.483/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.154  98.484/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.154  98.484/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.486/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.486/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.486/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.486/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.486/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  98.496/*        0.275/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  98.496/*        0.275/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/TE    1
clk_jtag(R)->in_tck_i(R)	100.239  */98.498        */0.397         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/TI    1
clk_jtag(R)->in_tck_i(R)	100.583  98.498/*        0.048/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.175  98.500/*        0.341/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/TE    1
clk_jtag(R)->in_tck_i(R)	100.310  */98.503        */0.326         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/TI    1
clk_jtag(R)->in_tck_i(R)	100.590  98.505/*        0.045/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.518  */98.505        */0.114         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.188  98.510/*        0.333/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.188  98.510/*        0.333/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/TE    1
clk_jtag(R)->in_tck_i(R)	100.554  98.512/*        0.082/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.251  98.517/*        0.264/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/TE    1
clk_jtag(R)->in_tck_i(R)	100.606  98.521/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[12]/SN    1
clk_jtag(R)->in_tck_i(R)	100.606  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[17]/SN    1
clk_jtag(R)->in_tck_i(R)	100.606  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[14]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[22]/SN    1
clk_jtag(R)->in_tck_i(R)	100.606  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[18]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[13]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[11]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[10]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[15]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.522/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[16]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.523/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[21]/SN    1
clk_jtag(R)->in_tck_i(R)	100.607  98.523/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[7]/SN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.143  98.523/*        0.346/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.145  98.524/*        0.345/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.146  98.524/*        0.345/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.146  98.524/*        0.345/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.146  98.525/*        0.345/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.147  98.526/*        0.344/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.147  98.526/*        0.344/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.147  98.527/*        0.344/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.147  98.527/*        0.344/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/TE    1
clk_jtag(R)->in_tck_i(R)	100.613  98.528/*        0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	100.613  98.528/*        0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[2]/SN    1
clk_jtag(R)->in_tck_i(R)	100.613  98.528/*        0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[3]/SN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.177  98.557/*        0.330/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.180  98.559/*        0.327/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.132  98.570/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.132  98.571/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.134  98.571/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.132  98.571/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.134  98.572/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.134  98.572/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.134  98.572/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.134  98.572/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.132  98.572/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.130  98.572/*        0.359/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.133  98.573/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.133  98.574/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.197  98.575/*        0.318/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.197  98.575/*        0.318/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/TE    1
clk_jtag(R)->in_tck_i(R)	100.556  98.581/*        0.078/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	100.572  98.597/*        0.068/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/RN    1
clk_jtag(R)->in_tck_i(R)	100.573  98.599/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[23]/SN    1
clk_jtag(R)->in_tck_i(R)	100.573  98.599/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[24]/SN    1
clk_jtag(R)->in_tck_i(R)	100.573  98.600/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[20]/SN    1
clk_jtag(R)->in_tck_i(R)	100.398  98.600/*        0.236/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/D    1
clk_jtag(R)->in_tck_i(R)	100.574  98.600/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[5]/SN    1
clk_jtag(R)->in_tck_i(R)	100.574  98.600/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[19]/SN    1
clk_jtag(R)->in_tck_i(R)	100.574  98.601/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[8]/SN    1
clk_jtag(R)->in_tck_i(R)	100.574  98.601/*        0.057/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[9]/SN    1
clk_jtag(R)->in_tck_i(R)	100.580  98.604/*        0.054/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[28]/SN    1
clk_jtag(R)->in_tck_i(R)	100.580  98.605/*        0.054/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[27]/SN    1
clk_jtag(R)->in_tck_i(R)	100.528  98.609/*        0.108/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[2]/D    1
clk_jtag(R)->in_tck_i(R)	100.593  98.618/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[29]/SN    1
clk_jtag(R)->in_tck_i(R)	100.593  98.619/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[31]/SN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.619/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[30]/SN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.619/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[26]/SN    1
clk_jtag(R)->in_tck_i(R)	100.594  98.619/*        0.046/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[25]/SN    1
in_tck_i(R)->in_tck_i(R)	100.509  */98.625        */0.122         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	100.509  */98.625        */0.122         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	100.509  */98.626        */0.122         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	100.510  */98.629        */0.121         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.511  */98.630        */0.120         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.511  */98.631        */0.120         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	100.511  */98.632        */0.120         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.512  */98.633        */0.120         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	100.515  */98.633        */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.512  */98.634        */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	100.512  */98.635        */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.512  */98.635        */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	100.515  */98.636        */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.524  */98.636        */0.116         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	100.518  */98.641        */0.116         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.518  */98.643        */0.116         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.341  */98.649        */0.149         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.341  */98.649        */0.149         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.341  */98.649        */0.149         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.341  */98.650        */0.149         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.341  */98.650        */0.149         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.340  */98.656        */0.151         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.347  */98.657        */0.148         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.347  */98.657        */0.148         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.349  */98.659        */0.147         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.349  */98.659        */0.147         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.349  */98.659        */0.146         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.350  */98.659        */0.146         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.349  */98.660        */0.146         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.349  */98.662        */0.147         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.349  */98.662        */0.147         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.349  */98.662        */0.147         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.359  */98.667        */0.143         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.365  */98.675        */0.140         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.365  */98.675        */0.140         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.366  */98.680        */0.140         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/TE    1
in_tck_i(R)->in_tck_i(R)	100.511  */98.707        */0.120         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	100.516  */98.709        */0.118         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.725/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.217  98.726/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.217  98.726/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.726/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.726/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.727/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.217  98.727/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.217  98.728/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.728/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.195  */98.728        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.196  */98.728        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.728/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.196  */98.728        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.728/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.195  */98.728        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.197  */98.729        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.197  */98.729        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.195  */98.729        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.195  */98.729        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.196  */98.729        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.216  98.729/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.194  */98.730        */0.296         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.194  */98.730        */0.296         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.194  */98.731        */0.296         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.731/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.731/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.732/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.224  98.732/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.224  98.732/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.224  98.732/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.224  98.732/*        0.278/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.238  98.750/*        0.269/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.204  98.789/*        0.286/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.204  98.789/*        0.286/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.204  98.789/*        0.286/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.204  98.790/*        0.286/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.202  98.794/*        0.288/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.211  98.799/*        0.283/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.211  98.799/*        0.283/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.211  98.799/*        0.283/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.211  98.799/*        0.283/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.211  98.799/*        0.283/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.211  98.799/*        0.283/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.800/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.800/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.215  98.800/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.801/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.801/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.214  98.801/*        0.281/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.210  98.806/*        0.288/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.210  98.806/*        0.288/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.226  98.811/*        0.276/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.217  98.821/*        0.280/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.217  98.822/*        0.280/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.229  98.824/*        0.279/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  98.824/*        0.273/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.229  98.825/*        0.279/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  98.825/*        0.272/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.153  98.827/*        0.344/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  98.827/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  98.828/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  98.828/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  98.828/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  98.828/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  98.828/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  98.828/*        0.342/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.158  98.828/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.158  98.828/*        0.342/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.225  98.829/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.225  98.829/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.158  98.829/*        0.342/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.830/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.830/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.830/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  98.831/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.224  98.832/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.159  98.832/*        0.342/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.224  98.832/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.225  98.832/*        0.277/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/TE    1
in_tck_i(R)->in_tck_i(R)	100.522  */98.836        */0.114         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.238  98.843/*        0.269/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  98.843/*        0.269/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  98.843/*        0.269/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  98.843/*        0.269/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  98.843/*        0.269/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/TE    1
in_tck_i(R)->in_tck_i(R)	100.544  */98.857        */0.092         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.537  */98.859        */0.104         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.266  98.862/*        0.224/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.266  98.862/*        0.224/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.266  98.862/*        0.224/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.256  98.863/*        0.260/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/TE    1
in_tck_i(R)->in_tck_i(R)	100.552  */98.864        */0.089         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.270  98.868/*        0.220/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	100.554  */98.871        */0.087         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.555  */98.875        */0.085         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.133  98.887/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.133  98.887/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.133  98.888/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.134  98.888/*        0.357/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.134  98.888/*        0.357/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.131  98.888/*        0.359/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.135  98.889/*        0.357/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.132  98.889/*        0.359/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.133  98.889/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.132  98.889/*        0.359/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.133  98.889/*        0.358/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.297  98.892/*        0.211/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.297  98.892/*        0.211/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.146  */98.899        */0.350         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.147  */98.900        */0.350         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.130  98.912/*        0.360/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.130  98.912/*        0.360/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.139  98.914/*        0.354/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.139  98.915/*        0.354/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.139  98.915/*        0.354/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.140  98.916/*        0.354/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.140  98.917/*        0.354/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.143  98.917/*        0.352/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.144  98.918/*        0.352/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.145  98.920/*        0.351/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.145  98.920/*        0.351/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.251  98.920/*        0.255/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.251  98.920/*        0.255/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.141  */98.931        */0.349         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.142  */98.932        */0.349         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.147  */98.937        */0.342         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.148  */98.937        */0.342         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.184  98.938/*        0.330/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/TE    1
in_tck_i(R)->in_tck_i(R)	100.344  98.938/*        0.290/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.161  98.940/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.162  98.940/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.163  98.943/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.163  98.943/*        0.343/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.152  */98.945        */0.342         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.162  */98.950        */0.335         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.158  */98.952        */0.339         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.151  */98.952        */0.342         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.152  */98.952        */0.342         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.286  98.955/*        0.204/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.286  98.955/*        0.204/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.286  98.955/*        0.204/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.286  98.955/*        0.204/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.164  */98.957        */0.337         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  */98.958        */0.335         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.162  */98.961        */0.337         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.123  98.961/*        0.367/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.292  98.963/*        0.199/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.175  */98.964        */0.332         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.174  */98.967        */0.331         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.179  */98.968        */0.326         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.179  */98.968        */0.329         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.168  */98.968        */0.329         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.159  */98.971        */0.335         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.160  */98.973        */0.335         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  */98.976        */0.335         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.166  */98.977        */0.332         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.160  */98.978        */0.337         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.171  */98.982        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.317  98.986/*        0.191/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.168  */98.987        */0.329         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.186  */98.988        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.186  */98.988        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.169  */98.989        */0.329         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.169  */98.989        */0.329         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.161  */98.990        */0.334         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.161  */98.990        */0.334         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.153  98.990/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.153  98.990/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.153  98.990/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.153  98.990/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.153  98.991/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.153  98.991/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.153  98.991/*        0.353/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.196  */98.995        */0.319         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.169  */98.995        */0.328         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.164  */98.995        */0.333         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.164  */98.996        */0.333         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.164  */98.996        */0.333         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.176  */98.997        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.176  */98.997        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.177  */98.997        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.169  */98.998        */0.328         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.150  */98.999        */0.343         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.170  */98.999        */0.328         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.165  */99.000        */0.332         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.173  */99.000        */0.329         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.182  */99.001        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.183  */99.001        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.183  */99.001        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/TI    1
in_tck_i(R)->in_tck_i(R)	100.270  99.002/*        0.364/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.177  */99.003        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/TI    1
in_tck_i(R)->in_tck_i(R)	100.270  99.003/*        0.364/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	100.270  99.003/*        0.364/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.177  */99.003        */0.325         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.173  */99.004        */0.324         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.173  */99.004        */0.324         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.185  */99.005        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.173  */99.005        */0.324         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.185  */99.005        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.157  */99.006        */0.340         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.161  */99.007        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.170  */99.008        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.171  */99.009        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.171  */99.009        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.163  */99.009        */0.338         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.190  */99.011        */0.317         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.191  */99.011        */0.317         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.303  99.016/*        0.187/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.302  99.017/*        0.188/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.302  99.017/*        0.188/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.184  */99.019        */0.322         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.184  */99.020        */0.322         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.295  99.021/*        0.195/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.183  */99.021        */0.322         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.192  */99.021        */0.316         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.295  99.021/*        0.195/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.192  */99.021        */0.316         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.298  99.022/*        0.194/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.298  99.022/*        0.194/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.180  */99.025        */0.321         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.310  99.026/*        0.180/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.196  */99.027        */0.312         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.303  99.030/*        0.188/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.208  */99.030        */0.307         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.199  99.032/*        0.290/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.205  */99.033        */0.311         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.209  */99.035        */0.307         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.190  */99.035        */0.315         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.190  */99.036        */0.315         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.204  */99.036        */0.312         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/TI    1
in_tck_i(R)->in_tck_i(R)	100.303  99.037/*        0.331/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.207  99.038/*        0.286/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.207  99.038/*        0.286/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.159  */99.041        */0.338         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.204  */99.042        */0.312         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.195  */99.042        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.304  99.043/*        0.189/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.304  99.043/*        0.190/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.304  99.043/*        0.190/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.331  99.044/*        0.176/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.304  99.045/*        0.190/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.164  */99.045        */0.337         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.164  */99.045        */0.337         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.164  */99.045        */0.336         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.307  99.047/*        0.190/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.325  99.050/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.167  */99.051        */0.333         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.167  */99.051        */0.333         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.168  */99.052        */0.333         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.340  99.053/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.314  99.055/*        0.182/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.171  */99.055        */0.330         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.222  99.056/*        0.280/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.220  99.057/*        0.282/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.305  99.058/*        0.190/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.222  99.058/*        0.279/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.305  99.059/*        0.190/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.227  99.059/*        0.276/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.310  99.061/*        0.188/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.310  99.061/*        0.188/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.309  99.062/*        0.182/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.309  99.063/*        0.182/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.311  99.063/*        0.180/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.311  99.063/*        0.180/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.172  */99.064        */0.328         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.172  */99.064        */0.329         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.173  */99.065        */0.328         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.174  */99.066        */0.328         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.390  99.066/*        0.131/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_addr_valid_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.238  99.069/*        0.270/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.314  99.070/*        0.182/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  99.071/*        0.274/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.313  99.081/*        0.182/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.302  99.081/*        0.189/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.302  99.082/*        0.189/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.302  99.082/*        0.189/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.302  99.082/*        0.189/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.304  99.082/*        0.191/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.314  99.082/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.329  99.083/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.305  99.084/*        0.190/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.318  99.084/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.318  99.084/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.250  99.085/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.308  99.085/*        0.189/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.308  99.085/*        0.189/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.251  99.086/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.251  99.086/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.310  99.089/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.310  99.089/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.310  99.089/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.310  99.089/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.311  99.090/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.251  99.090/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.252  99.091/*        0.265/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.308  99.091/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.339  99.091/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.325  99.092/*        0.176/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.313  99.092/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.316  99.092/*        0.185/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.324  99.093/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.311  99.093/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.312  99.093/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.263  99.094/*        0.258/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.312  99.094/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.343  99.094/*        0.173/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.264  99.095/*        0.258/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.264  99.095/*        0.258/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.264  99.095/*        0.258/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.264  99.096/*        0.258/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.264  99.096/*        0.258/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.307  99.101/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.329  99.106/*        0.168/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.311  99.106/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.312  99.107/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.313  99.107/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.311  99.107/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.311  99.107/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.314  99.109/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.305  99.110/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.336  99.110/*        0.169/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.305  99.111/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.330  99.111/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.316  99.111/*        0.180/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.329  99.112/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.306  99.112/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.306  99.112/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.337  99.112/*        0.169/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.337  99.112/*        0.169/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.337  99.113/*        0.169/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.307  99.113/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.307  99.113/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.307  99.113/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.307  99.114/*        0.184/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.330  99.114/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.317  99.115/*        0.174/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.317  99.115/*        0.174/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.317  99.116/*        0.174/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.317  99.116/*        0.174/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.320  99.117/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.325  99.121/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.313  99.125/*        0.182/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.313  99.125/*        0.182/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.348  99.127/*        0.169/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.318  99.128/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.353  99.128/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.318  99.129/*        0.179/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.324  99.130/*        0.178/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.324  99.133/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.325  99.133/*        0.171/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.355  99.134/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.355  99.134/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.355  99.134/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.357  99.134/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.335  99.135/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.357  99.135/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.342  99.137/*        0.166/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.356  99.137/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.324  99.137/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.357  99.138/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.324  99.141/*        0.172/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.346  99.143/*        0.161/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.307  99.145/*        0.188/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.307  99.145/*        0.188/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.352  99.145/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.308  99.146/*        0.188/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.094  99.146/*        0.399/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.094  99.146/*        0.399/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.172  */99.148        */0.318         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.173  */99.149        */0.318         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.344  99.150/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.312  99.150/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.306  99.151/*        0.182/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.312  99.151/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.312  99.151/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.147  99.151/*        0.346/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.334  99.151/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.312  99.152/*        0.183/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.313  99.153/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.341  99.157/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.322  99.158/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.342  99.158/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.342  99.158/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.185  */99.159        */0.312         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.185  */99.159        */0.312         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.351  99.160/*        0.165/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.319  99.160/*        0.176/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.187  */99.161        */0.313         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.187  */99.161        */0.313         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.202  */99.162        */0.291         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.188  */99.162        */0.313         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.202  */99.162        */0.291         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.202  */99.162        */0.291         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.202  */99.162        */0.291         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.202  */99.162        */0.291         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.202  */99.162        */0.291         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.324  99.163/*        0.181/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.317  99.163/*        0.178/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.317  99.163/*        0.178/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.190  */99.164        */0.310         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.174  */99.165        */0.316         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.320  99.165/*        0.178/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.320  99.166/*        0.178/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.192  */99.166        */0.310         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.184  */99.171        */0.312         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.325  99.173/*        0.170/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.172  99.174/*        0.334/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.358  99.175/*        0.155/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.173  99.175/*        0.334/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.191  */99.176        */0.309         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.174  99.176/*        0.334/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.174  99.176/*        0.334/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.174  99.177/*        0.334/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.199  */99.178        */0.306         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.201  */99.178        */0.304         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.191  */99.178        */0.308         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.192  */99.179        */0.308         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.192  */99.179        */0.308         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.195  */99.181        */0.307         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.195  */99.182        */0.307         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.196  */99.184        */0.306         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.181  99.186/*        0.330/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.181  99.186/*        0.330/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.202  */99.192        */0.303         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.189  99.193/*        0.325/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.189  99.194/*        0.325/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.193  99.195/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.193  99.196/*        0.324/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.359  99.196/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */99.209        */0.287         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.236  */99.224        */0.283         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.236  */99.224        */0.284         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.323  99.228/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.326  99.229/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.323  99.229/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.326  99.229/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.327  99.230/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.324  99.231/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.323  99.231/*        0.167/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.332  99.237/*        0.164/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.334  99.239/*        0.163/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.337  99.240/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.337  99.240/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.420  99.245/*        0.075/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.345  99.247/*        0.157/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.345  99.247/*        0.157/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.424  99.249/*        0.071/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.344  99.250/*        0.150/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.342  99.253/*        0.153/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.328  99.254/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.328  99.254/*        0.162/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.331  99.255/*        0.165/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.336  99.259/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.336  99.259/*        0.160/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.337  99.260/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.337  99.260/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.337  99.262/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.337  99.262/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.338  99.262/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.338  99.262/*        0.158/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.346  99.267/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.346  99.267/*        0.156/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/D    1
in_tck_i(R)->in_tck_i(R)	100.500  */99.281        */0.127         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.377  99.283/*        0.142/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.379  99.283/*        0.142/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.381  99.284/*        0.140/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.364  99.289/*        0.141/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.365  99.293/*        0.140/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.381  99.303/*        0.139/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.383  99.303/*        0.139/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.384  99.307/*        0.137/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/D    1
in_tck_i(R)->in_tck_i(R)	100.490  */99.328        */0.131         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.421  */99.351        */0.074         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.453  */99.351        */0.167         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.422  */99.355        */0.073         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.423  */99.357        */0.073         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.454  */99.357        */0.166         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.426  99.358/*        0.070/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.426  */99.366        */0.070         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.287  99.484/*        0.208/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.555  99.632/*        0.081/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.488  */99.634        */0.145         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/D    1
in_tck_i(R)->in_tck_i(R)	100.556  99.645/*        0.080/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.558  99.653/*        0.078/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.308  99.816/*        0.328/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	100.344  */99.865        */0.290         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.192  */99.874        */0.320         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */99.902        */0.280         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */99.907        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  */99.909        */0.278         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */99.909        */0.279         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */99.911        */0.281         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */99.912        */0.279         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  */99.924        */0.262         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.361  99.925/*        0.159/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.200  */99.956        */0.295         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.194  */99.957        */0.302         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.225  */99.966        */0.287         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.191  */99.968        */0.302         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.193  */99.975        */0.300         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.346  99.986/*        0.154/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.349  99.988/*        0.151/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.221  */99.989        */0.270         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	100.272  */99.989        */0.349         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/TI    1
in_tck_i(R)->in_tck_i(R)	100.272  */99.990        */0.349         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */99.991        */0.265         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */99.992        */0.264         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	100.274  */99.994        */0.346         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	100.272  */99.995        */0.349         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/TI    1
in_tck_i(R)->in_tck_i(R)	100.272  */99.995        */0.349         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */99.996        */0.264         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/TI    1
in_tck_i(R)->in_tck_i(R)	100.276  */99.997        */0.346         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/TI    1
in_tck_i(R)->in_tck_i(R)	100.272  */99.997        */0.349         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/TI    1
in_tck_i(R)->in_tck_i(R)	100.272  */99.997        */0.349         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.274  */99.999        */0.242         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/TI    1
in_tck_i(R)->in_tck_i(R)	100.303  */100.000       */0.331         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/TI    1
in_tck_i(R)->in_tck_i(R)	100.273  */100.002       */0.347         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.283  */100.005       */0.236         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	100.276  */100.005       */0.345         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.238  */100.007       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	100.334  */100.007       */0.294         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.236  */100.007       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.237  */100.007       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.235  */100.008       */0.261         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.226  */100.010       */0.265         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.237  */100.011       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.284  */100.011       */0.235         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.227  */100.011       */0.264         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.238  */100.012       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	100.338  */100.012       */0.290         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.228  */100.013       */0.264         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.237  */100.014       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.237  */100.014       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.237  */100.014       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.223  100.014/*       0.273/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.238  */100.015       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.227  */100.016       */0.263         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.240  */100.016       */0.257         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.017       */0.261         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.251  */100.018       */0.251         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.238  */100.018       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  */100.019       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  */100.019       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  */100.020       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.228  */100.020       */0.262         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  */100.020       */0.257         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.240  */100.021       */0.257         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  */100.022       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  */100.022       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/TI    1
in_tck_i(R)->in_tck_i(R)	100.301  */100.022       */0.330         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.227  */100.022       */0.263         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.262  */100.023       */0.245         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.229  */100.024       */0.262         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.229  */100.025       */0.261         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.250  */100.025       */0.252         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.229  */100.025       */0.261         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.262  */100.025       */0.245         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.235  */100.026       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.240  */100.026       */0.256         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.261  */100.026       */0.245         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/TI    1
in_tck_i(R)->in_tck_i(R)	100.301  */100.026       */0.332         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.240  */100.027       */0.256         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.259  */100.027       */0.247         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  */100.027       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.240  */100.028       */0.256         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.281  */100.028       */0.235         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.230  */100.028       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.028       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/TI    1
in_tck_i(R)->in_tck_i(R)	100.315  */100.029       */0.319         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.029       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.029       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.260  */100.029       */0.246         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.230  */100.029       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.029       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.029       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.260  */100.029       */0.246         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.241  */100.030       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.241  */100.030       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/TI    1
in_tck_i(R)->in_tck_i(R)	100.367  */100.030       */0.267         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.241  */100.030       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/TI    1
in_tck_i(R)->in_tck_i(R)	100.308  */100.030       */0.323         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.238  */100.030       */0.256         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.030       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.030       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.280  */100.030       */0.235         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.030       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  */100.031       */0.256         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.244  */100.031       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/TI    1
in_tck_i(R)->in_tck_i(R)	100.316  */100.031       */0.318         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/TI    1
in_tck_i(R)->in_tck_i(R)	100.312  */100.031       */0.322         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.241  */100.031       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.253  */100.031       */0.249         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.244  */100.031       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.031       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/TI    1
in_tck_i(R)->in_tck_i(R)	100.303  */100.031       */0.330         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.229  */100.031       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.031       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.228  */100.032       */0.261         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.032       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.253  */100.032       */0.249         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.242  */100.032       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.245  */100.032       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.245  */100.032       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.293  */100.032       */0.228         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.242  */100.032       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.032       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.032       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.238  */100.033       */0.255         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.033       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.245  */100.033       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.242  */100.033       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.253  */100.033       */0.249         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.261  */100.033       */0.245         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  */100.033       */0.255         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.033       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.033       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.033       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.033       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  */100.033       */0.255         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.033       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.253  */100.033       */0.248         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  */100.033       */0.255         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.034       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.245  */100.034       */0.252         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.034       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  */100.034       */0.255         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.034       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  */100.034       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.230  */100.034       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.264  */100.034       */0.243         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.230  */100.034       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  */100.034       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.034       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.034       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.034       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.282  */100.034       */0.235         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.034       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.034       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.035       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.230  */100.035       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.035       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.035       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.035       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.242  */100.035       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  */100.035       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.035       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.240  */100.035       */0.255         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  */100.035       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.035       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.246  */100.035       */0.252         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.239  */100.036       */0.255         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.036       */0.260         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  */100.036       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.254  */100.036       */0.248         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  */100.036       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  */100.036       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.036       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.261  */100.036       */0.245         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.036       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  */100.036       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.254  */100.036       */0.248         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.036       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.232  */100.037       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.254  */100.037       */0.248         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.037       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.246  */100.037       */0.252         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.254  */100.037       */0.248         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.258  */100.037       */0.245         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.037       */0.257         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.262  */100.037       */0.244         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.242  */100.037       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.234  */100.037       */0.258         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.231  */100.037       */0.259         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.254  */100.037       */0.248         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.240  */100.037       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.240  */100.037       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.037       */0.257         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.241  */100.037       */0.254         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.261  */100.038       */0.244         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.261  */100.038       */0.244         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.246  */100.038       */0.251         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.233  */100.038       */0.257         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.265  */100.038       */0.242         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.243  */100.038       */0.252         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.271  */100.038       */0.240         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/TI    1
in_tck_i(R)->in_tck_i(R)	100.357  */100.039       */0.278         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.254  */100.039       */0.247         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.282  */100.039       */0.234         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.242  */100.039       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.266  */100.039       */0.242         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.255  */100.039       */0.247         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.244  */100.039       */0.252         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.280  */100.039       */0.233         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/TI    1
in_tck_i(R)->in_tck_i(R)	100.351  */100.040       */0.281         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.261  */100.040       */0.244         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.255  */100.040       */0.247         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.240  */100.040       */0.253         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/TI    1
in_tck_i(R)->in_tck_i(R)	100.300  */100.040       */0.328         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.281  */100.041       */0.233         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.255  */100.041       */0.247         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.262  */100.041       */0.244         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.267  */100.042       */0.241         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.367  */100.042       */0.145         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.282  */100.042       */0.233         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.281  */100.042       */0.233         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.241  */100.043       */0.252         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.285  */100.043       */0.232         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.282  */100.043       */0.233         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.294  */100.044       */0.227         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/TI    1
in_tck_i(R)->in_tck_i(R)	100.322  */100.044       */0.312         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.295  */100.044       */0.227         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.283  */100.045       */0.232         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.270  */100.045       */0.238         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.285  */100.046       */0.232         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.295  */100.047       */0.226         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.274  */100.047       */0.237         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/TI    1
in_tck_i(R)->in_tck_i(R)	100.325  */100.048       */0.311         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.296  */100.049       */0.226         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/TI    1
in_tck_i(R)->in_tck_i(R)	100.329  */100.050       */0.303         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/TI    1
in_tck_i(R)->in_tck_i(R)	100.340  */100.050       */0.295         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/TI    1
in_tck_i(R)->in_tck_i(R)	100.361  */100.051       */0.284         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.297  */100.051       */0.225         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/TI    1
in_tck_i(R)->in_tck_i(R)	100.334  */100.053       */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/TI    1
in_tck_i(R)->in_tck_i(R)	100.317  */100.054       */0.314         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/TI    1
in_tck_i(R)->in_tck_i(R)	100.314  */100.055       */0.315         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/TI    1
in_tck_i(R)->in_tck_i(R)	100.316  */100.056       */0.314         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/TI    1
in_tck_i(R)->in_tck_i(R)	100.315  */100.057       */0.316         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/TI    1
in_tck_i(R)->in_tck_i(R)	100.316  */100.057       */0.315         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/TI    1
in_tck_i(R)->in_tck_i(R)	100.330  */100.058       */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/TI    1
in_tck_i(R)->in_tck_i(R)	100.329  */100.060       */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.391  */100.060       */0.122         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	100.315  */100.060       */0.315         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/TI    1
in_tck_i(R)->in_tck_i(R)	100.317  */100.061       */0.314         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/TI    1
in_tck_i(R)->in_tck_i(R)	100.320  */100.064       */0.310         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/TI    1
in_tck_i(R)->in_tck_i(R)	100.316  */100.064       */0.315         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/TI    1
in_tck_i(R)->in_tck_i(R)	100.312  */100.065       */0.316         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/TI    1
in_tck_i(R)->in_tck_i(R)	100.329  */100.065       */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.389  */100.065       */0.123         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.391  */100.067       */0.121         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.316  */100.067       */0.314         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/TI    1
in_tck_i(R)->in_tck_i(R)	100.321  */100.068       */0.309         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/TI    1
in_tck_i(R)->in_tck_i(R)	100.332  */100.068       */0.304         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/TI    1
in_tck_i(R)->in_tck_i(R)	100.331  */100.068       */0.305         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/TI    1
in_tck_i(R)->in_tck_i(R)	100.322  */100.068       */0.309         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/TI    1
in_tck_i(R)->in_tck_i(R)	100.320  */100.069       */0.311         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.390  */100.069       */0.123         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.391  */100.069       */0.122         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.323  */100.070       */0.307         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/TI    1
in_tck_i(R)->in_tck_i(R)	100.318  */100.073       */0.312         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.392  */100.073       */0.120         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.320  */100.075       */0.311         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/TI    1
in_tck_i(R)->in_tck_i(R)	100.349  */100.086       */0.294         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/TI    1
in_tck_i(R)->in_tck_i(R)	100.319  */100.086       */0.310         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/TI    1
in_tck_i(R)->in_tck_i(R)	100.348  */100.091       */0.284         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/TI    1
in_tck_i(R)->in_tck_i(R)	100.350  */100.095       */0.282         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/TI    1
in_tck_i(R)->in_tck_i(R)	100.352  */100.101       */0.280         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/TI    1
in_tck_i(R)->in_tck_i(R)	100.315  */100.102       */0.308         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/TI    1
in_tck_i(R)->in_tck_i(R)	100.328  */100.117       */0.301         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/TI    1
in_tck_i(R)->in_tck_i(R)	100.339  */100.119       */0.296         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/TI    1
in_tck_i(R)->in_tck_i(R)	100.362  */100.120       */0.272         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/TI    1
in_tck_i(R)->in_tck_i(R)	100.360  */100.121       */0.282         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/TI    1
in_tck_i(R)->in_tck_i(R)	100.332  */100.124       */0.296         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	100.327  */100.124       */0.300         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	100.336  */100.126       */0.296         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/TI    1
in_tck_i(R)->in_tck_i(R)	100.343  */100.129       */0.292         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/TI    1
in_tck_i(R)->in_tck_i(R)	100.343  */100.130       */0.291         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	100.348  */100.130       */0.287         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/TI    1
in_tck_i(R)->in_tck_i(R)	100.365  */100.130       */0.280         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/TI    1
in_tck_i(R)->in_tck_i(R)	100.330  */100.131       */0.296         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/TI    1
in_tck_i(R)->in_tck_i(R)	100.321  */100.134       */0.300         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.387  */100.135       */0.110         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	100.440  */100.136       */0.181         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/D    1
in_tck_i(R)->in_tck_i(R)	100.339  */100.136       */0.293         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/TI    1
in_tck_i(R)->in_tck_i(R)	100.348  */100.137       */0.287         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.386  */100.137       */0.120         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.396  */100.137       */0.116         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.394  */100.138       */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	100.333  */100.139       */0.296         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/TI    1
in_tck_i(R)->in_tck_i(R)	100.363  */100.140       */0.279         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/TI    1
in_tck_i(R)->in_tck_i(R)	100.366  */100.141       */0.278         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	100.349  */100.141       */0.285         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/TI    1
in_tck_i(R)->in_tck_i(R)	100.332  */100.142       */0.294         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/TI    1
in_tck_i(R)->in_tck_i(R)	100.364  */100.143       */0.278         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.394  */100.143       */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.393  */100.145       */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	100.369  */100.145       */0.276         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/TI    1
in_tck_i(R)->in_tck_i(R)	100.336  */100.146       */0.292         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/TI    1
in_tck_i(R)->in_tck_i(R)	100.347  */100.146       */0.287         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/TI    1
in_tck_i(R)->in_tck_i(R)	100.336  */100.147       */0.293         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/TI    1
in_tck_i(R)->in_tck_i(R)	100.338  */100.147       */0.291         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	100.438  100.147/*       0.184/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.366  */100.147       */0.128         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.365  */100.148       */0.129         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.351  */100.149       */0.283         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.406  */100.149       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.337  */100.149       */0.292         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/TI    1
in_tck_i(R)->in_tck_i(R)	100.335  */100.150       */0.293         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/TI    1
in_tck_i(R)->in_tck_i(R)	100.351  */100.150       */0.283         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/TI    1
in_tck_i(R)->in_tck_i(R)	100.368  */100.151       */0.276         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/TI    1
in_tck_i(R)->in_tck_i(R)	100.367  */100.151       */0.275         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/TI    1
in_tck_i(R)->in_tck_i(R)	100.335  */100.151       */0.292         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/TI    1
in_tck_i(R)->in_tck_i(R)	100.352  */100.151       */0.282         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/TI    1
in_tck_i(R)->in_tck_i(R)	100.352  */100.151       */0.282         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.428  */100.152       */0.088         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/D    1
in_tck_i(R)->in_tck_i(R)	100.337  */100.152       */0.291         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/TI    1
in_tck_i(R)->in_tck_i(R)	100.352  */100.153       */0.282         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/TI    1
in_tck_i(R)->in_tck_i(R)	100.337  */100.153       */0.292         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/TI    1
in_tck_i(R)->in_tck_i(R)	100.369  */100.153       */0.276         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.395  */100.153       */0.105         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.398  */100.154       */0.102         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/D    1
in_tck_i(R)->in_tck_i(R)	100.338  */100.155       */0.290         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/TI    1
in_tck_i(R)->in_tck_i(R)	100.334  */100.155       */0.291         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/TI    1
in_tck_i(R)->in_tck_i(R)	100.326  */100.156       */0.295         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	100.352  */100.156       */0.283         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/TI    1
in_tck_i(R)->in_tck_i(R)	100.345  */100.156       */0.287         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.380  */100.156       */0.111         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.345  */100.156       */0.287         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.157       */0.103         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.440  100.158/*       0.181/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/D    1
in_tck_i(R)->in_tck_i(R)	100.345  */100.159       */0.287         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	100.339  */100.159       */0.290         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.408  */100.159       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	100.339  */100.160       */0.288         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.392  */100.160       */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	100.437  */100.161       */0.184         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/D    1
in_tck_i(R)->in_tck_i(R)	100.438  */100.161       */0.184         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.394  */100.161       */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/D    1
in_tck_i(R)->in_tck_i(R)	100.351  */100.161       */0.282         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/TI    1
in_tck_i(R)->in_tck_i(R)	100.355  */100.162       */0.279         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.396  */100.163       */0.102         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/D    1
in_tck_i(R)->in_tck_i(R)	100.369  */100.163       */0.272         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.163       */0.101         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.393  */100.163       */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	100.361  */100.163       */0.276         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.398  */100.164       */0.102         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/D    1
in_tck_i(R)->in_tck_i(R)	100.341  */100.164       */0.287         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.388  */100.165       */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.361  */100.165       */0.275         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/TI    1
in_tck_i(R)->in_tck_i(R)	100.338  */100.165       */0.289         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/TI    1
in_tck_i(R)->in_tck_i(R)	100.371  */100.165       */0.272         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/TI    1
in_tck_i(R)->in_tck_i(R)	100.347  */100.165       */0.285         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.166       */0.101         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.410  */100.166       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.410  */100.166       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.357  */100.167       */0.279         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/TI    1
in_tck_i(R)->in_tck_i(R)	100.439  */100.167       */0.181         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/D    1
in_tck_i(R)->in_tck_i(R)	100.353  */100.168       */0.282         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/TI    1
in_tck_i(R)->in_tck_i(R)	100.353  */100.168       */0.281         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.395  */100.169       */0.102         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	100.462  100.169/*       0.172/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.342  */100.169       */0.286         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/TI    1
in_tck_i(R)->in_tck_i(R)	100.370  */100.169       */0.271         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/TI    1
in_tck_i(R)->in_tck_i(R)	100.342  */100.169       */0.286         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/TI    1
in_tck_i(R)->in_tck_i(R)	100.342  */100.170       */0.287         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.402  */100.170       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.441  */100.170       */0.079         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.354  */100.171       */0.281         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.395  */100.171       */0.103         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.400  */100.171       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.402  */100.172       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.400  */100.172       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.417  */100.172       */0.091         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	100.363  */100.173       */0.273         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.400  */100.173       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.371  */100.173       */0.270         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.395  */100.173       */0.102         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	100.342  */100.173       */0.285         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.441  */100.173       */0.078         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.412  */100.173       */0.094         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.400  */100.173       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.403  */100.173       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.338  100.174/*       0.295/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/TE    1
in_tck_i(R)->in_tck_i(R)	100.329  */100.174       */0.291         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.441  */100.174       */0.079         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.432  */100.174       */0.084         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.389  */100.175       */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.375  */100.175       */0.270         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.396  */100.176       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.396  */100.176       */0.101         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.390  */100.176       */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.433  */100.176       */0.083         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.401  */100.176       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.403  */100.176       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.441  */100.177       */0.078         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.359  */100.177       */0.275         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/TI    1
in_tck_i(R)->in_tck_i(R)	100.365  */100.177       */0.272         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	100.350  */100.177       */0.282         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.407  */100.177       */0.095         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/D    1
in_tck_i(R)->in_tck_i(R)	100.330  */100.177       */0.290         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.414  */100.177       */0.092         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/D    1
in_tck_i(R)->in_tck_i(R)	100.376  */100.177       */0.269         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.390  */100.177       */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.393  */100.177       */0.102         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/D    1
in_tck_i(R)->in_tck_i(R)	100.359  */100.177       */0.275         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.390  */100.178       */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	100.360  */100.178       */0.274         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	100.356  */100.178       */0.279         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.406  */100.178       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.402  */100.178       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.405  */100.178       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.391  */100.179       */0.102         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/D    1
in_tck_i(R)->in_tck_i(R)	100.356  */100.179       */0.279         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.397  */100.179       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.404  */100.179       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.386  */100.179       */0.105         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/D    1
in_tck_i(R)->in_tck_i(R)	100.356  */100.180       */0.278         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.403  */100.180       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.398  */100.180       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/D    1
in_tck_i(R)->in_tck_i(R)	100.465  100.181/*       0.169/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.403  */100.181       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/D    1
in_tck_i(R)->in_tck_i(R)	100.360  */100.181       */0.274         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	100.331  */100.181       */0.289         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.397  */100.181       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.391  */100.181       */0.103         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.403  */100.181       */0.097         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/D    1
in_tck_i(R)->in_tck_i(R)	100.462  */100.182       */0.168         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.182       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.398  */100.182       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/D    1
in_tck_i(R)->in_tck_i(R)	100.461  100.182/*       0.173/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.387  */100.182       */0.105         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.384  */100.183       */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.403  */100.183       */0.097         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.435  */100.183       */0.081         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/D    1
in_tck_i(R)->in_tck_i(R)	100.461  100.183/*       0.173/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.396  */100.183       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.419  */100.184       */0.089         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.417  */100.184       */0.089         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.403  */100.184       */0.097         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.184       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.397  */100.184       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.405  */100.184       */0.097         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.398  */100.184       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.405  */100.184       */0.097         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.413  */100.184       */0.091         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.394  */100.184       */0.101         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.443  */100.184       */0.076         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.393  */100.184       */0.101         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.386  */100.184       */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.414  */100.184       */0.091         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.398  */100.184       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.384  */100.185       */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.398  */100.185       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.393  */100.185       */0.101         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.385  */100.185       */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.397  */100.185       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.404  */100.185       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.398  */100.185       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.385  */100.185       */0.106         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.387  */100.185       */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.414  */100.185       */0.091         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.387  */100.185       */0.104         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.408  */100.186       */0.094         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.405  */100.186       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.393  */100.186       */0.101         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.394  */100.187       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.404  */100.187       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.397  */100.187       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.187       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.398  */100.187       */0.099         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.419  */100.187       */0.089         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.418  */100.187       */0.088         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.188       */0.097         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.188       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.405  */100.188       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.414  */100.188       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.415  */100.188       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.188       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.188       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.409  */100.188       */0.093         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.405  */100.189       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.189       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.189       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.189       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.388  */100.189       */0.103         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.394  */100.189       */0.100         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.405  */100.189       */0.095         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.415  */100.189       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.387  */100.189       */0.103         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.189       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.409  */100.189       */0.093         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.420  */100.189       */0.088         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.415  */100.189       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.190       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.399  */100.190       */0.098         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.401  */100.190       */0.097         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.420  */100.190       */0.088         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.420  */100.190       */0.088         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.405  */100.190       */0.095         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.190       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.415  */100.190       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.406  */100.190       */0.095         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.420  */100.190       */0.088         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.405  */100.190       */0.095         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.190       */0.090         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.436  */100.190       */0.080         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.421  */100.191       */0.088         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.421  */100.191       */0.087         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.436  */100.191       */0.079         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/D    1
in_tck_i(R)->in_tck_i(R)	100.469  */100.191       */0.162         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/D    1
in_tck_i(R)->in_tck_i(R)	100.464  100.191/*       0.170/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.401  */100.192       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.407  */100.192       */0.095         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.192       */0.089         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.420  */100.193       */0.087         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/D    1
in_tck_i(R)->in_tck_i(R)	100.479  */100.193       */0.157         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.416  */100.193       */0.089         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.448  */100.195       */0.073         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.422  */100.195       */0.086         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.437  */100.195       */0.078         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/D    1
in_tck_i(R)->in_tck_i(R)	100.467  */100.195       */0.167         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.530  */100.198       */0.111         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.397  */100.199       */0.096         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.449  */100.199       */0.072         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/D    1
in_tck_i(R)->in_tck_i(R)	100.456  */100.203       */0.176         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/D    1
in_tck_i(R)->in_tck_i(R)	100.486  */100.207       */0.151         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/D    1
in_tck_i(R)->in_tck_i(R)	100.473  */100.208       */0.155         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	100.475  */100.212       */0.155         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/D    1
in_tck_i(R)->in_tck_i(R)	100.457  */100.212       */0.164         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.477  */100.214       */0.154         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/D    1
in_tck_i(R)->in_tck_i(R)	100.475  */100.216       */0.155         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/D    1
in_tck_i(R)->in_tck_i(R)	100.476  */100.216       */0.155         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/D    1
in_tck_i(R)->in_tck_i(R)	100.477  */100.216       */0.154         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/D    1
in_tck_i(R)->in_tck_i(R)	100.475  */100.217       */0.155         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/D    1
in_tck_i(R)->in_tck_i(R)	100.489  */100.218       */0.147         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/D    1
in_tck_i(R)->in_tck_i(R)	100.489  */100.219       */0.147         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/D    1
in_tck_i(R)->in_tck_i(R)	100.476  */100.221       */0.155         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/D    1
in_tck_i(R)->in_tck_i(R)	100.477  */100.223       */0.154         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/D    1
in_tck_i(R)->in_tck_i(R)	100.476  */100.223       */0.154         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/D    1
in_tck_i(R)->in_tck_i(R)	100.480  */100.224       */0.150         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/D    1
in_tck_i(R)->in_tck_i(R)	100.481  */100.224       */0.150         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.423  */100.225       */0.071         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.507  */100.226       */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	100.508  */100.227       */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.478  */100.227       */0.152         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/D    1
in_tck_i(R)->in_tck_i(R)	100.477  */100.228       */0.154         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/D    1
in_tck_i(R)->in_tck_i(R)	100.491  */100.228       */0.145         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/D    1
in_tck_i(R)->in_tck_i(R)	100.481  */100.228       */0.149         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/D    1
in_tck_i(R)->in_tck_i(R)	100.483  */100.230       */0.147         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.422  */100.230       */0.072         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.424  */100.230       */0.069         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.478  */100.233       */0.152         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.458  */100.234       */0.054         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_out_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.481  */100.240       */0.147         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	100.482  */100.240       */0.155         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.473  */100.241       */0.154         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.493  */100.247       */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.441  */100.248       */0.074         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.482  */100.251       */0.147         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/D    1
in_tck_i(R)->in_tck_i(R)	100.483  */100.254       */0.144         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.483  */100.255       */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.485  */100.256       */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	100.501  */100.256       */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.498  */100.257       */0.138         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	100.484  */100.258       */0.144         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	100.481  */100.258       */0.147         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/D    1
in_tck_i(R)->in_tck_i(R)	100.484  */100.258       */0.144         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	100.487  */100.259       */0.142         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	100.478  */100.263       */0.150         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.459  */100.263       */0.055         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	100.494  */100.263       */0.141         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	100.492  */100.263       */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	100.483  */100.263       */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	100.487  */100.264       */0.145         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	100.491  */100.264       */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	100.510  */100.265       */0.134         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	100.510  */100.266       */0.134         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.460  */100.267       */0.054         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.487  */100.267       */0.142         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	100.496  */100.268       */0.144         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	100.464  */100.269       */0.050         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.487  */100.269       */0.141         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	100.487  */100.269       */0.141         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	100.486  */100.270       */0.147         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/D    1
in_tck_i(R)->in_tck_i(R)	100.485  */100.270       */0.141         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	100.488  */100.273       */0.140         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.507  */100.275       */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.487  */100.275       */0.144         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	100.486  */100.276       */0.142         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.491  */100.276       */0.141         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	100.481  */100.277       */0.148         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	100.491  */100.277       */0.141         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.517  */100.278       */0.124         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/D    1
in_tck_i(R)->in_tck_i(R)	100.478  */100.279       */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	100.479  */100.280       */0.144         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	100.495  */100.281       */0.138         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	100.492  */100.281       */0.140         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.493  */100.281       */0.142         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	100.496  */100.282       */0.138         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.505  */100.282       */0.129         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	100.487  */100.283       */0.144         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.494  */100.283       */0.141         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	100.494  */100.283       */0.141         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	100.494  */100.284       */0.140         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	100.495  */100.285       */0.140         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	100.494  */100.285       */0.138         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	100.485  */100.287       */0.143         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.504  */100.287       */0.129         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	100.516  */100.287       */0.129         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	100.516  */100.287       */0.129         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	100.499  */100.290       */0.136         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	100.511  */100.290       */0.125         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	100.494  */100.292       */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	100.495  */100.293       */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	100.505  */100.294       */0.129         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	100.480  */100.297       */0.141         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.506  */100.299       */0.128         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	100.488  */100.300       */0.140         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	100.500  */100.300       */0.134         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	100.501  */100.300       */0.134         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	100.481  */100.301       */0.139         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.492  */100.301       */0.135         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	100.498  */100.304       */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	100.497  */100.304       */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	100.489  */100.306       */0.139         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	100.489  */100.306       */0.139         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	100.523  */100.307       */0.118         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	100.508  */100.307       */0.126         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	100.509  */100.307       */0.125         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	100.509  */100.308       */0.126         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	100.509  */100.309       */0.125         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	100.496  */100.312       */0.136         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	100.501  */100.313       */0.134         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	100.484  */100.313       */0.137         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.497  */100.317       */0.131         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	100.501  */100.318       */0.133         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	100.525  */100.320       */0.116         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	100.522  */100.320       */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	100.517  */100.320       */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	100.512  */100.321       */0.122         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.518  */100.321       */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	100.487  */100.323       */0.134         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.525  */100.324       */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	100.525  */100.325       */0.119         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	100.527  */100.325       */0.114         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	100.499  */100.325       */0.129         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	100.499  */100.326       */0.129         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	100.514  */100.326       */0.120         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	100.528  */100.329       */0.114         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	100.520  */100.329       */0.117         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	100.519  */100.331       */0.122         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	100.515  */100.333       */0.118         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	100.515  */100.335       */0.118         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	100.516  */100.335       */0.118         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	100.551  */100.345       */0.090         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg/D    1
in_tck_i(R)->in_tck_i(R)	100.530  */100.349       */0.102         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg/D    1
in_tck_i(R)->in_tck_i(R)	100.558  */100.364       */0.082         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/D    1
in_tck_i(R)->in_tck_i(R)	100.537  */100.368       */0.095         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/D    1
