{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570470886009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570470886010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 19:54:45 2019 " "Processing started: Mon Oct 07 19:54:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570470886010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570470886010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570470886010 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570470887121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resistor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file resistor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Display-test " "Found design unit 1: tb_Display-test" {  } { { "tb_Display.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_Display.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887879 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Display " "Found entity 1: tb_Display" {  } { { "tb_Display.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver_hd44780_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver_hd44780_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver_hd44780_module-hardware_driver " "Found design unit 1: lcd_driver_hd44780_module-hardware_driver" {  } { { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887887 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_hd44780_module " "Found entity 1: lcd_driver_hd44780_module" {  } { { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-hardware " "Found design unit 1: display-hardware" {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887894 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-rtl " "Found design unit 1: division-rtl" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887902 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_rpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_RPM_counter-test " "Found design unit 1: tb_RPM_counter-test" {  } { { "tb_RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_RPM_counter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887909 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RPM_counter " "Found entity 1: tb_RPM_counter" {  } { { "tb_RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_RPM_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_prodig_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_prodig_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_PRODIG_RPM-test " "Found design unit 1: tb_PRODIG_RPM-test" {  } { { "tb_PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_PRODIG_RPM.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887924 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_PRODIG_RPM " "Found entity 1: tb_PRODIG_RPM" {  } { { "tb_PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_PRODIG_RPM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behav " "Found design unit 1: prescaler-behav" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887933 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RPM_counter-main " "Found design unit 1: RPM_counter-main" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887941 ""} { "Info" "ISGN_ENTITY_NAME" "1 RPM_counter " "Found entity 1: RPM_counter" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prodig_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prodig_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRODIG_RPM-code " "Found design unit 1: PRODIG_RPM-code" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887949 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRODIG_RPM " "Found entity 1: PRODIG_RPM" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prodig_7_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prodig_7_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prodig_7_seg_decoder-rtl " "Found design unit 1: prodig_7_seg_decoder-rtl" {  } { { "prodig_7_seg_decoder.vhd" "" { Text "D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887957 ""} { "Info" "ISGN_ENTITY_NAME" "1 prodig_7_seg_decoder " "Found entity 1: prodig_7_seg_decoder" {  } { { "prodig_7_seg_decoder.vhd" "" { Text "D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ontdender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ontdender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ontdender-arch " "Found design unit 1: ontdender-arch" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887966 ""} { "Info" "ISGN_ENTITY_NAME" "1 ontdender " "Found entity 1: ontdender" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-rtl " "Found design unit 1: bin_bcd-rtl" {  } { { "bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/bin_bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887973 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/bin_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570470887973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570470887973 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "welkoms_scherm PRODIG_RPM.vhd(168) " "VHDL Association List error at PRODIG_RPM.vhd(168): formal \"welkoms_scherm\" does not exist" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 168 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "start_screen PRODIG_RPM.vhd(167) " "VHDL error at PRODIG_RPM.vhd(167): formal port or parameter \"start_screen\" must have actual or default value" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "start_screen PRODIG_RPM.vhd(121) " "HDL error at PRODIG_RPM.vhd(121): see declaration for object \"start_screen\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 121 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "RPM PRODIG_RPM.vhd(167) " "VHDL error at PRODIG_RPM.vhd(167): formal port or parameter \"RPM\" must have actual or default value" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "RPM PRODIG_RPM.vhd(124) " "HDL error at PRODIG_RPM.vhd(124): see declaration for object \"RPM\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 124 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "weerstand PRODIG_RPM.vhd(167) " "VHDL error at PRODIG_RPM.vhd(167): formal port or parameter \"weerstand\" must have actual or default value" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "weerstand PRODIG_RPM.vhd(125) " "HDL error at PRODIG_RPM.vhd(125): see declaration for object \"weerstand\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 125 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "gemiddelde PRODIG_RPM.vhd(167) " "VHDL error at PRODIG_RPM.vhd(167): formal port or parameter \"gemiddelde\" must have actual or default value" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "gemiddelde PRODIG_RPM.vhd(126) " "HDL error at PRODIG_RPM.vhd(126): see declaration for object \"gemiddelde\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 126 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "totale_omw PRODIG_RPM.vhd(167) " "VHDL error at PRODIG_RPM.vhd(167): formal port or parameter \"totale_omw\" must have actual or default value" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570470887995 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "totale_omw PRODIG_RPM.vhd(127) " "HDL error at PRODIG_RPM.vhd(127): see declaration for object \"totale_omw\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 127 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570470887996 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "maximale PRODIG_RPM.vhd(167) " "VHDL error at PRODIG_RPM.vhd(167): formal port or parameter \"maximale\" must have actual or default value" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570470887996 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "maximale PRODIG_RPM.vhd(128) " "HDL error at PRODIG_RPM.vhd(128): see declaration for object \"maximale\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 128 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570470887996 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "tijd_sec PRODIG_RPM.vhd(167) " "VHDL error at PRODIG_RPM.vhd(167): formal port or parameter \"tijd_sec\" must have actual or default value" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570470887996 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "tijd_sec PRODIG_RPM.vhd(129) " "HDL error at PRODIG_RPM.vhd(129): see declaration for object \"tijd_sec\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 129 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570470887997 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "tijd_min PRODIG_RPM.vhd(167) " "VHDL error at PRODIG_RPM.vhd(167): formal port or parameter \"tijd_min\" must have actual or default value" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570470887997 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "tijd_min PRODIG_RPM.vhd(130) " "HDL error at PRODIG_RPM.vhd(130): see declaration for object \"tijd_min\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 130 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570470887997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570470888240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 19:54:48 2019 " "Processing ended: Mon Oct 07 19:54:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570470888240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570470888240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570470888240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570470888240 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 1  " "Quartus II Full Compilation was unsuccessful. 19 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570470888998 ""}
