// Seed: 126362142
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    output wand id_3
);
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input logic id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    output supply1 id_6
    , id_8
);
  assign id_4 = 1;
  module_0(
      id_5, id_5, id_4, id_0
  );
  always @(posedge 1) begin
    deassign id_0[1];
    if (id_2) begin
      id_8 <= (id_2);
    end else disable id_9;
  end
endmodule
