==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.943 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.55 seconds; current allocated memory: 209.323 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.41 seconds; current allocated memory: 211.560 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.561 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 213.249 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.776 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 234.332 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 278.317 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 280.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 282.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 282.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 282.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 283.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 283.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 284.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 284.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', hls/lzw_hls.cpp:8->hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 285.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 286.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 287.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 292.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 298.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 300.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 301.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 305.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 311.579 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.05 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.48 seconds; current allocated memory: 321.190 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.24 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.71 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.09 seconds; current allocated memory: 211.701 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.373 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.900 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 234.453 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 278.425 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 280.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.44 seconds; current allocated memory: 282.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 282.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 283.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 283.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 284.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 284.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', hls/lzw_hls.cpp:8->hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 285.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 286.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 287.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 292.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 298.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 300.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 301.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 305.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 311.646 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.53 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.14 seconds; current allocated memory: 211.717 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.718 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.920 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (hls/lzw_hls.cpp:46) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 234.470 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:18)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 278.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 280.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 282.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 282.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 283.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 283.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 284.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 284.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.59 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'decoding(int const*, int, char*)' into 'lzw_fpga(char const*, int*, int*, char*)' (hls/lzw_hls.cpp:169:0)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:41:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:42:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:43:23)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.12 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.622 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.396 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.759 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (hls/lzw_hls.cpp:46) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'lzw_fpga' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:112:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:113:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:41:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:42:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.1' in function 'encoding' (hls/lzw_hls.cpp:43:18).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 233.808 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111:32) in function 'lzw_fpga' is an infinite loop.
WARNING: [XFORM 203-561] 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40:31) in function 'encoding' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 224.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 224.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 225.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lzw_fpga/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'lzw_fpga/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.56 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'decoding(int const*, int, char*)' into 'lzw_fpga(char const*, int*, int*, char*)' (hls/lzw_hls.cpp:169:0)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:41:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:42:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:43:23)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.13 seconds; current allocated memory: 211.619 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 213.503 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.757 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (hls/lzw_hls.cpp:46) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'lzw_fpga' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:112:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:113:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:41:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:42:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.1' in function 'encoding' (hls/lzw_hls.cpp:43:18).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 234.045 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:118:9) in function 'lzw_fpga' more than one sub loop.
WARNING: [XFORM 203-561] 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40:31) in function 'encoding' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 256.321 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 256.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 256.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 257.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 257.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 257.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 258.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 259.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 260.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 261.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 263.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 264.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 269.189 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_temp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.92 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.84 seconds; current allocated memory: 281.531 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lzw_fpga.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.26 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.66 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.17 seconds; current allocated memory: 211.716 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.717 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.918 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (hls/lzw_hls.cpp:46) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 234.470 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:18)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 278.408 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 280.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 282.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 282.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 283.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 283.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 284.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 284.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 284.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.036 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.23 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.71 seconds; current allocated memory: 209.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.33 seconds; current allocated memory: 211.717 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.718 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 213.392 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 212.915 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (hls/lzw_hls.cpp:46) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 234.472 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:18)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 278.415 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 280.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 282.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 282.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 283.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 283.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 284.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 284.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 284.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.19 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.53 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.31 seconds; current allocated memory: 211.716 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.718 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 213.393 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.918 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (hls/lzw_hls.cpp:46) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 234.472 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:18)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 278.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 280.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 282.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 282.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 283.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 283.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 284.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 284.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 284.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.51 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.15 seconds; current allocated memory: 211.701 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.373 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 212.911 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 234.464 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 278.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 280.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 282.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 283.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 283.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 283.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 284.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 284.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 284.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', hls/lzw_hls.cpp:8->hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 285.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 287.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 287.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 287.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 292.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 298.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 302.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 306.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 312.321 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.26 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.63 seconds; current allocated memory: 209.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.27 seconds; current allocated memory: 211.700 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 213.372 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.896 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 234.450 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 278.428 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 280.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.43 seconds; current allocated memory: 282.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 282.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 283.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 283.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 284.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 284.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 284.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', hls/lzw_hls.cpp:8->hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 285.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 286.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 287.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 287.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 292.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 298.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 300.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 301.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 305.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 311.648 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.24 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.87 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.09 seconds; current allocated memory: 211.701 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.373 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.901 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 234.449 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 278.424 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 280.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.43 seconds; current allocated memory: 282.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 282.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 283.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 283.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 284.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 284.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 284.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', hls/lzw_hls.cpp:8->hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 285.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 286.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 287.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 292.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 298.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 300.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 301.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 305.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 311.646 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.51 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.26 seconds; current allocated memory: 211.700 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.701 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.370 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.897 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 234.438 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 278.407 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 280.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 282.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 282.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 283.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 283.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 284.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 284.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 284.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', hls/lzw_hls.cpp:8->hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 285.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 286.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 287.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 287.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 292.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.9 seconds; current allocated memory: 298.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 300.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 301.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 305.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 311.629 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.53 seconds; current allocated memory: 209.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.17 seconds; current allocated memory: 211.700 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.372 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.900 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 234.456 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 278.424 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 280.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 282.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 282.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 283.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 283.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 284.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 284.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', hls/lzw_hls.cpp:8->hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 285.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 286.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 287.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 287.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 298.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 301.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 305.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 311.642 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.45 seconds; current allocated memory: 209.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.19 seconds; current allocated memory: 211.701 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 213.372 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.896 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 234.450 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:18)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 278.401 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 280.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.43 seconds; current allocated memory: 282.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 282.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 283.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 283.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 284.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 284.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 284.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.27 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.03 seconds; current allocated memory: 209.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.28 seconds; current allocated memory: 211.700 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.372 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.899 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 234.450 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:18)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 278.394 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 280.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 282.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 282.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 283.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 283.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 284.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 284.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.25 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.67 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.34 seconds; current allocated memory: 211.701 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 213.373 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.896 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 234.445 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:18)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 278.402 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 280.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 282.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 282.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 283.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 283.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 284.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 284.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 284.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.038 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.61 seconds; current allocated memory: 209.420 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.06 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.896 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 234.443 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:18)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 278.403 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 280.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 282.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 282.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 283.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 283.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 284.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 284.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.54 seconds; current allocated memory: 209.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.1 seconds; current allocated memory: 211.700 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.372 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 212.899 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 234.445 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:18)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 278.400 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 280.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 282.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 282.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 283.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 283.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 284.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 284.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.56 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'decoding(int const*, int, char*)' into 'lzw_fpga(char const*, int*, int*, char*)' (hls/lzw_hls.cpp:169:0)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:41:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:42:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:43:23)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.2 seconds; current allocated memory: 211.619 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 213.427 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.752 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'lzw_fpga' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:112:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:113:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:41:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:42:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.1' in function 'encoding' (hls/lzw_hls.cpp:43:18).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 234.031 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:118:9) in function 'lzw_fpga' more than one sub loop.
WARNING: [XFORM 203-561] 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40:31) in function 'encoding' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 256.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 256.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 256.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 257.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 257.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 257.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 258.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 259.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 260.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 261.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 263.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 264.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 269.188 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_temp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.89 seconds; current allocated memory: 281.542 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lzw_fpga.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.45 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.03 seconds; current allocated memory: 211.700 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.701 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.372 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 234.449 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 278.424 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 280.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 282.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 282.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 283.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 283.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 284.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 284.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', hls/lzw_hls.cpp:8->hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 285.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 286.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 287.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.82 seconds; current allocated memory: 298.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 300.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 301.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 305.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 311.652 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.48 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.07 seconds; current allocated memory: 211.701 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.892 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 234.451 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 278.428 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 280.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 282.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 282.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 283.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 283.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 284.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 284.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', hls/lzw_hls.cpp:8->hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 285.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 286.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 287.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 287.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 298.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 300.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 301.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 305.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 311.651 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.25 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.65 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'decoding(int const*, int, char*)' into 'lzw_fpga(char const*, int*, int*, char*)' (hls/lzw_hls.cpp:169:0)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:41:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:42:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:43:23)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.04 seconds; current allocated memory: 211.620 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.622 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 215.850 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 215.174 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:112:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:113:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:41:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:42:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.1' in function 'encoding' (hls/lzw_hls.cpp:43:18).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 236.455 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:118:9) in function 'lzw_fpga' more than one sub loop.
WARNING: [XFORM 203-561] 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40:31) in function 'encoding' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 258.569 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.15' to 'string_copy_15'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 259.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 259.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 260.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 260.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 260.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 261.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 263.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 263.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 265.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 267.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.47 seconds; current allocated memory: 209.419 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (hls/lzw_hls.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'decoding(int const*, int, char*)' into 'lzw_fpga(char const*, int*, int*, char*)' (hls/lzw_hls.cpp:169:0)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:41:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:42:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:43:23)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.32 seconds. Elapsed time: 4 seconds; current allocated memory: 211.619 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.345 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 217.675 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (hls/lzw_hls.cpp:111) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (hls/lzw_hls.cpp:28) in function 'lzw_fpga' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:112:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'lzw_fpga' (hls/lzw_hls.cpp:113:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:41:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.str' in function 'encoding' (hls/lzw_hls.cpp:42:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'table.1' in function 'encoding' (hls/lzw_hls.cpp:43:18).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 238.955 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (hls/lzw_hls.cpp:118:9) in function 'lzw_fpga' more than one sub loop.
WARNING: [XFORM 203-561] 'VITIS_LOOP_40_1' (hls/lzw_hls.cpp:40:31) in function 'encoding' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 261.069 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.15' to 'string_copy_15'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 261.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 261.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 262.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 262.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 262.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 263.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 265.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 265.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 267.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 269.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.038 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: hls/lzw_hls.cpp:198:27
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file hls/lzw_hls.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.43 seconds; current allocated memory: 209.200 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:160:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*, int*)' (hls/lzw_hls.cpp:19:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*, int*)' (hls/lzw_hls.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*, int*)' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*, int*)' (hls/lzw_hls.cpp:24:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:78:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:142:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:108:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:102:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int*)' (hls/lzw_hls.cpp:169:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int*)' (hls/lzw_hls.cpp:170:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:183:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:185:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:13:16) in function 'encoding' partially with a factor of 4 (hls/lzw_hls.cpp:13:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:72:16) in function 'decoding' partially with a factor of 4 (hls/lzw_hls.cpp:72:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.18 seconds; current allocated memory: 212.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.017 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.886 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.730 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:72) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:13) in function 'encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (hls/lzw_hls.cpp:19) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (hls/lzw_hls.cpp:28) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (hls/lzw_hls.cpp:106) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:111) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:111) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (hls/lzw_hls.cpp:140) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (hls/lzw_hls.cpp:28) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (hls/lzw_hls.cpp:111) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (hls/lzw_hls.cpp:140) in function 'decoding' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:7) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:7) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:66) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:66) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (hls/lzw_hls.cpp:81) in dimension 1 completely.
ERROR: [HLS 200-1013] Bundled bus interface gmem failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface gmem has read operations in function:  'load_input4' (hls/lzw_hls.cpp:157:55) and 'Block_.split14_proc' (hls/lzw_hls.cpp:179:124).

ERROR: [HLS 200-1013]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.038 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: hls/lzw_hls.cpp:203:27
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file hls/lzw_hls.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.52 seconds; current allocated memory: 209.200 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:160:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:19:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:24:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:78:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:142:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:108:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:102:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int*)' (hls/lzw_hls.cpp:169:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int*)' (hls/lzw_hls.cpp:170:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:188:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:189:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:190:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:13:16) in function 'encoding' partially with a factor of 4 (hls/lzw_hls.cpp:13:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:72:16) in function 'decoding' partially with a factor of 4 (hls/lzw_hls.cpp:72:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(hls/lzw_hls.cpp:158:22) has been inferred on port 'aximm1' (hls/lzw_hls.cpp:158:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.52 seconds; current allocated memory: 212.002 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.003 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.885 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.734 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:72) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:13) in function 'encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (hls/lzw_hls.cpp:19) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (hls/lzw_hls.cpp:28) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (hls/lzw_hls.cpp:106) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:111) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:111) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (hls/lzw_hls.cpp:140) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (hls/lzw_hls.cpp:28) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (hls/lzw_hls.cpp:111) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (hls/lzw_hls.cpp:140) in function 'decoding' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:7) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:7) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:66) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:66) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (hls/lzw_hls.cpp:81) in dimension 1 completely.
ERROR: [HLS 200-1013] Bundled bus interface gmem failed dataflow checking: it cannot write data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface gmem has write operations in function:  'encoding' (hls/lzw_hls.cpp:5) and 'store_output' (hls/lzw_hls.cpp:165).

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 208.038 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: hls/lzw_hls.cpp:203:27
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file hls/lzw_hls.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.84 seconds; current allocated memory: 209.200 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:160:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:19:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:24:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:78:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:142:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:108:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:102:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int*)' (hls/lzw_hls.cpp:169:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int*)' (hls/lzw_hls.cpp:170:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:188:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:189:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:190:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:13:16) in function 'encoding' partially with a factor of 4 (hls/lzw_hls.cpp:13:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:72:16) in function 'decoding' partially with a factor of 4 (hls/lzw_hls.cpp:72:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(hls/lzw_hls.cpp:158:22) has been inferred on port 'aximm1' (hls/lzw_hls.cpp:158:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.13 seconds; current allocated memory: 212.001 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.003 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 213.872 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 213.717 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:72) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:13) in function 'encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (hls/lzw_hls.cpp:19) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (hls/lzw_hls.cpp:28) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (hls/lzw_hls.cpp:106) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:111) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:111) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (hls/lzw_hls.cpp:140) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (hls/lzw_hls.cpp:28) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (hls/lzw_hls.cpp:111) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (hls/lzw_hls.cpp:140) in function 'decoding' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:7) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:7) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:66) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:66) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (hls/lzw_hls.cpp:81) in dimension 1 completely.
ERROR: [HLS 200-1013] Bundled bus interface gmem failed dataflow checking: it cannot write data in multiple processes.
ERROR: [HLS 200-984]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.038 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: hls/lzw_hls.cpp:211:27
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file hls/lzw_hls.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.53 seconds; current allocated memory: 209.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:160:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:19:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:41:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int*)' (hls/lzw_hls.cpp:24:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:78:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:142:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:108:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:102:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int*)' (hls/lzw_hls.cpp:169:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int*)' (hls/lzw_hls.cpp:170:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:196:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:197:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:198:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:13:16) in function 'encoding' partially with a factor of 4 (hls/lzw_hls.cpp:13:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:72:16) in function 'decoding' partially with a factor of 4 (hls/lzw_hls.cpp:72:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(hls/lzw_hls.cpp:158:22) has been inferred on port 'gmem0' (hls/lzw_hls.cpp:158:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.26 seconds; current allocated memory: 212.002 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 213.735 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:72) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:13) in function 'encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (hls/lzw_hls.cpp:19) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (hls/lzw_hls.cpp:28) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (hls/lzw_hls.cpp:106) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:111) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:111) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (hls/lzw_hls.cpp:140) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (hls/lzw_hls.cpp:28) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (hls/lzw_hls.cpp:111) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (hls/lzw_hls.cpp:140) in function 'decoding' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:7) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:7) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:66) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:66) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (hls/lzw_hls.cpp:81) in dimension 1 completely.
ERROR: [HLS 200-1013] Bundled bus interface gmem failed dataflow checking: it cannot write data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface gmem has write operations in function:  'encoding' (hls/lzw_hls.cpp:5) and 'store_output' (hls/lzw_hls.cpp:165).

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.038 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:253:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:254:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file hls/lzw_hls.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.48 seconds; current allocated memory: 209.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:171:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:25:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:63:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:47:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:30:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:93:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:153:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:122:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:116:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:180:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:181:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:228:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:229:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:230:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:19:16) in function 'encoding' partially with a factor of 4 (hls/lzw_hls.cpp:19:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:87:16) in function 'decoding' partially with a factor of 4 (hls/lzw_hls.cpp:87:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(hls/lzw_hls.cpp:169:22) has been inferred on port 'gmem0' (hls/lzw_hls.cpp:169:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'copy_output_code_loop'(hls/lzw_hls.cpp:72:28) has been inferred on port 'gmem1' (hls/lzw_hls.cpp:72:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'copy_output_loop'(hls/lzw_hls.cpp:191:23) has been inferred on port 'gmem2' (hls/lzw_hls.cpp:191:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.46 seconds; current allocated memory: 212.187 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.189 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 214.118 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 214.031 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:19) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:87) in function 'decoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (hls/lzw_hls.cpp:120) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (hls/lzw_hls.cpp:151) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (hls/lzw_hls.cpp:25) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (hls/lzw_hls.cpp:34) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (hls/lzw_hls.cpp:125) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (hls/lzw_hls.cpp:151) in function 'decoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (hls/lzw_hls.cpp:34) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:81) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:81) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (hls/lzw_hls.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:13) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:13) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-712] Applying dataflow to function 'lzw_fpga' (hls/lzw_hls.cpp:199), detected/extracted 10 process function(s): 
	 'lzw_fpga.entry11'
	 'Block_.split2_proc'
	 'load_input'
	 'encoding'
	 'decoding'
	 'store_output'
	 'copy_output_code'
	 'Block_.split212_proc'
	 'copy_output'
	 'Block_.split214_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls/lzw_hls.cpp:120:32) to (hls/lzw_hls.cpp:151:23) in function 'decoding'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 236.790 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (hls/lzw_hls.cpp:25:9) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'decode_main_loop' (hls/lzw_hls.cpp:120:32) in function 'decoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_output' (hls/lzw_hls.cpp:181:39)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:21:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:22:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (hls/lzw_hls.cpp:48:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:52:47)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:53:45)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (hls/lzw_hls.cpp:64:36)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:89:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:90:28)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:158:43)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:159:41)
WARNING: [HLS 200-1449] Process load_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 322.718 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'lzw_fpga.entry11' to 'lzw_fpga_entry11'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split212_proc' to 'Block_split212_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split214_proc' to 'Block_split214_proc'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/input' to 'lzw_fpga/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 323.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_input_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_input_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 323.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 324.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 324.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 325.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_2'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_2'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
INFO: [SCHED 204-61] Pipelining loop 'build_string_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln107', hls/lzw_hls.cpp:107->hls/lzw_hls.cpp:243)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'build_string_loop'
INFO: [SCHED 204-61] Pipelining loop 'output_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'decode_main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'output_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 327.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 331.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'store_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 331.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_code_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_code_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 331.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 331.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 332.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 332.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 332.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 332.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 332.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 333.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO local_output (from store_output_U0 to copy_output_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 333.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 333.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga_entry11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 334.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 335.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 337.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 343.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.8 seconds; current allocated memory: 356.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output_code'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 358.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split212_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 359.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 360.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split214_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 361.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_size', 'output_code', 'output_size', 'output_r', 'output_length' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 365.782 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_prefix_code_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_character_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_prefix_code_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_character_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_code_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_c_U(lzw_fpga_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c24_U(lzw_fpga_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_code_c_U(lzw_fpga_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_size_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_length_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'code_stream_U(lzw_fpga_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c25_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c26_U(lzw_fpga_fifo_w32_d4_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.038 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:253:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:254:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file hls/lzw_hls.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.46 seconds; current allocated memory: 209.200 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:171:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:25:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:63:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:47:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:30:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:93:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:153:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:122:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:116:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:180:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:181:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:228:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:229:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:230:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:19:16) in function 'encoding' partially with a factor of 4 (hls/lzw_hls.cpp:19:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:87:16) in function 'decoding' partially with a factor of 4 (hls/lzw_hls.cpp:87:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(hls/lzw_hls.cpp:169:22) has been inferred on port 'gmem0' (hls/lzw_hls.cpp:169:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'copy_output_code_loop'(hls/lzw_hls.cpp:72:28) has been inferred on port 'gmem1' (hls/lzw_hls.cpp:72:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'copy_output_loop'(hls/lzw_hls.cpp:191:23) has been inferred on port 'gmem2' (hls/lzw_hls.cpp:191:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.28 seconds; current allocated memory: 212.187 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 214.116 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 214.033 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:19) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:87) in function 'decoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (hls/lzw_hls.cpp:120) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (hls/lzw_hls.cpp:151) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (hls/lzw_hls.cpp:25) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (hls/lzw_hls.cpp:34) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (hls/lzw_hls.cpp:125) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (hls/lzw_hls.cpp:151) in function 'decoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (hls/lzw_hls.cpp:34) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:81) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:81) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (hls/lzw_hls.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:13) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:13) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-712] Applying dataflow to function 'lzw_fpga' (hls/lzw_hls.cpp:199), detected/extracted 10 process function(s): 
	 'lzw_fpga.entry11'
	 'Block_.split2_proc'
	 'load_input'
	 'encoding'
	 'decoding'
	 'store_output'
	 'copy_output_code'
	 'Block_.split212_proc'
	 'copy_output'
	 'Block_.split214_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls/lzw_hls.cpp:120:32) to (hls/lzw_hls.cpp:151:23) in function 'decoding'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 236.795 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (hls/lzw_hls.cpp:25:9) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'decode_main_loop' (hls/lzw_hls.cpp:120:32) in function 'decoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_output' (hls/lzw_hls.cpp:181:39)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:21:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:22:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (hls/lzw_hls.cpp:48:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:52:47)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:53:45)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (hls/lzw_hls.cpp:64:36)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:89:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:90:28)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:158:43)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:159:41)
WARNING: [HLS 200-1449] Process load_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 322.714 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'lzw_fpga.entry11' to 'lzw_fpga_entry11'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split212_proc' to 'Block_split212_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split214_proc' to 'Block_split214_proc'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/input' to 'lzw_fpga/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 323.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_input_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_input_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 324.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 324.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 325.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_2'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_2'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
INFO: [SCHED 204-61] Pipelining loop 'build_string_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln107', hls/lzw_hls.cpp:107->hls/lzw_hls.cpp:243)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'build_string_loop'
INFO: [SCHED 204-61] Pipelining loop 'output_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'decode_main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'output_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 327.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 331.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'store_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 331.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_code_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_code_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 331.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 331.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 332.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 332.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 332.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 332.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 332.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 333.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO local_output (from store_output_U0 to copy_output_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 333.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 333.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga_entry11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 334.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 335.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 337.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 343.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 356.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output_code'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 358.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split212_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 359.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 360.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split214_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 361.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_size', 'output_code', 'output_size', 'output_r', 'output_length' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 365.784 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_prefix_code_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_character_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_prefix_code_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_character_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_code_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_c_U(lzw_fpga_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c24_U(lzw_fpga_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_code_c_U(lzw_fpga_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_size_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_length_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'code_stream_U(lzw_fpga_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c25_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c26_U(lzw_fpga_fifo_w32_d4_S)' using Shift Registers.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.038 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:247:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:248:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file hls/lzw_hls.cpp
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hls/lzw_hls.cpp:109:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.44 seconds; current allocated memory: 209.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:173:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:32:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:64:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:51:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:37:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:157:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:128:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:123:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:181:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:182:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:227:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:228:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:229:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:26:16) in function 'encoding' partially with a factor of 4 (hls/lzw_hls.cpp:26:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:84:16) in function 'decoding' partially with a factor of 4 (hls/lzw_hls.cpp:84:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(hls/lzw_hls.cpp:171:22) has been inferred on port 'gmem0' (hls/lzw_hls.cpp:171:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'copy_output_code_loop'(hls/lzw_hls.cpp:71:28) has been inferred on port 'gmem1' (hls/lzw_hls.cpp:71:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'copy_output_loop'(hls/lzw_hls.cpp:191:23) has been inferred on port 'gmem2' (hls/lzw_hls.cpp:191:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.29 seconds; current allocated memory: 212.236 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.167 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 214.082 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:26) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:84) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'build_string_loop' (hls/lzw_hls.cpp:110) in function 'decoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (hls/lzw_hls.cpp:126) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:131) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:131) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (hls/lzw_hls.cpp:155) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (hls/lzw_hls.cpp:32) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (hls/lzw_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (hls/lzw_hls.cpp:131) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (hls/lzw_hls.cpp:155) in function 'decoding' completely: variable loop bound.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.039 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:235:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:236:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file hls/lzw_hls.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.19 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.5 seconds; current allocated memory: 209.202 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:161:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:32:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:64:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:51:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:37:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:145:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:116:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:111:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:169:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:170:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:215:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:216:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:217:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:26:16) in function 'encoding' partially with a factor of 4 (hls/lzw_hls.cpp:26:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:84:16) in function 'decoding' partially with a factor of 4 (hls/lzw_hls.cpp:84:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(hls/lzw_hls.cpp:159:22) has been inferred on port 'gmem0' (hls/lzw_hls.cpp:159:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'copy_output_code_loop'(hls/lzw_hls.cpp:71:28) has been inferred on port 'gmem1' (hls/lzw_hls.cpp:71:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'copy_output_loop'(hls/lzw_hls.cpp:179:23) has been inferred on port 'gmem2' (hls/lzw_hls.cpp:179:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.36 seconds; current allocated memory: 212.187 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.189 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 214.029 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:26) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:84) in function 'decoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (hls/lzw_hls.cpp:114) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (hls/lzw_hls.cpp:143) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (hls/lzw_hls.cpp:32) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (hls/lzw_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (hls/lzw_hls.cpp:119) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (hls/lzw_hls.cpp:143) in function 'decoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (hls/lzw_hls.cpp:40) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:79) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:79) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (hls/lzw_hls.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-712] Applying dataflow to function 'lzw_fpga' (hls/lzw_hls.cpp:187), detected/extracted 10 process function(s): 
	 'lzw_fpga.entry11'
	 'Block_.split2_proc'
	 'load_input'
	 'encoding'
	 'decoding'
	 'store_output'
	 'copy_output_code'
	 'Block_.split212_proc'
	 'copy_output'
	 'Block_.split214_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls/lzw_hls.cpp:114:32) to (hls/lzw_hls.cpp:143:23) in function 'decoding'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 236.784 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (hls/lzw_hls.cpp:32:9) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'decode_main_loop' (hls/lzw_hls.cpp:114:32) in function 'decoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_output' (hls/lzw_hls.cpp:170:39)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:28:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (hls/lzw_hls.cpp:52:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:55:47)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:56:45)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (hls/lzw_hls.cpp:65:36)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:86:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:87:28)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:149:43)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:150:41)
WARNING: [HLS 200-1449] Process load_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 322.717 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'lzw_fpga.entry11' to 'lzw_fpga_entry11'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split212_proc' to 'Block_split212_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split214_proc' to 'Block_split214_proc'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/input' to 'lzw_fpga/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 323.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_input_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_input_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 323.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 324.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 324.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 325.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_2'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_2'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
INFO: [SCHED 204-61] Pipelining loop 'build_string_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'build_string_loop'
INFO: [SCHED 204-61] Pipelining loop 'output_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'decode_main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'output_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 327.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 331.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'store_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 331.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 331.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_code_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_code_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 331.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 331.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 332.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 332.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 332.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 332.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 332.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 333.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO local_output (from store_output_U0 to copy_output_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 333.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 333.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga_entry11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 334.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 335.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 337.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 343.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 356.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output_code'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 358.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split212_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 359.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 360.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split214_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 361.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_size', 'output_code', 'output_size', 'output_r', 'output_length' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 365.787 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_prefix_code_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_character_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_prefix_code_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_character_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_code_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_c_U(lzw_fpga_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c24_U(lzw_fpga_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_code_c_U(lzw_fpga_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_size_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_length_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'code_stream_U(lzw_fpga_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c25_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c26_U(lzw_fpga_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_length_c_U(lzw_fpga_fifo_w9_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.051 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:235:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls/lzw_hls.cpp:236:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file hls/lzw_hls.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.48 seconds; current allocated memory: 209.229 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:161:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:32:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:64:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:51:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (hls/lzw_hls.cpp:37:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:145:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:116:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (hls/lzw_hls.cpp:111:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:169:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int&)' (hls/lzw_hls.cpp:170:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:215:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:216:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (hls/lzw_hls.cpp:217:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:26:16) in function 'encoding' partially with a factor of 4 (hls/lzw_hls.cpp:26:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (hls/lzw_hls.cpp:84:16) in function 'decoding' partially with a factor of 4 (hls/lzw_hls.cpp:84:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(hls/lzw_hls.cpp:159:22) has been inferred on port 'gmem0' (hls/lzw_hls.cpp:159:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'copy_output_code_loop'(hls/lzw_hls.cpp:71:28) has been inferred on port 'gmem1' (hls/lzw_hls.cpp:71:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'copy_output_loop'(hls/lzw_hls.cpp:179:23) has been inferred on port 'gmem2' (hls/lzw_hls.cpp:179:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.56 seconds; current allocated memory: 212.200 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.202 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.128 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 214.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:26) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (hls/lzw_hls.cpp:84) in function 'decoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (hls/lzw_hls.cpp:114) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (hls/lzw_hls.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (hls/lzw_hls.cpp:143) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (hls/lzw_hls.cpp:32) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (hls/lzw_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (hls/lzw_hls.cpp:119) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (hls/lzw_hls.cpp:143) in function 'decoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (hls/lzw_hls.cpp:40) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:79) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:79) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (hls/lzw_hls.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (hls/lzw_hls.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (hls/lzw_hls.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-712] Applying dataflow to function 'lzw_fpga' (hls/lzw_hls.cpp:187), detected/extracted 10 process function(s): 
	 'lzw_fpga.entry11'
	 'Block_.split2_proc'
	 'load_input'
	 'encoding'
	 'decoding'
	 'store_output'
	 'copy_output_code'
	 'Block_.split212_proc'
	 'copy_output'
	 'Block_.split214_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls/lzw_hls.cpp:114:32) to (hls/lzw_hls.cpp:143:23) in function 'decoding'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 236.804 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (hls/lzw_hls.cpp:32:9) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'decode_main_loop' (hls/lzw_hls.cpp:114:32) in function 'decoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_output' (hls/lzw_hls.cpp:170:39)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:28:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (hls/lzw_hls.cpp:52:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:55:47)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:56:45)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (hls/lzw_hls.cpp:65:36)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:86:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:87:28)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (hls/lzw_hls.cpp:149:43)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (hls/lzw_hls.cpp:150:41)
WARNING: [HLS 200-1449] Process load_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 322.724 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'lzw_fpga.entry11' to 'lzw_fpga_entry11'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split212_proc' to 'Block_split212_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split214_proc' to 'Block_split214_proc'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/input' to 'lzw_fpga/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 323.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 323.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_input_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_input_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 323.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 324.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 324.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 325.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_2'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_2'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
INFO: [SCHED 204-61] Pipelining loop 'build_string_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'build_string_loop'
INFO: [SCHED 204-61] Pipelining loop 'output_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'decode_main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'output_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 327.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 331.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'store_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 331.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 331.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_code_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_code_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 331.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 331.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 332.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 332.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 332.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 332.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 332.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 333.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO local_output (from store_output_U0 to copy_output_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 333.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 333.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga_entry11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 334.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 335.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 337.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 343.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 356.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output_code'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 358.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split212_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 359.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 360.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split214_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 361.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_size', 'output_code', 'output_size', 'output_r', 'output_length' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 365.791 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_prefix_code_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_character_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_prefix_code_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_character_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_code_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_c_U(lzw_fpga_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c24_U(lzw_fpga_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_code_c_U(lzw_fpga_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_size_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_length_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'code_stream_U(lzw_fpga_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c25_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c26_U(lzw_fpga_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_length_c_U(lzw_fpga_fifo_w9_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
