--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Ran_Num_Dec.twx Ran_Num_Dec.ncd -o Ran_Num_Dec.twr
Ran_Num_Dec.pcf

Design file:              Ran_Num_Dec.ncd
Physical constraint file: Ran_Num_Dec.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
NUT<0>      |    4.423(R)|      SLOW  |   -0.256(R)|      SLOW  |CLK_BUFGP         |   0.000|
NUT<1>      |    4.438(R)|      SLOW  |   -0.224(R)|      FAST  |CLK_BUFGP         |   0.000|
NUT<2>      |    5.215(R)|      SLOW  |   -0.694(R)|      FAST  |CLK_BUFGP         |   0.000|
NUT<3>      |    4.797(R)|      SLOW  |   -0.435(R)|      FAST  |CLK_BUFGP         |   0.000|
NUT<4>      |    5.340(R)|      SLOW  |   -0.766(R)|      FAST  |CLK_BUFGP         |   0.000|
NUT<5>      |    4.835(R)|      SLOW  |   -0.487(R)|      FAST  |CLK_BUFGP         |   0.000|
NUT<6>      |    4.791(R)|      SLOW  |   -0.411(R)|      FAST  |CLK_BUFGP         |   0.000|
NUT<7>      |    3.982(R)|      SLOW  |    0.160(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST         |    4.218(R)|      SLOW  |    0.493(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Done        |         8.907(R)|      SLOW  |         3.565(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<0>      |         9.255(R)|      SLOW  |         3.660(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<1>      |         9.266(R)|      SLOW  |         3.652(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<2>      |         9.057(R)|      SLOW  |         3.613(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<3>      |         9.139(R)|      SLOW  |         3.648(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<4>      |         9.110(R)|      SLOW  |         3.627(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<5>      |         9.074(R)|      SLOW  |         3.600(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<6>      |         8.975(R)|      SLOW  |         3.573(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<7>      |         9.109(R)|      SLOW  |         3.607(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<8>      |         9.109(R)|      SLOW  |         3.653(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<9>      |         8.976(R)|      SLOW  |         3.560(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<10>     |         9.184(R)|      SLOW  |         3.701(R)|      FAST  |CLK_BUFGP         |   0.000|
Pos<11>     |         9.011(R)|      SLOW  |         3.616(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.504|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 20 09:45:43 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4597 MB



