# Synchronous-Logic-Implementation-using-Verilog-HDL
This repository contains the design and simulation of synchronous logic components such as D-Latch, D Flip-Flop, 4-Bit Shift Register, and a 4-Bit Synchronous Parallel Load Shift Register with Counter, all implemented using Verilog HDL.
