// Seed: 1929918367
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2
);
  always id_4 <= (-1);
  assign module_1.id_2 = 0;
  wire id_5;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    id_6,
    input  wor   id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  assign id_2 = (id_1);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
endmodule
module module_2 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
endmodule
