{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1660313076202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660313076202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 15:04:36 2022 " "Processing started: Fri Aug 12 15:04:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660313076202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1660313076202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LNN -c LNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off LNN -c LNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1660313076202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1660313076444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shilei wang/desktop/fyp/fpga/linear neural network/rtl/lnn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shilei wang/desktop/fyp/fpga/linear neural network/rtl/lnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 LNN " "Found entity 1: LNN" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660313076500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660313076500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shilei wang/desktop/fyp/fpga/linear neural network/rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shilei wang/desktop/fyp/fpga/linear neural network/rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "../RTL/Rom.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660313076500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660313076500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LNN " "Elaborating entity \"LNN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1660313076609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "past3 LNN.v(17) " "Verilog HDL or VHDL warning at LNN.v(17): object \"past3\" assigned a value but never read" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1660313076609 "|LNN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LNN.v(143) " "Verilog HDL assignment warning at LNN.v(143): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1660313076609 "|LNN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:Rom_inst " "Elaborating entity \"Rom\" for hierarchy \"Rom:Rom_inst\"" {  } { { "../RTL/LNN.v" "Rom_inst" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313076613 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "error " "RAM logic \"error\" is uninferred due to asynchronous read logic" {  } { { "../RTL/LNN.v" "error" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1660313076825 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "past2 " "RAM logic \"past2\" is uninferred due to asynchronous read logic" {  } { { "../RTL/LNN.v" "past2" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1660313076825 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "past1 " "RAM logic \"past1\" is uninferred due to asynchronous read logic" {  } { { "../RTL/LNN.v" "past1" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1660313076825 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1660313076825 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../RTL/LNN.v" "Div0" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660313077193 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../RTL/LNN.v" "Mult0" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660313077193 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "../RTL/LNN.v" "Mult1" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660313077193 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1660313077193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660313077235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077235 ""}  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660313077235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660313077284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660313077284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660313077298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660313077298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660313077314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660313077314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660313077376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660313077376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660313077446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660313077446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077472 ""}  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1660313077472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus ii/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/quartus ii/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus ii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/db/add_sub_jbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660313077604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1660313077604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus ii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660313077616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1660313078666 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1660313080678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1660313080929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660313080929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2395 " "Implemented 2395 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1660313081116 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1660313081116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2383 " "Implemented 2383 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1660313081116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1660313081116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660313081135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 12 15:04:41 2022 " "Processing ended: Fri Aug 12 15:04:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660313081135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660313081135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660313081135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1660313081135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1660313082183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660313082187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 15:04:41 2022 " "Processing started: Fri Aug 12 15:04:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660313082187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1660313082187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LNN -c LNN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LNN -c LNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1660313082187 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1660313082245 ""}
{ "Info" "0" "" "Project  = LNN" {  } {  } 0 0 "Project  = LNN" 0 0 "Fitter" 0 0 1660313082245 ""}
{ "Info" "0" "" "Revision = LNN" {  } {  } 0 0 "Revision = LNN" 0 0 "Fitter" 0 0 1660313082245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1660313082341 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LNN EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"LNN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1660313082374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1660313082416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1660313082416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1660313082416 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1660313082501 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1660313082678 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1660313082678 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1660313082678 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1660313082678 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2989 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1660313082686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2991 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1660313082686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2993 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1660313082686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2995 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1660313082686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2997 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1660313082686 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1660313082686 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1660313082686 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_symbols\[0\] " "Pin output_symbols\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { output_symbols[0] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 140 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_symbols\[1\] " "Pin output_symbols\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { output_symbols[1] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 140 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_symbols\[2\] " "Pin output_symbols\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { output_symbols[2] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 140 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_symbols\[3\] " "Pin output_symbols\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { output_symbols[3] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 140 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in_flag\[0\] " "Pin Data_in_flag\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { Data_in_flag[0] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 62 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_flag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk " "Pin sys_clk not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 3 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_reset " "Pin sys_reset not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { sys_reset } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 4 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_end\[0\] " "Pin data_end\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { data_end[0] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 6 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_end[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "values\[0\] " "Pin values\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { values[0] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { values[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "values\[1\] " "Pin values\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { values[1] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { values[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "values\[2\] " "Pin values\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { values[2] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { values[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "values\[3\] " "Pin values\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { values[3] } } } { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { values[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660313083216 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1660313083216 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LNN.sdc " "Synopsys Design Constraints File file not found: 'LNN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1660313083593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1660313083593 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1660313083611 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1660313083611 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1660313083611 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660313083735 ""}  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 3 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2978 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660313083735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660313083735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_symbols\[0\]~1 " "Destination node output_symbols\[0\]~1" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 140 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 1389 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660313083735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 1681 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660313083735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error~666 " "Destination node error~666" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 34 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { error~666 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 1717 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660313083735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "past1~645 " "Destination node past1~645" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 15 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { past1~645 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660313083735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "past2~769 " "Destination node past2~769" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 16 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { past2~769 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2440 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660313083735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error~757 " "Destination node error~757" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 34 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { error~757 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2898 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660313083735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error~758 " "Destination node error~758" {  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 34 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { error~758 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2899 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660313083735 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660313083735 ""}  } { { "../RTL/LNN.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/RTL/LNN.v" 4 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 0 { 0 ""} 0 2979 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660313083735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1660313084176 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660313084180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660313084180 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660313084184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660313084190 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1660313084195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1660313084195 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1660313084199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1660313084325 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1660313084329 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1660313084329 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 5 5 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 5 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1660313084329 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1660313084329 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1660313084329 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660313084329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660313084329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660313084329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660313084329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660313084329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660313084329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660313084329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660313084329 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1660313084329 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1660313084329 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660313084357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1660313085041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660313085621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1660313085646 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1660313090962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660313090962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1660313091528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/Linear neural network/LNN_project/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1660313092830 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1660313092830 ""}
