<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="drcss.xsl"?>
<drcreport>
  <header>BaseDesign</header>
  <drc>
    <status>C:\Microchip\Libero_SoC_v2023.1\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface data width mismatch</message>
    <detail> There is a data width mismatch between CoreAPB3_C0_0:APBmslave1:PWDATAS[0-31] and CoreUARTapb_C0_0:APB_bif:PWDATA[0-7] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/BaseDesign/pins/CoreAPB3_C0_0:APBmslave1</crossprobe>
  </drc>
  <drc>
    <status>C:\Microchip\Libero_SoC_v2023.1\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface ID width mismatch</message>
    <detail> There is an ID width mismatch between CoreAXITOAHBL_C0_0:AXI_MM_IF:RID[0-4] and MIV_RV32IMA_L1_AXI_C0_0:MMIO_MST_AXI:MMIO_AXI_0_R_BITS_ID[0-3] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/BaseDesign/pins/CoreAXITOAHBL_C0_0:AXI_MM_IF</crossprobe>
  </drc>
  <drc>
    <status>C:\Microchip\Libero_SoC_v2023.1\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface ID width mismatch</message>
    <detail> There is an ID width mismatch between CoreAXITOAHBL_C1_0:AXI_MM_IF:RID[0-4] and MIV_RV32IMA_L1_AXI_C0_0:MEM_MST_AXI:MEM_AXI_0_R_BITS_ID[0-3] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/BaseDesign/pins/CoreAXITOAHBL_C1_0:AXI_MM_IF</crossprobe>
  </drc>
</drcreport>
