// Seed: 2008689947
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_4), .id_1(1), .id_2(id_2), .id_3(!(1)), .id_4(1), .id_5(1), .id_6(id_4)
  );
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  uwire id_2,
    output wor   id_3,
    input  wor   id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6
  );
endmodule
