#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun May 22 21:22:50 2022
# Process ID: 20340
# Current directory: D:/DIC/test_mult/test_mult.runs/synth_1
# Command line: vivado.exe -log multiply.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiply.tcl
# Log file: D:/DIC/test_mult/test_mult.runs/synth_1/multiply.vds
# Journal file: D:/DIC/test_mult/test_mult.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source multiply.tcl -notrace
Command: synth_design -top multiply -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29868
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiply' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:18]
INFO: [Synth 8-3491] module 'half_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/half_adder.vhd:4' bound to instance 'ha1' of component 'half_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:73]
INFO: [Synth 8-638] synthesizing module 'half_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/half_adder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [D:/DIC/test_mult/test_mult.srcs/sources_1/new/half_adder.vhd:11]
INFO: [Synth 8-3491] module 'half_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/half_adder.vhd:4' bound to instance 'ha2' of component 'half_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:77]
INFO: [Synth 8-3491] module 'half_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/half_adder.vhd:4' bound to instance 'ha3' of component 'half_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:81]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'fa1' of component 'full_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:85]
INFO: [Synth 8-638] synthesizing module 'full_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'fa2' of component 'full_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:90]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'fa3' of component 'full_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:95]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'fa4' of component 'full_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'fa5' of component 'full_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:105]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'fa6' of component 'full_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:110]
INFO: [Synth 8-3491] module 'half_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/half_adder.vhd:4' bound to instance 'ha4' of component 'half_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:115]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'fa7' of component 'full_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:119]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'fa8' of component 'full_adder' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:124]
INFO: [Synth 8-3491] module 'driver7seg' declared at 'D:/DIC/test_mult/test_mult.srcs/sources_1/new/driver7seg.vhd:5' bound to instance 'display' of component 'driver7seg' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:160]
INFO: [Synth 8-638] synthesizing module 'driver7seg' [D:/DIC/test_mult/test_mult.srcs/sources_1/new/driver7seg.vhd:12]
INFO: [Synth 8-226] default block is never used [D:/DIC/test_mult/test_mult.srcs/sources_1/new/driver7seg.vhd:51]
INFO: [Synth 8-226] default block is never used [D:/DIC/test_mult/test_mult.srcs/sources_1/new/driver7seg.vhd:64]
INFO: [Synth 8-226] default block is never used [D:/DIC/test_mult/test_mult.srcs/sources_1/new/driver7seg.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'driver7seg' (3#1) [D:/DIC/test_mult/test_mult.srcs/sources_1/new/driver7seg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'multiply' (4#1) [D:/DIC/test_mult/test_mult.srcs/sources_1/new/multiply.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DIC/test_mult/test_mult.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/DIC/test_mult/test_mult.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DIC/test_mult/test_mult.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multiply_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multiply_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |     2|
|6     |LUT4   |    13|
|7     |LUT5   |     3|
|8     |LUT6   |    13|
|9     |FDRE   |    27|
|10    |IBUF   |    10|
|11    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.527 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1136.527 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.527 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4e48d016
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1136.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/DIC/test_mult/test_mult.runs/synth_1/multiply.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiply_utilization_synth.rpt -pb multiply_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 22 21:23:20 2022...
