Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2654
design__instance__area,24473.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,22
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.004848777782171965
power__switching__total,0.005887152627110481
power__leakage__total,2.6530946328762184E-8
power__total,0.010735956951975822
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.48607863554474595
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.288761550621897
timing__hold__ws__corner:nom_tt_025C_1v80,0.23984492848442673
timing__setup__ws__corner:nom_tt_025C_1v80,8.031023184899102
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.318249
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.031023
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,22
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6578962005835555
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.30853662165119256
timing__hold__ws__corner:nom_ss_100C_1v60,0.8619362134665838
timing__setup__ws__corner:nom_ss_100C_1v60,6.2954816475132835
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.869244
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.295482
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,22
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4135849835226245
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2800803279687725
timing__hold__ws__corner:nom_ff_n40C_1v95,0.06005651701488998
timing__setup__ws__corner:nom_ff_n40C_1v95,8.631536618653591
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112731
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.631536
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,22
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.41001359024042877
clock__skew__worst_setup,0.2769677066089025
timing__hold__ws,0.04777095521038227
timing__setup__ws,6.262835760595497
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110063
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.262836
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2654
design__instance__area__stdcell,24473.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.714442
design__instance__utilization__stdcell,0.714442
design__instance__count__class:buffer,5
design__instance__count__class:inverter,94
design__instance__count__class:sequential_cell,349
design__instance__count__class:multi_input_combinational_cell,1246
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1786
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,47898.2
design__violations,0
design__instance__count__class:timing_repair_buffer,412
design__instance__count__class:clock_buffer,35
design__instance__count__class:clock_inverter,53
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,289
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
route__net,2187
route__net__special,2
route__drc_errors__iter:1,905
route__wirelength__iter:1,53846
route__drc_errors__iter:2,402
route__wirelength__iter:2,53281
route__drc_errors__iter:3,332
route__wirelength__iter:3,53138
route__drc_errors__iter:4,37
route__wirelength__iter:4,53082
route__drc_errors__iter:5,0
route__wirelength__iter:5,53104
route__drc_errors,0
route__wirelength,53104
route__vias,14806
route__vias__singlecut,14806
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,379.02
timing__unannotated_net__count__corner:nom_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,22
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4813308776679632
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2846720995061839
timing__hold__ws__corner:min_tt_025C_1v80,0.2534593717758429
timing__setup__ws__corner:min_tt_025C_1v80,8.046061822326786
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314187
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.046062
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,22
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6498417543567095
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3025484115539137
timing__hold__ws__corner:min_ss_100C_1v60,0.8620174817942847
timing__setup__ws__corner:min_ss_100C_1v60,6.320125046643246
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.862017
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,6.320125
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,22
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.41001359024042877
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2769677066089025
timing__hold__ws__corner:min_ff_n40C_1v95,0.07112982626452463
timing__setup__ws__corner:min_ff_n40C_1v95,8.642259597017896
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110063
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,8.642260
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,22
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4898527278013953
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2943603499822753
timing__hold__ws__corner:max_tt_025C_1v80,0.22497537802817502
timing__setup__ws__corner:max_tt_025C_1v80,8.01060040973892
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323361
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.010600
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,22
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6632549142080685
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.31662182105669034
timing__hold__ws__corner:max_ss_100C_1v60,0.8383368680985065
timing__setup__ws__corner:max_ss_100C_1v60,6.262835760595497
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.878527
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.262836
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,22
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.41703014444335024
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2846521154911755
timing__hold__ws__corner:max_ff_n40C_1v95,0.04777095521038227
timing__setup__ws__corner:max_ff_n40C_1v95,8.616097412747292
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116338
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.616097
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,46
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79772
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00228147
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0023053
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000971779
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0023053
design_powergrid__voltage__worst,0.0023053
design_powergrid__voltage__worst__net:VPWR,1.79772
design_powergrid__drop__worst,0.0023053
design_powergrid__drop__worst__net:VPWR,0.00228147
design_powergrid__voltage__worst__net:VGND,0.0023053
design_powergrid__drop__worst__net:VGND,0.0023053
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000102999999999999996397846702134160068453638814389705657958984375
ir__drop__worst,0.002279999999999999908684156224580874550156295299530029296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
