This folder contains:

- script.do, script necessary to simulate VHDL implementation;

- script_valid_input_test.do, script necessary to simulate VHDL implementation with the modified
  testbench, in order to verify Filter correct behaviour changing VIN signal value;
 
- script_sim_netlist.do, script necessary to simulate Verilog Netlist provided by Synopsys and to
  write .vdc file for the backannotation procedure;
  
- script_sim_netlist_innovus.do, script to simulate Verilog Netlist provided by Innovus and to
  write .vdc file for the backannotation procedure.