$date
	Thu Sep  8 16:22:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex3_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$scope module ex $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ! f $end
$var wire 1 ' g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1'
1&
#20
1!
0'
0&
1%
#30
0!
1'
1&
#40
0'
0&
0%
1$
#50
1'
1&
#60
0'
0&
1%
#70
1!
1'
1&
#80
0!
0'
0&
0%
0$
1#
#90
1!
1'
1&
#100
1!
0'
0&
1%
#110
0!
1'
1&
#120
0'
0&
0%
1$
#130
1'
1&
#140
0'
0&
1%
#150
1!
1'
1&
#160
0!
0'
0&
0%
0$
0#
1"
#170
1&
#180
1!
0&
1%
#190
1&
#200
0!
0&
0%
1$
#210
1&
#220
0&
1%
#230
1&
#240
0&
0%
0$
1#
#250
1!
1'
1&
#260
1!
0'
0&
1%
#270
0!
1'
1&
#280
0'
0&
0%
1$
#290
1'
1&
#300
0'
0&
1%
#310
1!
1'
1&
#320
