var g_data = {"name":"rtl/gemm/mac_array_3D_444.sv","src":"module mac_array_3D_444#(\n    parameter int unsigned InDataWidth = 8,\n    parameter int unsigned OutDataWidth = 32,\n    parameter int unsigned meshRow = 4,\n    parameter int unsigned meshCol = 4,\n    parameter int unsigned tileSize = 4\n)(\n    //clock and reset\n    input logic clk_i,\n    input  logic rst_ni,\n    //input operands\n    input  logic signed [meshRow-1:0][tileSize-1:0][InDataWidth-1:0] a_i,//[rows][length of vector]\n    input  logic signed [meshCol-1:0][tileSize-1:0][InDataWidth-1:0] b_i,//[columns][length of vector]\n    //valid signals for inputs\n    input  logic a_valid_i,\n    input  logic b_valid_i,\n    input  logic init_save_i,\n    //clear signal for output\n    input  logic acc_clr_i,\n    //output accumulation\n    output logic signed [meshRow-1:0][meshCol-1:0][OutDataWidth-1:0] c_o\n);\n\n\n    //general mac initialization\n    genvar i, j;\n    generate \n        for(i = 0; i < meshRow; i++ )begin : gen_rows\n            for(j = 0; j < meshCol; j++)begin : gen_cols\n                general_mac_pe #(\n                    .InDataWidth  ( InDataWidth  ),\n                    .NumInputs    ( tileSize     ),\n                    .OutDataWidth ( OutDataWidth )\n                ) mac_pe_inst (\n                    .clk_i        ( clk_i                        ),\n                    .rst_ni       ( rst_ni                       ),\n                    .a_i          ( a_i[i]                       ),\n                    .b_i          ( b_i[j]                       ),\n                    .a_valid_i    ( a_valid_i                    ),\n                    .b_valid_i    ( b_valid_i                    ),\n                    .init_save_i  ( init_save_i                  ),\n                    .acc_clr_i    ( acc_clr_i                    ),\n                    .c_o          ( c_o[i][j]                    )\n                );\n            end\n        end\n    endgenerate\n\nendmodule","lang":"verilog"};
processSrcData(g_data);