{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488864315405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488864315409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 21:25:15 2017 " "Processing started: Mon Mar 06 21:25:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488864315409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864315409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864315409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488864315706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488864315706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_shp.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_shp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_super_hash_processor " "Found entity 1: tb_super_hash_processor" {  } { { "tb_final_shp.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/tb_final_shp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488864324483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864324483 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_hash_processor.sv(111) " "Verilog HDL information at super_hash_processor.sv(111): always construct contains both blocking and non-blocking assignments" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1488864324483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 super_hash_processor " "Found entity 1: super_hash_processor" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488864324483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864324483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "super_hash_processor " "Elaborating entity \"super_hash_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488864324536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(498) " "Verilog HDL assignment warning at super_hash_processor.sv(498): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324552 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 super_hash_processor.sv(144) " "Verilog HDL assignment warning at super_hash_processor.sv(144): truncated value with size 32 to match size of target (9)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324552 "|super_hash_processor"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "i pad_zero_and_message_size super_hash_processor.sv(417) " "Verilog HDL warning at super_hash_processor.sv(417): variable i in static task or function pad_zero_and_message_size may have unintended latch behavior" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 417 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1488864324567 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 super_hash_processor.sv(257) " "Verilog HDL assignment warning at super_hash_processor.sv(257): truncated value with size 32 to match size of target (9)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324567 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(275) " "Verilog HDL assignment warning at super_hash_processor.sv(275): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324567 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(279) " "Verilog HDL assignment warning at super_hash_processor.sv(279): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324567 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(293) " "Verilog HDL assignment warning at super_hash_processor.sv(293): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324583 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(298) " "Verilog HDL assignment warning at super_hash_processor.sv(298): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324583 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(472) " "Verilog HDL assignment warning at super_hash_processor.sv(472): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324583 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(474) " "Verilog HDL assignment warning at super_hash_processor.sv(474): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324583 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(476) " "Verilog HDL assignment warning at super_hash_processor.sv(476): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324583 "|super_hash_processor"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "super_hash_processor.sv(538) " "Verilog HDL warning at super_hash_processor.sv(538): converting signed shift amount to unsigned" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 538 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1488864324583 "|super_hash_processor"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "f super_hash_processor.sv(575) " "Verilog HDL Function Declaration warning at super_hash_processor.sv(575): variable \"f\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 575 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "k super_hash_processor.sv(575) " "Verilog HDL Function Declaration warning at super_hash_processor.sv(575): variable \"k\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 575 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "f hash_op_sha1 super_hash_processor.sv(554) " "Verilog HDL warning at super_hash_processor.sv(554): variable f in static task or function hash_op_sha1 may have unintended latch behavior" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 554 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "k hash_op_sha1 super_hash_processor.sv(552) " "Verilog HDL warning at super_hash_processor.sv(552): variable k in static task or function hash_op_sha1 may have unintended latch behavior" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 552 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(310) " "Verilog HDL assignment warning at super_hash_processor.sv(310): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(315) " "Verilog HDL assignment warning at super_hash_processor.sv(315): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(365) " "Verilog HDL assignment warning at super_hash_processor.sv(365): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(370) " "Verilog HDL assignment warning at super_hash_processor.sv(370): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(379) " "Verilog HDL assignment warning at super_hash_processor.sv(379): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(384) " "Verilog HDL assignment warning at super_hash_processor.sv(384): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(393) " "Verilog HDL assignment warning at super_hash_processor.sv(393): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 super_hash_processor.sv(398) " "Verilog HDL assignment warning at super_hash_processor.sv(398): truncated value with size 32 to match size of target (8)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488864324599 "|super_hash_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hash_op_sha1.k 0 super_hash_processor.sv(552) " "Net \"hash_op_sha1.k\" at super_hash_processor.sv(552) has no driver or initial value, using a default initial value '0'" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 552 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1488864324667 "|super_hash_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hash_op_sha1.f 0 super_hash_processor.sv(554) " "Net \"hash_op_sha1.f\" at super_hash_processor.sv(554) has no driver or initial value, using a default initial value '0'" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 554 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1488864324667 "|super_hash_processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hash_op_sha1.f\[0\] super_hash_processor.sv(560) " "Inferred latch for \"hash_op_sha1.f\[0\]\" at super_hash_processor.sv(560)" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 560 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864324845 "|super_hash_processor"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488864334431 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488864337907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/szh/Documents/ECE_111/final project/output_files/super_hash_processor.map.smsg " "Generated suppressed messages file C:/Users/szh/Documents/ECE_111/final project/output_files/super_hash_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864338038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488864338507 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488864338507 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[29\] " "No output dependent on input pin \"size\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|size[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[30\] " "No output dependent on input pin \"size\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|size[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[31\] " "No output dependent on input pin \"size\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|size[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|message_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[31\] " "No output dependent on input pin \"output_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[30\] " "No output dependent on input pin \"output_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[29\] " "No output dependent on input pin \"output_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[28\] " "No output dependent on input pin \"output_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[27\] " "No output dependent on input pin \"output_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[26\] " "No output dependent on input pin \"output_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[25\] " "No output dependent on input pin \"output_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[24\] " "No output dependent on input pin \"output_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[23\] " "No output dependent on input pin \"output_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[22\] " "No output dependent on input pin \"output_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[21\] " "No output dependent on input pin \"output_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[20\] " "No output dependent on input pin \"output_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[19\] " "No output dependent on input pin \"output_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[18\] " "No output dependent on input pin \"output_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[17\] " "No output dependent on input pin \"output_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[16\] " "No output dependent on input pin \"output_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488864338860 "|super_hash_processor|output_addr[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1488864338860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3996 " "Implemented 3996 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "133 " "Implemented 133 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488864338861 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488864338861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3812 " "Implemented 3812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488864338861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488864338861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488864338893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 21:25:38 2017 " "Processing ended: Mon Mar 06 21:25:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488864338893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488864338893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488864338893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864338893 ""}
