---
permalink: /
title: "About Me"
excerpt: "About Me"
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

I am an incoming M.S. student in **Electronic Engineering** at [**Kyungpook National University (KNU)**](https://en.knu.ac.kr/main/main.htm), Korea.  
My research goal is to become a **"Semiconductor Architect"** who bridges the gap between **Device Physics** and **EDA (Electronic Design Automation)**.

I have a strong background in semiconductor device physics and fabrication, having conducted research on **2D material-based optoelectronics** and **2D materials heterostructure**. Currently, I am expanding my expertise into **VLSI Physical Design**, focusing on **Design-Technology Co-Optimization (DTCO)** and **ML-enhanced EDA algorithms**.

I aim to be an engineer who not only solves given problems but defines new ones by connecting atomic-scale physics with system-level architecture.

## ðŸ”¬ Research Interests
* **Physical Design & EDA/CAD in VLSI** (Placement)
* **Design-Technology Co-Optimization (DTCO/STCO)**
* **High-Performance Computing for EDA** (GPU Acceleration, Heterogeneous Computing)
* **Device Physics & Electron Transport**
* **Heterogeneous Integration**
* **Advanced Packaging and interconnect**

## ðŸ”¥ News
* **[Feb. 2025]** Selected for **Global Semiconductor Training** (Purdue Univ. & Silicon Valley) by KIAT.
* **[Dec. 2024]** Received the **Minister of Education Award** (1st Place) at the Semiconductor Solve-a-thon.
* **[Dec. 2024]** Presented a poster at **MRS Fall Meeting 2024** in Boston, MA. ("Full vertical 2D IMDS Graphene heterostructure...")
