Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@102:112@HdlStmAssign
  sync_word <= {sync_word[30:0],header_bit};
end

assign crc12 = {sync_word[31:29],sync_word[27:25],
                sync_word[23:21],sync_word[19:17]};
assign crc3 = {sync_word[31:29]};
assign cmd0 = {sync_word[15:13],sync_word[11],
               sync_word[7:5]};
assign cmd1 = {sync_word[27:25],
               sync_word[19:17],
               sync_word[11]};

Diff Content:
- 107 assign crc3 = {sync_word[31:29]};

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@100:111

always @(posedge clk) begin
  sync_word <= {sync_word[30:0],header_bit};
end

assign crc12 = {sync_word[31:29],sync_word[27:25],
                sync_word[23:21],sync_word[19:17]};
assign crc3 = {sync_word[31:29]};
assign cmd0 = {sync_word[15:13],sync_word[11],
               sync_word[7:5]};
assign cmd1 = {sync_word[27:25],
               sync_word[19:17],

Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@96:108
wire eoemb;
wire eomb;

assign header_bit = header == 2'b01;

always @(posedge clk) begin
  sync_word <= {sync_word[30:0],header_bit};
end

assign crc12 = {sync_word[31:29],sync_word[27:25],
                sync_word[23:21],sync_word[19:17]};
assign crc3 = {sync_word[31:29]};
assign cmd0 = {sync_word[15:13],sync_word[11],

Clone Blocks 3:
hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@103:114
end

assign crc12 = {sync_word[31:29],sync_word[27:25],
                sync_word[23:21],sync_word[19:17]};
assign crc3 = {sync_word[31:29]};
assign cmd0 = {sync_word[15:13],sync_word[11],
               sync_word[7:5]};
assign cmd1 = {sync_word[27:25],
               sync_word[19:17],
               sync_word[11]};
assign cmd3 = {sync_word[31:29],sync_word[27:25],
               sync_word[23:21],sync_word[19:17],

