
led_switch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002be0  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08002da4  08002da4  00012da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e7c  08002e7c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002e7c  08002e7c  00012e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002e84  08002e84  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e84  08002e84  00012e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e88  08002e88  00012e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002e8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  20000070  08002efc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  08002efc  000200e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008da7  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000176a  00000000  00000000  00028e47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000760  00000000  00000000  0002a5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006c8  00000000  00000000  0002ad18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021abb  00000000  00000000  0002b3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000967f  00000000  00000000  0004ce9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c97f1  00000000  00000000  0005651a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011fd0b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002378  00000000  00000000  0011fd5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000070 	.word	0x20000070
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002d8c 	.word	0x08002d8c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000074 	.word	0x20000074
 8000200:	08002d8c 	.word	0x08002d8c

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000214:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000218:	f000 b974 	b.w	8000504 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468e      	mov	lr, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14d      	bne.n	80002de <__udivmoddi4+0xaa>
 8000242:	428a      	cmp	r2, r1
 8000244:	4694      	mov	ip, r2
 8000246:	d969      	bls.n	800031c <__udivmoddi4+0xe8>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b152      	cbz	r2, 8000264 <__udivmoddi4+0x30>
 800024e:	fa01 f302 	lsl.w	r3, r1, r2
 8000252:	f1c2 0120 	rsb	r1, r2, #32
 8000256:	fa20 f101 	lsr.w	r1, r0, r1
 800025a:	fa0c fc02 	lsl.w	ip, ip, r2
 800025e:	ea41 0e03 	orr.w	lr, r1, r3
 8000262:	4094      	lsls	r4, r2
 8000264:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000268:	0c21      	lsrs	r1, r4, #16
 800026a:	fbbe f6f8 	udiv	r6, lr, r8
 800026e:	fa1f f78c 	uxth.w	r7, ip
 8000272:	fb08 e316 	mls	r3, r8, r6, lr
 8000276:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027a:	fb06 f107 	mul.w	r1, r6, r7
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800028a:	f080 811f 	bcs.w	80004cc <__udivmoddi4+0x298>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 811c 	bls.w	80004cc <__udivmoddi4+0x298>
 8000294:	3e02      	subs	r6, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a5b      	subs	r3, r3, r1
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a0:	fb08 3310 	mls	r3, r8, r0, r3
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	fb00 f707 	mul.w	r7, r0, r7
 80002ac:	42a7      	cmp	r7, r4
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x92>
 80002b0:	eb1c 0404 	adds.w	r4, ip, r4
 80002b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002b8:	f080 810a 	bcs.w	80004d0 <__udivmoddi4+0x29c>
 80002bc:	42a7      	cmp	r7, r4
 80002be:	f240 8107 	bls.w	80004d0 <__udivmoddi4+0x29c>
 80002c2:	4464      	add	r4, ip
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ca:	1be4      	subs	r4, r4, r7
 80002cc:	2600      	movs	r6, #0
 80002ce:	b11d      	cbz	r5, 80002d8 <__udivmoddi4+0xa4>
 80002d0:	40d4      	lsrs	r4, r2
 80002d2:	2300      	movs	r3, #0
 80002d4:	e9c5 4300 	strd	r4, r3, [r5]
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0xc2>
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	f000 80ef 	beq.w	80004c6 <__udivmoddi4+0x292>
 80002e8:	2600      	movs	r6, #0
 80002ea:	e9c5 0100 	strd	r0, r1, [r5]
 80002ee:	4630      	mov	r0, r6
 80002f0:	4631      	mov	r1, r6
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	fab3 f683 	clz	r6, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d14a      	bne.n	8000394 <__udivmoddi4+0x160>
 80002fe:	428b      	cmp	r3, r1
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xd4>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80f9 	bhi.w	80004fa <__udivmoddi4+0x2c6>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb61 0303 	sbc.w	r3, r1, r3
 800030e:	2001      	movs	r0, #1
 8000310:	469e      	mov	lr, r3
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e0      	beq.n	80002d8 <__udivmoddi4+0xa4>
 8000316:	e9c5 4e00 	strd	r4, lr, [r5]
 800031a:	e7dd      	b.n	80002d8 <__udivmoddi4+0xa4>
 800031c:	b902      	cbnz	r2, 8000320 <__udivmoddi4+0xec>
 800031e:	deff      	udf	#255	; 0xff
 8000320:	fab2 f282 	clz	r2, r2
 8000324:	2a00      	cmp	r2, #0
 8000326:	f040 8092 	bne.w	800044e <__udivmoddi4+0x21a>
 800032a:	eba1 010c 	sub.w	r1, r1, ip
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f fe8c 	uxth.w	lr, ip
 8000336:	2601      	movs	r6, #1
 8000338:	0c20      	lsrs	r0, r4, #16
 800033a:	fbb1 f3f7 	udiv	r3, r1, r7
 800033e:	fb07 1113 	mls	r1, r7, r3, r1
 8000342:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000346:	fb0e f003 	mul.w	r0, lr, r3
 800034a:	4288      	cmp	r0, r1
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x12c>
 800034e:	eb1c 0101 	adds.w	r1, ip, r1
 8000352:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x12a>
 8000358:	4288      	cmp	r0, r1
 800035a:	f200 80cb 	bhi.w	80004f4 <__udivmoddi4+0x2c0>
 800035e:	4643      	mov	r3, r8
 8000360:	1a09      	subs	r1, r1, r0
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb1 f0f7 	udiv	r0, r1, r7
 8000368:	fb07 1110 	mls	r1, r7, r0, r1
 800036c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000370:	fb0e fe00 	mul.w	lr, lr, r0
 8000374:	45a6      	cmp	lr, r4
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x156>
 8000378:	eb1c 0404 	adds.w	r4, ip, r4
 800037c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x154>
 8000382:	45a6      	cmp	lr, r4
 8000384:	f200 80bb 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 8000388:	4608      	mov	r0, r1
 800038a:	eba4 040e 	sub.w	r4, r4, lr
 800038e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000392:	e79c      	b.n	80002ce <__udivmoddi4+0x9a>
 8000394:	f1c6 0720 	rsb	r7, r6, #32
 8000398:	40b3      	lsls	r3, r6
 800039a:	fa22 fc07 	lsr.w	ip, r2, r7
 800039e:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a2:	fa20 f407 	lsr.w	r4, r0, r7
 80003a6:	fa01 f306 	lsl.w	r3, r1, r6
 80003aa:	431c      	orrs	r4, r3
 80003ac:	40f9      	lsrs	r1, r7
 80003ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b2:	fa00 f306 	lsl.w	r3, r0, r6
 80003b6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ba:	0c20      	lsrs	r0, r4, #16
 80003bc:	fa1f fe8c 	uxth.w	lr, ip
 80003c0:	fb09 1118 	mls	r1, r9, r8, r1
 80003c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c8:	fb08 f00e 	mul.w	r0, r8, lr
 80003cc:	4288      	cmp	r0, r1
 80003ce:	fa02 f206 	lsl.w	r2, r2, r6
 80003d2:	d90b      	bls.n	80003ec <__udivmoddi4+0x1b8>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003dc:	f080 8088 	bcs.w	80004f0 <__udivmoddi4+0x2bc>
 80003e0:	4288      	cmp	r0, r1
 80003e2:	f240 8085 	bls.w	80004f0 <__udivmoddi4+0x2bc>
 80003e6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ea:	4461      	add	r1, ip
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f4:	fb09 1110 	mls	r1, r9, r0, r1
 80003f8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000400:	458e      	cmp	lr, r1
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1e2>
 8000404:	eb1c 0101 	adds.w	r1, ip, r1
 8000408:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 800040c:	d26c      	bcs.n	80004e8 <__udivmoddi4+0x2b4>
 800040e:	458e      	cmp	lr, r1
 8000410:	d96a      	bls.n	80004e8 <__udivmoddi4+0x2b4>
 8000412:	3802      	subs	r0, #2
 8000414:	4461      	add	r1, ip
 8000416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041a:	fba0 9402 	umull	r9, r4, r0, r2
 800041e:	eba1 010e 	sub.w	r1, r1, lr
 8000422:	42a1      	cmp	r1, r4
 8000424:	46c8      	mov	r8, r9
 8000426:	46a6      	mov	lr, r4
 8000428:	d356      	bcc.n	80004d8 <__udivmoddi4+0x2a4>
 800042a:	d053      	beq.n	80004d4 <__udivmoddi4+0x2a0>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x212>
 800042e:	ebb3 0208 	subs.w	r2, r3, r8
 8000432:	eb61 010e 	sbc.w	r1, r1, lr
 8000436:	fa01 f707 	lsl.w	r7, r1, r7
 800043a:	fa22 f306 	lsr.w	r3, r2, r6
 800043e:	40f1      	lsrs	r1, r6
 8000440:	431f      	orrs	r7, r3
 8000442:	e9c5 7100 	strd	r7, r1, [r5]
 8000446:	2600      	movs	r6, #0
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1c2 0320 	rsb	r3, r2, #32
 8000452:	40d8      	lsrs	r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa21 f303 	lsr.w	r3, r1, r3
 800045c:	4091      	lsls	r1, r2
 800045e:	4301      	orrs	r1, r0
 8000460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000464:	fa1f fe8c 	uxth.w	lr, ip
 8000468:	fbb3 f0f7 	udiv	r0, r3, r7
 800046c:	fb07 3610 	mls	r6, r7, r0, r3
 8000470:	0c0b      	lsrs	r3, r1, #16
 8000472:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000476:	fb00 f60e 	mul.w	r6, r0, lr
 800047a:	429e      	cmp	r6, r3
 800047c:	fa04 f402 	lsl.w	r4, r4, r2
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x260>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800048a:	d22f      	bcs.n	80004ec <__udivmoddi4+0x2b8>
 800048c:	429e      	cmp	r6, r3
 800048e:	d92d      	bls.n	80004ec <__udivmoddi4+0x2b8>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	b289      	uxth	r1, r1
 8000498:	fbb3 f6f7 	udiv	r6, r3, r7
 800049c:	fb07 3316 	mls	r3, r7, r6, r3
 80004a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a4:	fb06 f30e 	mul.w	r3, r6, lr
 80004a8:	428b      	cmp	r3, r1
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x28a>
 80004ac:	eb1c 0101 	adds.w	r1, ip, r1
 80004b0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004b4:	d216      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d914      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 80004ba:	3e02      	subs	r6, #2
 80004bc:	4461      	add	r1, ip
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c4:	e738      	b.n	8000338 <__udivmoddi4+0x104>
 80004c6:	462e      	mov	r6, r5
 80004c8:	4628      	mov	r0, r5
 80004ca:	e705      	b.n	80002d8 <__udivmoddi4+0xa4>
 80004cc:	4606      	mov	r6, r0
 80004ce:	e6e3      	b.n	8000298 <__udivmoddi4+0x64>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6f8      	b.n	80002c6 <__udivmoddi4+0x92>
 80004d4:	454b      	cmp	r3, r9
 80004d6:	d2a9      	bcs.n	800042c <__udivmoddi4+0x1f8>
 80004d8:	ebb9 0802 	subs.w	r8, r9, r2
 80004dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e0:	3801      	subs	r0, #1
 80004e2:	e7a3      	b.n	800042c <__udivmoddi4+0x1f8>
 80004e4:	4646      	mov	r6, r8
 80004e6:	e7ea      	b.n	80004be <__udivmoddi4+0x28a>
 80004e8:	4620      	mov	r0, r4
 80004ea:	e794      	b.n	8000416 <__udivmoddi4+0x1e2>
 80004ec:	4640      	mov	r0, r8
 80004ee:	e7d1      	b.n	8000494 <__udivmoddi4+0x260>
 80004f0:	46d0      	mov	r8, sl
 80004f2:	e77b      	b.n	80003ec <__udivmoddi4+0x1b8>
 80004f4:	3b02      	subs	r3, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	e732      	b.n	8000360 <__udivmoddi4+0x12c>
 80004fa:	4630      	mov	r0, r6
 80004fc:	e709      	b.n	8000312 <__udivmoddi4+0xde>
 80004fe:	4464      	add	r4, ip
 8000500:	3802      	subs	r0, #2
 8000502:	e742      	b.n	800038a <__udivmoddi4+0x156>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000510:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000514:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000518:	f003 0301 	and.w	r3, r3, #1
 800051c:	2b00      	cmp	r3, #0
 800051e:	d013      	beq.n	8000548 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000520:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000524:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000528:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800052c:	2b00      	cmp	r3, #0
 800052e:	d00b      	beq.n	8000548 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000530:	e000      	b.n	8000534 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000532:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000534:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b00      	cmp	r3, #0
 800053c:	d0f9      	beq.n	8000532 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800053e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	b2d2      	uxtb	r2, r2
 8000546:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000548:	687b      	ldr	r3, [r7, #4]
}
 800054a:	4618      	mov	r0, r3
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
	...

08000558 <Led_Toggle>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Led_Toggle(int count)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
	for(int i=0;i<count;i++){
 8000560:	2300      	movs	r3, #0
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	e012      	b.n	800058c <Led_Toggle+0x34>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1);
 8000566:	2201      	movs	r2, #1
 8000568:	2120      	movs	r1, #32
 800056a:	480d      	ldr	r0, [pc, #52]	; (80005a0 <Led_Toggle+0x48>)
 800056c:	f000 fe1a 	bl	80011a4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000570:	2064      	movs	r0, #100	; 0x64
 8000572:	f000 fb61 	bl	8000c38 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,0);
 8000576:	2200      	movs	r2, #0
 8000578:	2120      	movs	r1, #32
 800057a:	4809      	ldr	r0, [pc, #36]	; (80005a0 <Led_Toggle+0x48>)
 800057c:	f000 fe12 	bl	80011a4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000580:	2064      	movs	r0, #100	; 0x64
 8000582:	f000 fb59 	bl	8000c38 <HAL_Delay>
	for(int i=0;i<count;i++){
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	3301      	adds	r3, #1
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	68fa      	ldr	r2, [r7, #12]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	429a      	cmp	r2, r3
 8000592:	dbe8      	blt.n	8000566 <Led_Toggle+0xe>
	}

	}
 8000594:	bf00      	nop
 8000596:	bf00      	nop
 8000598:	3710      	adds	r7, #16
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	40020000 	.word	0x40020000

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005aa:	f000 fad3 	bl	8000b54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ae:	f000 f84b 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b2:	f000 f8fd 	bl	80007b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005b6:	f000 f8d1 	bl	800075c <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  int count=0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
    while(count<4){
 80005be:	e033      	b.n	8000628 <main+0x84>
    	if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13))){
 80005c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005c4:	481a      	ldr	r0, [pc, #104]	; (8000630 <main+0x8c>)
 80005c6:	f000 fdd5 	bl	8001174 <HAL_GPIO_ReadPin>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d120      	bne.n	8000612 <main+0x6e>
    		count++;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	3301      	adds	r3, #1
 80005d4:	607b      	str	r3, [r7, #4]
    		if(count == 1)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d106      	bne.n	80005ea <main+0x46>
    		            {   printf("Switch Pressed 1 Time\n");
 80005dc:	4815      	ldr	r0, [pc, #84]	; (8000634 <main+0x90>)
 80005de:	f001 ff45 	bl	800246c <puts>
    			            Led_Toggle(count);
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f7ff ffb8 	bl	8000558 <Led_Toggle>
 80005e8:	e01e      	b.n	8000628 <main+0x84>
    		            }
    		else if(count == 2)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	d106      	bne.n	80005fe <main+0x5a>
    		    		{   printf("Switch Pressed 2 Time\n");
 80005f0:	4811      	ldr	r0, [pc, #68]	; (8000638 <main+0x94>)
 80005f2:	f001 ff3b 	bl	800246c <puts>
    		    			Led_Toggle(count);
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f7ff ffae 	bl	8000558 <Led_Toggle>
 80005fc:	e014      	b.n	8000628 <main+0x84>
    		    		}
    		else if(count == 3)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2b03      	cmp	r3, #3
 8000602:	d111      	bne.n	8000628 <main+0x84>
    		    		{   printf("Switch Pressed 3 Time\n");
 8000604:	480d      	ldr	r0, [pc, #52]	; (800063c <main+0x98>)
 8000606:	f001 ff31 	bl	800246c <puts>
    		    			Led_Toggle(count);
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f7ff ffa4 	bl	8000558 <Led_Toggle>
 8000610:	e00a      	b.n	8000628 <main+0x84>
    		    		}
    	}
    	else{
    		printf("Switch not Pressed\n");
 8000612:	480b      	ldr	r0, [pc, #44]	; (8000640 <main+0x9c>)
 8000614:	f001 ff2a 	bl	800246c <puts>
    		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,0);
 8000618:	2200      	movs	r2, #0
 800061a:	2120      	movs	r1, #32
 800061c:	4809      	ldr	r0, [pc, #36]	; (8000644 <main+0xa0>)
 800061e:	f000 fdc1 	bl	80011a4 <HAL_GPIO_WritePin>
    		HAL_Delay(100);
 8000622:	2064      	movs	r0, #100	; 0x64
 8000624:	f000 fb08 	bl	8000c38 <HAL_Delay>
    while(count<4){
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2b03      	cmp	r3, #3
 800062c:	ddc8      	ble.n	80005c0 <main+0x1c>
  {
 800062e:	e7c4      	b.n	80005ba <main+0x16>
 8000630:	40020800 	.word	0x40020800
 8000634:	08002da4 	.word	0x08002da4
 8000638:	08002dbc 	.word	0x08002dbc
 800063c:	08002dd4 	.word	0x08002dd4
 8000640:	08002dec 	.word	0x08002dec
 8000644:	40020000 	.word	0x40020000

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 031c 	add.w	r3, r7, #28
 8000652:	2234      	movs	r2, #52	; 0x34
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f001 fe92 	bl	8002380 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 0308 	add.w	r3, r7, #8
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	4b2a      	ldr	r3, [pc, #168]	; (800071c <SystemClock_Config+0xd4>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	4a29      	ldr	r2, [pc, #164]	; (800071c <SystemClock_Config+0xd4>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	; 0x40
 800067c:	4b27      	ldr	r3, [pc, #156]	; (800071c <SystemClock_Config+0xd4>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000684:	607b      	str	r3, [r7, #4]
 8000686:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000688:	2300      	movs	r3, #0
 800068a:	603b      	str	r3, [r7, #0]
 800068c:	4b24      	ldr	r3, [pc, #144]	; (8000720 <SystemClock_Config+0xd8>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000694:	4a22      	ldr	r2, [pc, #136]	; (8000720 <SystemClock_Config+0xd8>)
 8000696:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800069a:	6013      	str	r3, [r2, #0]
 800069c:	4b20      	ldr	r3, [pc, #128]	; (8000720 <SystemClock_Config+0xd8>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006a4:	603b      	str	r3, [r7, #0]
 80006a6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a8:	2302      	movs	r3, #2
 80006aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ac:	2301      	movs	r3, #1
 80006ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b0:	2310      	movs	r3, #16
 80006b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b4:	2302      	movs	r3, #2
 80006b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b8:	2300      	movs	r3, #0
 80006ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006bc:	2310      	movs	r3, #16
 80006be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006c0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006c6:	2304      	movs	r3, #4
 80006c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006ca:	2302      	movs	r3, #2
 80006cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006ce:	2302      	movs	r3, #2
 80006d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d2:	f107 031c 	add.w	r3, r7, #28
 80006d6:	4618      	mov	r0, r3
 80006d8:	f001 f8c8 	bl	800186c <HAL_RCC_OscConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006e2:	f000 f8d3 	bl	800088c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e6:	230f      	movs	r3, #15
 80006e8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ea:	2302      	movs	r3, #2
 80006ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ee:	2300      	movs	r3, #0
 80006f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006fc:	f107 0308 	add.w	r3, r7, #8
 8000700:	2102      	movs	r1, #2
 8000702:	4618      	mov	r0, r3
 8000704:	f000 fd68 	bl	80011d8 <HAL_RCC_ClockConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800070e:	f000 f8bd 	bl	800088c <Error_Handler>
  }
}
 8000712:	bf00      	nop
 8000714:	3750      	adds	r7, #80	; 0x50
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800
 8000720:	40007000 	.word	0x40007000

08000724 <_write>:

int _write(int file, char *ptr, int len)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
 800072a:	60f8      	str	r0, [r7, #12]
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000730:	2300      	movs	r3, #0
 8000732:	617b      	str	r3, [r7, #20]
 8000734:	e009      	b.n	800074a <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8000736:	68bb      	ldr	r3, [r7, #8]
 8000738:	1c5a      	adds	r2, r3, #1
 800073a:	60ba      	str	r2, [r7, #8]
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	4618      	mov	r0, r3
 8000740:	f7ff fee2 	bl	8000508 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	3301      	adds	r3, #1
 8000748:	617b      	str	r3, [r7, #20]
 800074a:	697a      	ldr	r2, [r7, #20]
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	429a      	cmp	r2, r3
 8000750:	dbf1      	blt.n	8000736 <_write+0x12>
  }
  return len;
 8000752:	687b      	ldr	r3, [r7, #4]
}
 8000754:	4618      	mov	r0, r3
 8000756:	3718      	adds	r7, #24
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000760:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000762:	4a12      	ldr	r2, [pc, #72]	; (80007ac <MX_USART2_UART_Init+0x50>)
 8000764:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000766:	4b10      	ldr	r3, [pc, #64]	; (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000768:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800076c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800076e:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000776:	2200      	movs	r2, #0
 8000778:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <MX_USART2_UART_Init+0x4c>)
 800077c:	2200      	movs	r2, #0
 800077e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000780:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000782:	220c      	movs	r2, #12
 8000784:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000788:	2200      	movs	r2, #0
 800078a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800078c:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <MX_USART2_UART_Init+0x4c>)
 800078e:	2200      	movs	r2, #0
 8000790:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000792:	4805      	ldr	r0, [pc, #20]	; (80007a8 <MX_USART2_UART_Init+0x4c>)
 8000794:	f001 fb08 	bl	8001da8 <HAL_UART_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800079e:	f000 f875 	bl	800088c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	2000008c 	.word	0x2000008c
 80007ac:	40004400 	.word	0x40004400

080007b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08a      	sub	sp, #40	; 0x28
 80007b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b6:	f107 0314 	add.w	r3, r7, #20
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
 80007c2:	60da      	str	r2, [r3, #12]
 80007c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	613b      	str	r3, [r7, #16]
 80007ca:	4b2d      	ldr	r3, [pc, #180]	; (8000880 <MX_GPIO_Init+0xd0>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a2c      	ldr	r2, [pc, #176]	; (8000880 <MX_GPIO_Init+0xd0>)
 80007d0:	f043 0304 	orr.w	r3, r3, #4
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b2a      	ldr	r3, [pc, #168]	; (8000880 <MX_GPIO_Init+0xd0>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0304 	and.w	r3, r3, #4
 80007de:	613b      	str	r3, [r7, #16]
 80007e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	60fb      	str	r3, [r7, #12]
 80007e6:	4b26      	ldr	r3, [pc, #152]	; (8000880 <MX_GPIO_Init+0xd0>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a25      	ldr	r2, [pc, #148]	; (8000880 <MX_GPIO_Init+0xd0>)
 80007ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b23      	ldr	r3, [pc, #140]	; (8000880 <MX_GPIO_Init+0xd0>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	60bb      	str	r3, [r7, #8]
 8000802:	4b1f      	ldr	r3, [pc, #124]	; (8000880 <MX_GPIO_Init+0xd0>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a1e      	ldr	r2, [pc, #120]	; (8000880 <MX_GPIO_Init+0xd0>)
 8000808:	f043 0301 	orr.w	r3, r3, #1
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b1c      	ldr	r3, [pc, #112]	; (8000880 <MX_GPIO_Init+0xd0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0301 	and.w	r3, r3, #1
 8000816:	60bb      	str	r3, [r7, #8]
 8000818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	4b18      	ldr	r3, [pc, #96]	; (8000880 <MX_GPIO_Init+0xd0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a17      	ldr	r2, [pc, #92]	; (8000880 <MX_GPIO_Init+0xd0>)
 8000824:	f043 0302 	orr.w	r3, r3, #2
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b15      	ldr	r3, [pc, #84]	; (8000880 <MX_GPIO_Init+0xd0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0302 	and.w	r3, r3, #2
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	2120      	movs	r1, #32
 800083a:	4812      	ldr	r0, [pc, #72]	; (8000884 <MX_GPIO_Init+0xd4>)
 800083c:	f000 fcb2 	bl	80011a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000840:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000846:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800084a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000850:	f107 0314 	add.w	r3, r7, #20
 8000854:	4619      	mov	r1, r3
 8000856:	480c      	ldr	r0, [pc, #48]	; (8000888 <MX_GPIO_Init+0xd8>)
 8000858:	f000 faf8 	bl	8000e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800085c:	2320      	movs	r3, #32
 800085e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000860:	2301      	movs	r3, #1
 8000862:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000868:	2300      	movs	r3, #0
 800086a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	4619      	mov	r1, r3
 8000872:	4804      	ldr	r0, [pc, #16]	; (8000884 <MX_GPIO_Init+0xd4>)
 8000874:	f000 faea 	bl	8000e4c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000878:	bf00      	nop
 800087a:	3728      	adds	r7, #40	; 0x28
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40023800 	.word	0x40023800
 8000884:	40020000 	.word	0x40020000
 8000888:	40020800 	.word	0x40020800

0800088c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000890:	b672      	cpsid	i
}
 8000892:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000894:	e7fe      	b.n	8000894 <Error_Handler+0x8>
	...

08000898 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <HAL_MspInit+0x4c>)
 80008a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a6:	4a0f      	ldr	r2, [pc, #60]	; (80008e4 <HAL_MspInit+0x4c>)
 80008a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008ac:	6453      	str	r3, [r2, #68]	; 0x44
 80008ae:	4b0d      	ldr	r3, [pc, #52]	; (80008e4 <HAL_MspInit+0x4c>)
 80008b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	603b      	str	r3, [r7, #0]
 80008be:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <HAL_MspInit+0x4c>)
 80008c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c2:	4a08      	ldr	r2, [pc, #32]	; (80008e4 <HAL_MspInit+0x4c>)
 80008c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c8:	6413      	str	r3, [r2, #64]	; 0x40
 80008ca:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <HAL_MspInit+0x4c>)
 80008cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d2:	603b      	str	r3, [r7, #0]
 80008d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008d6:	2007      	movs	r0, #7
 80008d8:	f000 fa84 	bl	8000de4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008dc:	bf00      	nop
 80008de:	3708      	adds	r7, #8
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40023800 	.word	0x40023800

080008e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	; 0x28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a19      	ldr	r2, [pc, #100]	; (800096c <HAL_UART_MspInit+0x84>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d12b      	bne.n	8000962 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	4b18      	ldr	r3, [pc, #96]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000912:	4a17      	ldr	r2, [pc, #92]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000918:	6413      	str	r3, [r2, #64]	; 0x40
 800091a:	4b15      	ldr	r3, [pc, #84]	; (8000970 <HAL_UART_MspInit+0x88>)
 800091c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000922:	613b      	str	r3, [r7, #16]
 8000924:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	60fb      	str	r3, [r7, #12]
 800092a:	4b11      	ldr	r3, [pc, #68]	; (8000970 <HAL_UART_MspInit+0x88>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a10      	ldr	r2, [pc, #64]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000942:	230c      	movs	r3, #12
 8000944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	2302      	movs	r3, #2
 8000948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800094e:	2303      	movs	r3, #3
 8000950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000952:	2307      	movs	r3, #7
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	4619      	mov	r1, r3
 800095c:	4805      	ldr	r0, [pc, #20]	; (8000974 <HAL_UART_MspInit+0x8c>)
 800095e:	f000 fa75 	bl	8000e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000962:	bf00      	nop
 8000964:	3728      	adds	r7, #40	; 0x28
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40004400 	.word	0x40004400
 8000970:	40023800 	.word	0x40023800
 8000974:	40020000 	.word	0x40020000

08000978 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800097c:	e7fe      	b.n	800097c <NMI_Handler+0x4>

0800097e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800097e:	b480      	push	{r7}
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000982:	e7fe      	b.n	8000982 <HardFault_Handler+0x4>

08000984 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000988:	e7fe      	b.n	8000988 <MemManage_Handler+0x4>

0800098a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800098a:	b480      	push	{r7}
 800098c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800098e:	e7fe      	b.n	800098e <BusFault_Handler+0x4>

08000990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000994:	e7fe      	b.n	8000994 <UsageFault_Handler+0x4>

08000996 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000996:	b480      	push	{r7}
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800099a:	bf00      	nop
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr

080009a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr

080009b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009b2:	b480      	push	{r7}
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b6:	bf00      	nop
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr

080009c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009c4:	f000 f918 	bl	8000bf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}

080009cc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	60f8      	str	r0, [r7, #12]
 80009d4:	60b9      	str	r1, [r7, #8]
 80009d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d8:	2300      	movs	r3, #0
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	e00a      	b.n	80009f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009de:	f3af 8000 	nop.w
 80009e2:	4601      	mov	r1, r0
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	1c5a      	adds	r2, r3, #1
 80009e8:	60ba      	str	r2, [r7, #8]
 80009ea:	b2ca      	uxtb	r2, r1
 80009ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	3301      	adds	r3, #1
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	697a      	ldr	r2, [r7, #20]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	dbf0      	blt.n	80009de <_read+0x12>
  }

  return len;
 80009fc:	687b      	ldr	r3, [r7, #4]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3718      	adds	r7, #24
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a06:	b480      	push	{r7}
 8000a08:	b083      	sub	sp, #12
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr

08000a1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	b083      	sub	sp, #12
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
 8000a26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a2e:	605a      	str	r2, [r3, #4]
  return 0;
 8000a30:	2300      	movs	r3, #0
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <_isatty>:

int _isatty(int file)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	b083      	sub	sp, #12
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a46:	2301      	movs	r3, #1
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a60:	2300      	movs	r3, #0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3714      	adds	r7, #20
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
	...

08000a70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a78:	4a14      	ldr	r2, [pc, #80]	; (8000acc <_sbrk+0x5c>)
 8000a7a:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <_sbrk+0x60>)
 8000a7c:	1ad3      	subs	r3, r2, r3
 8000a7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a84:	4b13      	ldr	r3, [pc, #76]	; (8000ad4 <_sbrk+0x64>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d102      	bne.n	8000a92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a8c:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <_sbrk+0x64>)
 8000a8e:	4a12      	ldr	r2, [pc, #72]	; (8000ad8 <_sbrk+0x68>)
 8000a90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a92:	4b10      	ldr	r3, [pc, #64]	; (8000ad4 <_sbrk+0x64>)
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4413      	add	r3, r2
 8000a9a:	693a      	ldr	r2, [r7, #16]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d207      	bcs.n	8000ab0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aa0:	f001 fc44 	bl	800232c <__errno>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	220c      	movs	r2, #12
 8000aa8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000aae:	e009      	b.n	8000ac4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <_sbrk+0x64>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ab6:	4b07      	ldr	r3, [pc, #28]	; (8000ad4 <_sbrk+0x64>)
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4413      	add	r3, r2
 8000abe:	4a05      	ldr	r2, [pc, #20]	; (8000ad4 <_sbrk+0x64>)
 8000ac0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ac2:	68fb      	ldr	r3, [r7, #12]
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3718      	adds	r7, #24
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20020000 	.word	0x20020000
 8000ad0:	00000400 	.word	0x00000400
 8000ad4:	200000d0 	.word	0x200000d0
 8000ad8:	200000e8 	.word	0x200000e8

08000adc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <SystemInit+0x20>)
 8000ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ae6:	4a05      	ldr	r2, [pc, #20]	; (8000afc <SystemInit+0x20>)
 8000ae8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000aec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	e000ed00 	.word	0xe000ed00

08000b00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b04:	480d      	ldr	r0, [pc, #52]	; (8000b3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b06:	490e      	ldr	r1, [pc, #56]	; (8000b40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b08:	4a0e      	ldr	r2, [pc, #56]	; (8000b44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b0c:	e002      	b.n	8000b14 <LoopCopyDataInit>

08000b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b12:	3304      	adds	r3, #4

08000b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b18:	d3f9      	bcc.n	8000b0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b1a:	4a0b      	ldr	r2, [pc, #44]	; (8000b48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b1c:	4c0b      	ldr	r4, [pc, #44]	; (8000b4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b20:	e001      	b.n	8000b26 <LoopFillZerobss>

08000b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b24:	3204      	adds	r2, #4

08000b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b28:	d3fb      	bcc.n	8000b22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b2a:	f7ff ffd7 	bl	8000adc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b2e:	f001 fc03 	bl	8002338 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b32:	f7ff fd37 	bl	80005a4 <main>
  bx  lr    
 8000b36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b40:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b44:	08002e8c 	.word	0x08002e8c
  ldr r2, =_sbss
 8000b48:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b4c:	200000e8 	.word	0x200000e8

08000b50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b50:	e7fe      	b.n	8000b50 <ADC_IRQHandler>
	...

08000b54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b58:	4b0e      	ldr	r3, [pc, #56]	; (8000b94 <HAL_Init+0x40>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a0d      	ldr	r2, [pc, #52]	; (8000b94 <HAL_Init+0x40>)
 8000b5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b64:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <HAL_Init+0x40>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a0a      	ldr	r2, [pc, #40]	; (8000b94 <HAL_Init+0x40>)
 8000b6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b70:	4b08      	ldr	r3, [pc, #32]	; (8000b94 <HAL_Init+0x40>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a07      	ldr	r2, [pc, #28]	; (8000b94 <HAL_Init+0x40>)
 8000b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b7c:	2003      	movs	r0, #3
 8000b7e:	f000 f931 	bl	8000de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b82:	2000      	movs	r0, #0
 8000b84:	f000 f808 	bl	8000b98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b88:	f7ff fe86 	bl	8000898 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b8c:	2300      	movs	r3, #0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	40023c00 	.word	0x40023c00

08000b98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ba0:	4b12      	ldr	r3, [pc, #72]	; (8000bec <HAL_InitTick+0x54>)
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	4b12      	ldr	r3, [pc, #72]	; (8000bf0 <HAL_InitTick+0x58>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	4619      	mov	r1, r3
 8000baa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bae:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f000 f93b 	bl	8000e32 <HAL_SYSTICK_Config>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e00e      	b.n	8000be4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2b0f      	cmp	r3, #15
 8000bca:	d80a      	bhi.n	8000be2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	6879      	ldr	r1, [r7, #4]
 8000bd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bd4:	f000 f911 	bl	8000dfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bd8:	4a06      	ldr	r2, [pc, #24]	; (8000bf4 <HAL_InitTick+0x5c>)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bde:	2300      	movs	r3, #0
 8000be0:	e000      	b.n	8000be4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20000000 	.word	0x20000000
 8000bf0:	20000008 	.word	0x20000008
 8000bf4:	20000004 	.word	0x20000004

08000bf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bfc:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <HAL_IncTick+0x20>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	461a      	mov	r2, r3
 8000c02:	4b06      	ldr	r3, [pc, #24]	; (8000c1c <HAL_IncTick+0x24>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4413      	add	r3, r2
 8000c08:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <HAL_IncTick+0x24>)
 8000c0a:	6013      	str	r3, [r2, #0]
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	20000008 	.word	0x20000008
 8000c1c:	200000d4 	.word	0x200000d4

08000c20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  return uwTick;
 8000c24:	4b03      	ldr	r3, [pc, #12]	; (8000c34 <HAL_GetTick+0x14>)
 8000c26:	681b      	ldr	r3, [r3, #0]
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	200000d4 	.word	0x200000d4

08000c38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c40:	f7ff ffee 	bl	8000c20 <HAL_GetTick>
 8000c44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c50:	d005      	beq.n	8000c5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <HAL_Delay+0x44>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	461a      	mov	r2, r3
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c5e:	bf00      	nop
 8000c60:	f7ff ffde 	bl	8000c20 <HAL_GetTick>
 8000c64:	4602      	mov	r2, r0
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	68fa      	ldr	r2, [r7, #12]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d8f7      	bhi.n	8000c60 <HAL_Delay+0x28>
  {
  }
}
 8000c70:	bf00      	nop
 8000c72:	bf00      	nop
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000008 	.word	0x20000008

08000c80 <__NVIC_SetPriorityGrouping>:
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f003 0307 	and.w	r3, r3, #7
 8000c8e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c90:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c96:	68ba      	ldr	r2, [r7, #8]
 8000c98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ca8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cb2:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	60d3      	str	r3, [r2, #12]
}
 8000cb8:	bf00      	nop
 8000cba:	3714      	adds	r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <__NVIC_GetPriorityGrouping>:
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ccc:	4b04      	ldr	r3, [pc, #16]	; (8000ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	0a1b      	lsrs	r3, r3, #8
 8000cd2:	f003 0307 	and.w	r3, r3, #7
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_SetPriority>:
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	6039      	str	r1, [r7, #0]
 8000cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	db0a      	blt.n	8000d0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	b2da      	uxtb	r2, r3
 8000cfc:	490c      	ldr	r1, [pc, #48]	; (8000d30 <__NVIC_SetPriority+0x4c>)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	0112      	lsls	r2, r2, #4
 8000d04:	b2d2      	uxtb	r2, r2
 8000d06:	440b      	add	r3, r1
 8000d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d0c:	e00a      	b.n	8000d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	b2da      	uxtb	r2, r3
 8000d12:	4908      	ldr	r1, [pc, #32]	; (8000d34 <__NVIC_SetPriority+0x50>)
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	f003 030f 	and.w	r3, r3, #15
 8000d1a:	3b04      	subs	r3, #4
 8000d1c:	0112      	lsls	r2, r2, #4
 8000d1e:	b2d2      	uxtb	r2, r2
 8000d20:	440b      	add	r3, r1
 8000d22:	761a      	strb	r2, [r3, #24]
}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000e100 	.word	0xe000e100
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <NVIC_EncodePriority>:
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b089      	sub	sp, #36	; 0x24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	f1c3 0307 	rsb	r3, r3, #7
 8000d52:	2b04      	cmp	r3, #4
 8000d54:	bf28      	it	cs
 8000d56:	2304      	movcs	r3, #4
 8000d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	2b06      	cmp	r3, #6
 8000d60:	d902      	bls.n	8000d68 <NVIC_EncodePriority+0x30>
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3b03      	subs	r3, #3
 8000d66:	e000      	b.n	8000d6a <NVIC_EncodePriority+0x32>
 8000d68:	2300      	movs	r3, #0
 8000d6a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	43da      	mvns	r2, r3
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	401a      	ands	r2, r3
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8a:	43d9      	mvns	r1, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	4313      	orrs	r3, r2
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3724      	adds	r7, #36	; 0x24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
	...

08000da0 <SysTick_Config>:
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	3b01      	subs	r3, #1
 8000dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000db0:	d301      	bcc.n	8000db6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000db2:	2301      	movs	r3, #1
 8000db4:	e00f      	b.n	8000dd6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000db6:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <SysTick_Config+0x40>)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dbe:	210f      	movs	r1, #15
 8000dc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dc4:	f7ff ff8e 	bl	8000ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dc8:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <SysTick_Config+0x40>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dce:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <SysTick_Config+0x40>)
 8000dd0:	2207      	movs	r2, #7
 8000dd2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	e000e010 	.word	0xe000e010

08000de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f7ff ff47 	bl	8000c80 <__NVIC_SetPriorityGrouping>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b086      	sub	sp, #24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	4603      	mov	r3, r0
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
 8000e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e0c:	f7ff ff5c 	bl	8000cc8 <__NVIC_GetPriorityGrouping>
 8000e10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	68b9      	ldr	r1, [r7, #8]
 8000e16:	6978      	ldr	r0, [r7, #20]
 8000e18:	f7ff ff8e 	bl	8000d38 <NVIC_EncodePriority>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e22:	4611      	mov	r1, r2
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff ff5d 	bl	8000ce4 <__NVIC_SetPriority>
}
 8000e2a:	bf00      	nop
 8000e2c:	3718      	adds	r7, #24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	b082      	sub	sp, #8
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff ffb0 	bl	8000da0 <SysTick_Config>
 8000e40:	4603      	mov	r3, r0
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
	...

08000e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b089      	sub	sp, #36	; 0x24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e62:	2300      	movs	r3, #0
 8000e64:	61fb      	str	r3, [r7, #28]
 8000e66:	e165      	b.n	8001134 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e68:	2201      	movs	r2, #1
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	697a      	ldr	r2, [r7, #20]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	f040 8154 	bne.w	800112e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	f003 0303 	and.w	r3, r3, #3
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d005      	beq.n	8000e9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e9a:	2b02      	cmp	r3, #2
 8000e9c:	d130      	bne.n	8000f00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	005b      	lsls	r3, r3, #1
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000eae:	43db      	mvns	r3, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	68da      	ldr	r2, [r3, #12]
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	69ba      	ldr	r2, [r7, #24]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	69ba      	ldr	r2, [r7, #24]
 8000ecc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	43db      	mvns	r3, r3
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	091b      	lsrs	r3, r3, #4
 8000eea:	f003 0201 	and.w	r2, r3, #1
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f003 0303 	and.w	r3, r3, #3
 8000f08:	2b03      	cmp	r3, #3
 8000f0a:	d017      	beq.n	8000f3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	2203      	movs	r2, #3
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	4013      	ands	r3, r2
 8000f22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	689a      	ldr	r2, [r3, #8]
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 0303 	and.w	r3, r3, #3
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d123      	bne.n	8000f90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	08da      	lsrs	r2, r3, #3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3208      	adds	r2, #8
 8000f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	f003 0307 	and.w	r3, r3, #7
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	220f      	movs	r2, #15
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	691a      	ldr	r2, [r3, #16]
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	08da      	lsrs	r2, r3, #3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	3208      	adds	r2, #8
 8000f8a:	69b9      	ldr	r1, [r7, #24]
 8000f8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	2203      	movs	r2, #3
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f003 0203 	and.w	r2, r3, #3
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	f000 80ae 	beq.w	800112e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	4b5d      	ldr	r3, [pc, #372]	; (800114c <HAL_GPIO_Init+0x300>)
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fda:	4a5c      	ldr	r2, [pc, #368]	; (800114c <HAL_GPIO_Init+0x300>)
 8000fdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fe2:	4b5a      	ldr	r3, [pc, #360]	; (800114c <HAL_GPIO_Init+0x300>)
 8000fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fee:	4a58      	ldr	r2, [pc, #352]	; (8001150 <HAL_GPIO_Init+0x304>)
 8000ff0:	69fb      	ldr	r3, [r7, #28]
 8000ff2:	089b      	lsrs	r3, r3, #2
 8000ff4:	3302      	adds	r3, #2
 8000ff6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	f003 0303 	and.w	r3, r3, #3
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	220f      	movs	r2, #15
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43db      	mvns	r3, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4013      	ands	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a4f      	ldr	r2, [pc, #316]	; (8001154 <HAL_GPIO_Init+0x308>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d025      	beq.n	8001066 <HAL_GPIO_Init+0x21a>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a4e      	ldr	r2, [pc, #312]	; (8001158 <HAL_GPIO_Init+0x30c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d01f      	beq.n	8001062 <HAL_GPIO_Init+0x216>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a4d      	ldr	r2, [pc, #308]	; (800115c <HAL_GPIO_Init+0x310>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d019      	beq.n	800105e <HAL_GPIO_Init+0x212>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a4c      	ldr	r2, [pc, #304]	; (8001160 <HAL_GPIO_Init+0x314>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d013      	beq.n	800105a <HAL_GPIO_Init+0x20e>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a4b      	ldr	r2, [pc, #300]	; (8001164 <HAL_GPIO_Init+0x318>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d00d      	beq.n	8001056 <HAL_GPIO_Init+0x20a>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a4a      	ldr	r2, [pc, #296]	; (8001168 <HAL_GPIO_Init+0x31c>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d007      	beq.n	8001052 <HAL_GPIO_Init+0x206>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a49      	ldr	r2, [pc, #292]	; (800116c <HAL_GPIO_Init+0x320>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d101      	bne.n	800104e <HAL_GPIO_Init+0x202>
 800104a:	2306      	movs	r3, #6
 800104c:	e00c      	b.n	8001068 <HAL_GPIO_Init+0x21c>
 800104e:	2307      	movs	r3, #7
 8001050:	e00a      	b.n	8001068 <HAL_GPIO_Init+0x21c>
 8001052:	2305      	movs	r3, #5
 8001054:	e008      	b.n	8001068 <HAL_GPIO_Init+0x21c>
 8001056:	2304      	movs	r3, #4
 8001058:	e006      	b.n	8001068 <HAL_GPIO_Init+0x21c>
 800105a:	2303      	movs	r3, #3
 800105c:	e004      	b.n	8001068 <HAL_GPIO_Init+0x21c>
 800105e:	2302      	movs	r3, #2
 8001060:	e002      	b.n	8001068 <HAL_GPIO_Init+0x21c>
 8001062:	2301      	movs	r3, #1
 8001064:	e000      	b.n	8001068 <HAL_GPIO_Init+0x21c>
 8001066:	2300      	movs	r3, #0
 8001068:	69fa      	ldr	r2, [r7, #28]
 800106a:	f002 0203 	and.w	r2, r2, #3
 800106e:	0092      	lsls	r2, r2, #2
 8001070:	4093      	lsls	r3, r2
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4313      	orrs	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001078:	4935      	ldr	r1, [pc, #212]	; (8001150 <HAL_GPIO_Init+0x304>)
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	089b      	lsrs	r3, r3, #2
 800107e:	3302      	adds	r3, #2
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001086:	4b3a      	ldr	r3, [pc, #232]	; (8001170 <HAL_GPIO_Init+0x324>)
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	43db      	mvns	r3, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4013      	ands	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010aa:	4a31      	ldr	r2, [pc, #196]	; (8001170 <HAL_GPIO_Init+0x324>)
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010b0:	4b2f      	ldr	r3, [pc, #188]	; (8001170 <HAL_GPIO_Init+0x324>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	43db      	mvns	r3, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4013      	ands	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d003      	beq.n	80010d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010d4:	4a26      	ldr	r2, [pc, #152]	; (8001170 <HAL_GPIO_Init+0x324>)
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010da:	4b25      	ldr	r3, [pc, #148]	; (8001170 <HAL_GPIO_Init+0x324>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	43db      	mvns	r3, r3
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	4013      	ands	r3, r2
 80010e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d003      	beq.n	80010fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010fe:	4a1c      	ldr	r2, [pc, #112]	; (8001170 <HAL_GPIO_Init+0x324>)
 8001100:	69bb      	ldr	r3, [r7, #24]
 8001102:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001104:	4b1a      	ldr	r3, [pc, #104]	; (8001170 <HAL_GPIO_Init+0x324>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	43db      	mvns	r3, r3
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4013      	ands	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d003      	beq.n	8001128 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	4313      	orrs	r3, r2
 8001126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001128:	4a11      	ldr	r2, [pc, #68]	; (8001170 <HAL_GPIO_Init+0x324>)
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	3301      	adds	r3, #1
 8001132:	61fb      	str	r3, [r7, #28]
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	2b0f      	cmp	r3, #15
 8001138:	f67f ae96 	bls.w	8000e68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800113c:	bf00      	nop
 800113e:	bf00      	nop
 8001140:	3724      	adds	r7, #36	; 0x24
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40023800 	.word	0x40023800
 8001150:	40013800 	.word	0x40013800
 8001154:	40020000 	.word	0x40020000
 8001158:	40020400 	.word	0x40020400
 800115c:	40020800 	.word	0x40020800
 8001160:	40020c00 	.word	0x40020c00
 8001164:	40021000 	.word	0x40021000
 8001168:	40021400 	.word	0x40021400
 800116c:	40021800 	.word	0x40021800
 8001170:	40013c00 	.word	0x40013c00

08001174 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001174:	b480      	push	{r7}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	460b      	mov	r3, r1
 800117e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	691a      	ldr	r2, [r3, #16]
 8001184:	887b      	ldrh	r3, [r7, #2]
 8001186:	4013      	ands	r3, r2
 8001188:	2b00      	cmp	r3, #0
 800118a:	d002      	beq.n	8001192 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800118c:	2301      	movs	r3, #1
 800118e:	73fb      	strb	r3, [r7, #15]
 8001190:	e001      	b.n	8001196 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001192:	2300      	movs	r3, #0
 8001194:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001196:	7bfb      	ldrb	r3, [r7, #15]
}
 8001198:	4618      	mov	r0, r3
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	807b      	strh	r3, [r7, #2]
 80011b0:	4613      	mov	r3, r2
 80011b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011b4:	787b      	ldrb	r3, [r7, #1]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d003      	beq.n	80011c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011ba:	887a      	ldrh	r2, [r7, #2]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011c0:	e003      	b.n	80011ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011c2:	887b      	ldrh	r3, [r7, #2]
 80011c4:	041a      	lsls	r2, r3, #16
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	619a      	str	r2, [r3, #24]
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
	...

080011d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d101      	bne.n	80011ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e0cc      	b.n	8001386 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011ec:	4b68      	ldr	r3, [pc, #416]	; (8001390 <HAL_RCC_ClockConfig+0x1b8>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 030f 	and.w	r3, r3, #15
 80011f4:	683a      	ldr	r2, [r7, #0]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d90c      	bls.n	8001214 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011fa:	4b65      	ldr	r3, [pc, #404]	; (8001390 <HAL_RCC_ClockConfig+0x1b8>)
 80011fc:	683a      	ldr	r2, [r7, #0]
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001202:	4b63      	ldr	r3, [pc, #396]	; (8001390 <HAL_RCC_ClockConfig+0x1b8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 030f 	and.w	r3, r3, #15
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	429a      	cmp	r2, r3
 800120e:	d001      	beq.n	8001214 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e0b8      	b.n	8001386 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d020      	beq.n	8001262 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	2b00      	cmp	r3, #0
 800122a:	d005      	beq.n	8001238 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800122c:	4b59      	ldr	r3, [pc, #356]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	4a58      	ldr	r2, [pc, #352]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 8001232:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001236:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0308 	and.w	r3, r3, #8
 8001240:	2b00      	cmp	r3, #0
 8001242:	d005      	beq.n	8001250 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001244:	4b53      	ldr	r3, [pc, #332]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	4a52      	ldr	r2, [pc, #328]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 800124a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800124e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001250:	4b50      	ldr	r3, [pc, #320]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	494d      	ldr	r1, [pc, #308]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 800125e:	4313      	orrs	r3, r2
 8001260:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	2b00      	cmp	r3, #0
 800126c:	d044      	beq.n	80012f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d107      	bne.n	8001286 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001276:	4b47      	ldr	r3, [pc, #284]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d119      	bne.n	80012b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e07f      	b.n	8001386 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	2b02      	cmp	r3, #2
 800128c:	d003      	beq.n	8001296 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001292:	2b03      	cmp	r3, #3
 8001294:	d107      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001296:	4b3f      	ldr	r3, [pc, #252]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d109      	bne.n	80012b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e06f      	b.n	8001386 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012a6:	4b3b      	ldr	r3, [pc, #236]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e067      	b.n	8001386 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012b6:	4b37      	ldr	r3, [pc, #220]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f023 0203 	bic.w	r2, r3, #3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	4934      	ldr	r1, [pc, #208]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 80012c4:	4313      	orrs	r3, r2
 80012c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012c8:	f7ff fcaa 	bl	8000c20 <HAL_GetTick>
 80012cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ce:	e00a      	b.n	80012e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012d0:	f7ff fca6 	bl	8000c20 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	f241 3288 	movw	r2, #5000	; 0x1388
 80012de:	4293      	cmp	r3, r2
 80012e0:	d901      	bls.n	80012e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e04f      	b.n	8001386 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e6:	4b2b      	ldr	r3, [pc, #172]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	f003 020c 	and.w	r2, r3, #12
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d1eb      	bne.n	80012d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012f8:	4b25      	ldr	r3, [pc, #148]	; (8001390 <HAL_RCC_ClockConfig+0x1b8>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 030f 	and.w	r3, r3, #15
 8001300:	683a      	ldr	r2, [r7, #0]
 8001302:	429a      	cmp	r2, r3
 8001304:	d20c      	bcs.n	8001320 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001306:	4b22      	ldr	r3, [pc, #136]	; (8001390 <HAL_RCC_ClockConfig+0x1b8>)
 8001308:	683a      	ldr	r2, [r7, #0]
 800130a:	b2d2      	uxtb	r2, r2
 800130c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800130e:	4b20      	ldr	r3, [pc, #128]	; (8001390 <HAL_RCC_ClockConfig+0x1b8>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 030f 	and.w	r3, r3, #15
 8001316:	683a      	ldr	r2, [r7, #0]
 8001318:	429a      	cmp	r2, r3
 800131a:	d001      	beq.n	8001320 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e032      	b.n	8001386 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	2b00      	cmp	r3, #0
 800132a:	d008      	beq.n	800133e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800132c:	4b19      	ldr	r3, [pc, #100]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	4916      	ldr	r1, [pc, #88]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 800133a:	4313      	orrs	r3, r2
 800133c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0308 	and.w	r3, r3, #8
 8001346:	2b00      	cmp	r3, #0
 8001348:	d009      	beq.n	800135e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800134a:	4b12      	ldr	r3, [pc, #72]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	490e      	ldr	r1, [pc, #56]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 800135a:	4313      	orrs	r3, r2
 800135c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800135e:	f000 f855 	bl	800140c <HAL_RCC_GetSysClockFreq>
 8001362:	4602      	mov	r2, r0
 8001364:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <HAL_RCC_ClockConfig+0x1bc>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	091b      	lsrs	r3, r3, #4
 800136a:	f003 030f 	and.w	r3, r3, #15
 800136e:	490a      	ldr	r1, [pc, #40]	; (8001398 <HAL_RCC_ClockConfig+0x1c0>)
 8001370:	5ccb      	ldrb	r3, [r1, r3]
 8001372:	fa22 f303 	lsr.w	r3, r2, r3
 8001376:	4a09      	ldr	r2, [pc, #36]	; (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001378:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_RCC_ClockConfig+0x1c8>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff fc0a 	bl	8000b98 <HAL_InitTick>

  return HAL_OK;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40023c00 	.word	0x40023c00
 8001394:	40023800 	.word	0x40023800
 8001398:	08002e00 	.word	0x08002e00
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000004 	.word	0x20000004

080013a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013a8:	4b03      	ldr	r3, [pc, #12]	; (80013b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80013aa:	681b      	ldr	r3, [r3, #0]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20000000 	.word	0x20000000

080013bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80013c0:	f7ff fff0 	bl	80013a4 <HAL_RCC_GetHCLKFreq>
 80013c4:	4602      	mov	r2, r0
 80013c6:	4b05      	ldr	r3, [pc, #20]	; (80013dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	0a9b      	lsrs	r3, r3, #10
 80013cc:	f003 0307 	and.w	r3, r3, #7
 80013d0:	4903      	ldr	r1, [pc, #12]	; (80013e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013d2:	5ccb      	ldrb	r3, [r1, r3]
 80013d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013d8:	4618      	mov	r0, r3
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40023800 	.word	0x40023800
 80013e0:	08002e10 	.word	0x08002e10

080013e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80013e8:	f7ff ffdc 	bl	80013a4 <HAL_RCC_GetHCLKFreq>
 80013ec:	4602      	mov	r2, r0
 80013ee:	4b05      	ldr	r3, [pc, #20]	; (8001404 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	0b5b      	lsrs	r3, r3, #13
 80013f4:	f003 0307 	and.w	r3, r3, #7
 80013f8:	4903      	ldr	r1, [pc, #12]	; (8001408 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013fa:	5ccb      	ldrb	r3, [r1, r3]
 80013fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001400:	4618      	mov	r0, r3
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40023800 	.word	0x40023800
 8001408:	08002e10 	.word	0x08002e10

0800140c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800140c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001410:	b0ae      	sub	sp, #184	; 0xb8
 8001412:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800141a:	2300      	movs	r3, #0
 800141c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001426:	2300      	movs	r3, #0
 8001428:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800142c:	2300      	movs	r3, #0
 800142e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001432:	4bcb      	ldr	r3, [pc, #812]	; (8001760 <HAL_RCC_GetSysClockFreq+0x354>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f003 030c 	and.w	r3, r3, #12
 800143a:	2b0c      	cmp	r3, #12
 800143c:	f200 8206 	bhi.w	800184c <HAL_RCC_GetSysClockFreq+0x440>
 8001440:	a201      	add	r2, pc, #4	; (adr r2, 8001448 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001446:	bf00      	nop
 8001448:	0800147d 	.word	0x0800147d
 800144c:	0800184d 	.word	0x0800184d
 8001450:	0800184d 	.word	0x0800184d
 8001454:	0800184d 	.word	0x0800184d
 8001458:	08001485 	.word	0x08001485
 800145c:	0800184d 	.word	0x0800184d
 8001460:	0800184d 	.word	0x0800184d
 8001464:	0800184d 	.word	0x0800184d
 8001468:	0800148d 	.word	0x0800148d
 800146c:	0800184d 	.word	0x0800184d
 8001470:	0800184d 	.word	0x0800184d
 8001474:	0800184d 	.word	0x0800184d
 8001478:	0800167d 	.word	0x0800167d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800147c:	4bb9      	ldr	r3, [pc, #740]	; (8001764 <HAL_RCC_GetSysClockFreq+0x358>)
 800147e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001482:	e1e7      	b.n	8001854 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001484:	4bb8      	ldr	r3, [pc, #736]	; (8001768 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001486:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800148a:	e1e3      	b.n	8001854 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800148c:	4bb4      	ldr	r3, [pc, #720]	; (8001760 <HAL_RCC_GetSysClockFreq+0x354>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001494:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001498:	4bb1      	ldr	r3, [pc, #708]	; (8001760 <HAL_RCC_GetSysClockFreq+0x354>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d071      	beq.n	8001588 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014a4:	4bae      	ldr	r3, [pc, #696]	; (8001760 <HAL_RCC_GetSysClockFreq+0x354>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	099b      	lsrs	r3, r3, #6
 80014aa:	2200      	movs	r2, #0
 80014ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80014b0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80014b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80014c0:	2300      	movs	r3, #0
 80014c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80014c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80014ca:	4622      	mov	r2, r4
 80014cc:	462b      	mov	r3, r5
 80014ce:	f04f 0000 	mov.w	r0, #0
 80014d2:	f04f 0100 	mov.w	r1, #0
 80014d6:	0159      	lsls	r1, r3, #5
 80014d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014dc:	0150      	lsls	r0, r2, #5
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4621      	mov	r1, r4
 80014e4:	1a51      	subs	r1, r2, r1
 80014e6:	6439      	str	r1, [r7, #64]	; 0x40
 80014e8:	4629      	mov	r1, r5
 80014ea:	eb63 0301 	sbc.w	r3, r3, r1
 80014ee:	647b      	str	r3, [r7, #68]	; 0x44
 80014f0:	f04f 0200 	mov.w	r2, #0
 80014f4:	f04f 0300 	mov.w	r3, #0
 80014f8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80014fc:	4649      	mov	r1, r9
 80014fe:	018b      	lsls	r3, r1, #6
 8001500:	4641      	mov	r1, r8
 8001502:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001506:	4641      	mov	r1, r8
 8001508:	018a      	lsls	r2, r1, #6
 800150a:	4641      	mov	r1, r8
 800150c:	1a51      	subs	r1, r2, r1
 800150e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001510:	4649      	mov	r1, r9
 8001512:	eb63 0301 	sbc.w	r3, r3, r1
 8001516:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001518:	f04f 0200 	mov.w	r2, #0
 800151c:	f04f 0300 	mov.w	r3, #0
 8001520:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001524:	4649      	mov	r1, r9
 8001526:	00cb      	lsls	r3, r1, #3
 8001528:	4641      	mov	r1, r8
 800152a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800152e:	4641      	mov	r1, r8
 8001530:	00ca      	lsls	r2, r1, #3
 8001532:	4610      	mov	r0, r2
 8001534:	4619      	mov	r1, r3
 8001536:	4603      	mov	r3, r0
 8001538:	4622      	mov	r2, r4
 800153a:	189b      	adds	r3, r3, r2
 800153c:	633b      	str	r3, [r7, #48]	; 0x30
 800153e:	462b      	mov	r3, r5
 8001540:	460a      	mov	r2, r1
 8001542:	eb42 0303 	adc.w	r3, r2, r3
 8001546:	637b      	str	r3, [r7, #52]	; 0x34
 8001548:	f04f 0200 	mov.w	r2, #0
 800154c:	f04f 0300 	mov.w	r3, #0
 8001550:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001554:	4629      	mov	r1, r5
 8001556:	024b      	lsls	r3, r1, #9
 8001558:	4621      	mov	r1, r4
 800155a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800155e:	4621      	mov	r1, r4
 8001560:	024a      	lsls	r2, r1, #9
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800156a:	2200      	movs	r2, #0
 800156c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001570:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001574:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001578:	f7fe fe44 	bl	8000204 <__aeabi_uldivmod>
 800157c:	4602      	mov	r2, r0
 800157e:	460b      	mov	r3, r1
 8001580:	4613      	mov	r3, r2
 8001582:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001586:	e067      	b.n	8001658 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001588:	4b75      	ldr	r3, [pc, #468]	; (8001760 <HAL_RCC_GetSysClockFreq+0x354>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	099b      	lsrs	r3, r3, #6
 800158e:	2200      	movs	r2, #0
 8001590:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001594:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001598:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800159c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80015a2:	2300      	movs	r3, #0
 80015a4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80015a6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80015aa:	4622      	mov	r2, r4
 80015ac:	462b      	mov	r3, r5
 80015ae:	f04f 0000 	mov.w	r0, #0
 80015b2:	f04f 0100 	mov.w	r1, #0
 80015b6:	0159      	lsls	r1, r3, #5
 80015b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015bc:	0150      	lsls	r0, r2, #5
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4621      	mov	r1, r4
 80015c4:	1a51      	subs	r1, r2, r1
 80015c6:	62b9      	str	r1, [r7, #40]	; 0x28
 80015c8:	4629      	mov	r1, r5
 80015ca:	eb63 0301 	sbc.w	r3, r3, r1
 80015ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80015dc:	4649      	mov	r1, r9
 80015de:	018b      	lsls	r3, r1, #6
 80015e0:	4641      	mov	r1, r8
 80015e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015e6:	4641      	mov	r1, r8
 80015e8:	018a      	lsls	r2, r1, #6
 80015ea:	4641      	mov	r1, r8
 80015ec:	ebb2 0a01 	subs.w	sl, r2, r1
 80015f0:	4649      	mov	r1, r9
 80015f2:	eb63 0b01 	sbc.w	fp, r3, r1
 80015f6:	f04f 0200 	mov.w	r2, #0
 80015fa:	f04f 0300 	mov.w	r3, #0
 80015fe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001602:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001606:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800160a:	4692      	mov	sl, r2
 800160c:	469b      	mov	fp, r3
 800160e:	4623      	mov	r3, r4
 8001610:	eb1a 0303 	adds.w	r3, sl, r3
 8001614:	623b      	str	r3, [r7, #32]
 8001616:	462b      	mov	r3, r5
 8001618:	eb4b 0303 	adc.w	r3, fp, r3
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	f04f 0300 	mov.w	r3, #0
 8001626:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800162a:	4629      	mov	r1, r5
 800162c:	028b      	lsls	r3, r1, #10
 800162e:	4621      	mov	r1, r4
 8001630:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001634:	4621      	mov	r1, r4
 8001636:	028a      	lsls	r2, r1, #10
 8001638:	4610      	mov	r0, r2
 800163a:	4619      	mov	r1, r3
 800163c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001640:	2200      	movs	r2, #0
 8001642:	673b      	str	r3, [r7, #112]	; 0x70
 8001644:	677a      	str	r2, [r7, #116]	; 0x74
 8001646:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800164a:	f7fe fddb 	bl	8000204 <__aeabi_uldivmod>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4613      	mov	r3, r2
 8001654:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001658:	4b41      	ldr	r3, [pc, #260]	; (8001760 <HAL_RCC_GetSysClockFreq+0x354>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	0c1b      	lsrs	r3, r3, #16
 800165e:	f003 0303 	and.w	r3, r3, #3
 8001662:	3301      	adds	r3, #1
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800166a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800166e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001672:	fbb2 f3f3 	udiv	r3, r2, r3
 8001676:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800167a:	e0eb      	b.n	8001854 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800167c:	4b38      	ldr	r3, [pc, #224]	; (8001760 <HAL_RCC_GetSysClockFreq+0x354>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001684:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001688:	4b35      	ldr	r3, [pc, #212]	; (8001760 <HAL_RCC_GetSysClockFreq+0x354>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d06b      	beq.n	800176c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001694:	4b32      	ldr	r3, [pc, #200]	; (8001760 <HAL_RCC_GetSysClockFreq+0x354>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	099b      	lsrs	r3, r3, #6
 800169a:	2200      	movs	r2, #0
 800169c:	66bb      	str	r3, [r7, #104]	; 0x68
 800169e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80016a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80016a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016a6:	663b      	str	r3, [r7, #96]	; 0x60
 80016a8:	2300      	movs	r3, #0
 80016aa:	667b      	str	r3, [r7, #100]	; 0x64
 80016ac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80016b0:	4622      	mov	r2, r4
 80016b2:	462b      	mov	r3, r5
 80016b4:	f04f 0000 	mov.w	r0, #0
 80016b8:	f04f 0100 	mov.w	r1, #0
 80016bc:	0159      	lsls	r1, r3, #5
 80016be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016c2:	0150      	lsls	r0, r2, #5
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4621      	mov	r1, r4
 80016ca:	1a51      	subs	r1, r2, r1
 80016cc:	61b9      	str	r1, [r7, #24]
 80016ce:	4629      	mov	r1, r5
 80016d0:	eb63 0301 	sbc.w	r3, r3, r1
 80016d4:	61fb      	str	r3, [r7, #28]
 80016d6:	f04f 0200 	mov.w	r2, #0
 80016da:	f04f 0300 	mov.w	r3, #0
 80016de:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80016e2:	4659      	mov	r1, fp
 80016e4:	018b      	lsls	r3, r1, #6
 80016e6:	4651      	mov	r1, sl
 80016e8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016ec:	4651      	mov	r1, sl
 80016ee:	018a      	lsls	r2, r1, #6
 80016f0:	4651      	mov	r1, sl
 80016f2:	ebb2 0801 	subs.w	r8, r2, r1
 80016f6:	4659      	mov	r1, fp
 80016f8:	eb63 0901 	sbc.w	r9, r3, r1
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	f04f 0300 	mov.w	r3, #0
 8001704:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001708:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800170c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001710:	4690      	mov	r8, r2
 8001712:	4699      	mov	r9, r3
 8001714:	4623      	mov	r3, r4
 8001716:	eb18 0303 	adds.w	r3, r8, r3
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	462b      	mov	r3, r5
 800171e:	eb49 0303 	adc.w	r3, r9, r3
 8001722:	617b      	str	r3, [r7, #20]
 8001724:	f04f 0200 	mov.w	r2, #0
 8001728:	f04f 0300 	mov.w	r3, #0
 800172c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001730:	4629      	mov	r1, r5
 8001732:	024b      	lsls	r3, r1, #9
 8001734:	4621      	mov	r1, r4
 8001736:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800173a:	4621      	mov	r1, r4
 800173c:	024a      	lsls	r2, r1, #9
 800173e:	4610      	mov	r0, r2
 8001740:	4619      	mov	r1, r3
 8001742:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001746:	2200      	movs	r2, #0
 8001748:	65bb      	str	r3, [r7, #88]	; 0x58
 800174a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800174c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001750:	f7fe fd58 	bl	8000204 <__aeabi_uldivmod>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4613      	mov	r3, r2
 800175a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800175e:	e065      	b.n	800182c <HAL_RCC_GetSysClockFreq+0x420>
 8001760:	40023800 	.word	0x40023800
 8001764:	00f42400 	.word	0x00f42400
 8001768:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800176c:	4b3d      	ldr	r3, [pc, #244]	; (8001864 <HAL_RCC_GetSysClockFreq+0x458>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	099b      	lsrs	r3, r3, #6
 8001772:	2200      	movs	r2, #0
 8001774:	4618      	mov	r0, r3
 8001776:	4611      	mov	r1, r2
 8001778:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800177c:	653b      	str	r3, [r7, #80]	; 0x50
 800177e:	2300      	movs	r3, #0
 8001780:	657b      	str	r3, [r7, #84]	; 0x54
 8001782:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001786:	4642      	mov	r2, r8
 8001788:	464b      	mov	r3, r9
 800178a:	f04f 0000 	mov.w	r0, #0
 800178e:	f04f 0100 	mov.w	r1, #0
 8001792:	0159      	lsls	r1, r3, #5
 8001794:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001798:	0150      	lsls	r0, r2, #5
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	4641      	mov	r1, r8
 80017a0:	1a51      	subs	r1, r2, r1
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	4649      	mov	r1, r9
 80017a6:	eb63 0301 	sbc.w	r3, r3, r1
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	f04f 0200 	mov.w	r2, #0
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80017b8:	4659      	mov	r1, fp
 80017ba:	018b      	lsls	r3, r1, #6
 80017bc:	4651      	mov	r1, sl
 80017be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017c2:	4651      	mov	r1, sl
 80017c4:	018a      	lsls	r2, r1, #6
 80017c6:	4651      	mov	r1, sl
 80017c8:	1a54      	subs	r4, r2, r1
 80017ca:	4659      	mov	r1, fp
 80017cc:	eb63 0501 	sbc.w	r5, r3, r1
 80017d0:	f04f 0200 	mov.w	r2, #0
 80017d4:	f04f 0300 	mov.w	r3, #0
 80017d8:	00eb      	lsls	r3, r5, #3
 80017da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80017de:	00e2      	lsls	r2, r4, #3
 80017e0:	4614      	mov	r4, r2
 80017e2:	461d      	mov	r5, r3
 80017e4:	4643      	mov	r3, r8
 80017e6:	18e3      	adds	r3, r4, r3
 80017e8:	603b      	str	r3, [r7, #0]
 80017ea:	464b      	mov	r3, r9
 80017ec:	eb45 0303 	adc.w	r3, r5, r3
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	f04f 0200 	mov.w	r2, #0
 80017f6:	f04f 0300 	mov.w	r3, #0
 80017fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80017fe:	4629      	mov	r1, r5
 8001800:	028b      	lsls	r3, r1, #10
 8001802:	4621      	mov	r1, r4
 8001804:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001808:	4621      	mov	r1, r4
 800180a:	028a      	lsls	r2, r1, #10
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001814:	2200      	movs	r2, #0
 8001816:	64bb      	str	r3, [r7, #72]	; 0x48
 8001818:	64fa      	str	r2, [r7, #76]	; 0x4c
 800181a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800181e:	f7fe fcf1 	bl	8000204 <__aeabi_uldivmod>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	4613      	mov	r3, r2
 8001828:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800182c:	4b0d      	ldr	r3, [pc, #52]	; (8001864 <HAL_RCC_GetSysClockFreq+0x458>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	0f1b      	lsrs	r3, r3, #28
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800183a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800183e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001842:	fbb2 f3f3 	udiv	r3, r2, r3
 8001846:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800184a:	e003      	b.n	8001854 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_RCC_GetSysClockFreq+0x45c>)
 800184e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001852:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001854:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001858:	4618      	mov	r0, r3
 800185a:	37b8      	adds	r7, #184	; 0xb8
 800185c:	46bd      	mov	sp, r7
 800185e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001862:	bf00      	nop
 8001864:	40023800 	.word	0x40023800
 8001868:	00f42400 	.word	0x00f42400

0800186c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e28d      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 8083 	beq.w	8001992 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800188c:	4b94      	ldr	r3, [pc, #592]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f003 030c 	and.w	r3, r3, #12
 8001894:	2b04      	cmp	r3, #4
 8001896:	d019      	beq.n	80018cc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001898:	4b91      	ldr	r3, [pc, #580]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80018a0:	2b08      	cmp	r3, #8
 80018a2:	d106      	bne.n	80018b2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018a4:	4b8e      	ldr	r3, [pc, #568]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018b0:	d00c      	beq.n	80018cc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018b2:	4b8b      	ldr	r3, [pc, #556]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018ba:	2b0c      	cmp	r3, #12
 80018bc:	d112      	bne.n	80018e4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018be:	4b88      	ldr	r3, [pc, #544]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018ca:	d10b      	bne.n	80018e4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018cc:	4b84      	ldr	r3, [pc, #528]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d05b      	beq.n	8001990 <HAL_RCC_OscConfig+0x124>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d157      	bne.n	8001990 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e25a      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018ec:	d106      	bne.n	80018fc <HAL_RCC_OscConfig+0x90>
 80018ee:	4b7c      	ldr	r3, [pc, #496]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a7b      	ldr	r2, [pc, #492]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80018f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f8:	6013      	str	r3, [r2, #0]
 80018fa:	e01d      	b.n	8001938 <HAL_RCC_OscConfig+0xcc>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001904:	d10c      	bne.n	8001920 <HAL_RCC_OscConfig+0xb4>
 8001906:	4b76      	ldr	r3, [pc, #472]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a75      	ldr	r2, [pc, #468]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 800190c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001910:	6013      	str	r3, [r2, #0]
 8001912:	4b73      	ldr	r3, [pc, #460]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a72      	ldr	r2, [pc, #456]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800191c:	6013      	str	r3, [r2, #0]
 800191e:	e00b      	b.n	8001938 <HAL_RCC_OscConfig+0xcc>
 8001920:	4b6f      	ldr	r3, [pc, #444]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a6e      	ldr	r2, [pc, #440]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800192a:	6013      	str	r3, [r2, #0]
 800192c:	4b6c      	ldr	r3, [pc, #432]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a6b      	ldr	r2, [pc, #428]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001932:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001936:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d013      	beq.n	8001968 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001940:	f7ff f96e 	bl	8000c20 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001948:	f7ff f96a 	bl	8000c20 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b64      	cmp	r3, #100	; 0x64
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e21f      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195a:	4b61      	ldr	r3, [pc, #388]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d0f0      	beq.n	8001948 <HAL_RCC_OscConfig+0xdc>
 8001966:	e014      	b.n	8001992 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001968:	f7ff f95a 	bl	8000c20 <HAL_GetTick>
 800196c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196e:	e008      	b.n	8001982 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001970:	f7ff f956 	bl	8000c20 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b64      	cmp	r3, #100	; 0x64
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e20b      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001982:	4b57      	ldr	r3, [pc, #348]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1f0      	bne.n	8001970 <HAL_RCC_OscConfig+0x104>
 800198e:	e000      	b.n	8001992 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	2b00      	cmp	r3, #0
 800199c:	d06f      	beq.n	8001a7e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800199e:	4b50      	ldr	r3, [pc, #320]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 030c 	and.w	r3, r3, #12
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d017      	beq.n	80019da <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019aa:	4b4d      	ldr	r3, [pc, #308]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019b2:	2b08      	cmp	r3, #8
 80019b4:	d105      	bne.n	80019c2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019b6:	4b4a      	ldr	r3, [pc, #296]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d00b      	beq.n	80019da <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019c2:	4b47      	ldr	r3, [pc, #284]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019ca:	2b0c      	cmp	r3, #12
 80019cc:	d11c      	bne.n	8001a08 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019ce:	4b44      	ldr	r3, [pc, #272]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d116      	bne.n	8001a08 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019da:	4b41      	ldr	r3, [pc, #260]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d005      	beq.n	80019f2 <HAL_RCC_OscConfig+0x186>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d001      	beq.n	80019f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e1d3      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f2:	4b3b      	ldr	r3, [pc, #236]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	4937      	ldr	r1, [pc, #220]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a06:	e03a      	b.n	8001a7e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d020      	beq.n	8001a52 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a10:	4b34      	ldr	r3, [pc, #208]	; (8001ae4 <HAL_RCC_OscConfig+0x278>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a16:	f7ff f903 	bl	8000c20 <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a1e:	f7ff f8ff 	bl	8000c20 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e1b4      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a30:	4b2b      	ldr	r3, [pc, #172]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0302 	and.w	r3, r3, #2
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d0f0      	beq.n	8001a1e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a3c:	4b28      	ldr	r3, [pc, #160]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	691b      	ldr	r3, [r3, #16]
 8001a48:	00db      	lsls	r3, r3, #3
 8001a4a:	4925      	ldr	r1, [pc, #148]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	600b      	str	r3, [r1, #0]
 8001a50:	e015      	b.n	8001a7e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a52:	4b24      	ldr	r3, [pc, #144]	; (8001ae4 <HAL_RCC_OscConfig+0x278>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a58:	f7ff f8e2 	bl	8000c20 <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a5e:	e008      	b.n	8001a72 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a60:	f7ff f8de 	bl	8000c20 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e193      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a72:	4b1b      	ldr	r3, [pc, #108]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d1f0      	bne.n	8001a60 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0308 	and.w	r3, r3, #8
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d036      	beq.n	8001af8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d016      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a92:	4b15      	ldr	r3, [pc, #84]	; (8001ae8 <HAL_RCC_OscConfig+0x27c>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a98:	f7ff f8c2 	bl	8000c20 <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001aa0:	f7ff f8be 	bl	8000c20 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e173      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ab2:	4b0b      	ldr	r3, [pc, #44]	; (8001ae0 <HAL_RCC_OscConfig+0x274>)
 8001ab4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d0f0      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x234>
 8001abe:	e01b      	b.n	8001af8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ac0:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <HAL_RCC_OscConfig+0x27c>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac6:	f7ff f8ab 	bl	8000c20 <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001acc:	e00e      	b.n	8001aec <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ace:	f7ff f8a7 	bl	8000c20 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d907      	bls.n	8001aec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e15c      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	42470000 	.word	0x42470000
 8001ae8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aec:	4b8a      	ldr	r3, [pc, #552]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001aee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d1ea      	bne.n	8001ace <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f000 8097 	beq.w	8001c34 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b0a:	4b83      	ldr	r3, [pc, #524]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d10f      	bne.n	8001b36 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	4b7f      	ldr	r3, [pc, #508]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	4a7e      	ldr	r2, [pc, #504]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b24:	6413      	str	r3, [r2, #64]	; 0x40
 8001b26:	4b7c      	ldr	r3, [pc, #496]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b32:	2301      	movs	r3, #1
 8001b34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b36:	4b79      	ldr	r3, [pc, #484]	; (8001d1c <HAL_RCC_OscConfig+0x4b0>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d118      	bne.n	8001b74 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b42:	4b76      	ldr	r3, [pc, #472]	; (8001d1c <HAL_RCC_OscConfig+0x4b0>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a75      	ldr	r2, [pc, #468]	; (8001d1c <HAL_RCC_OscConfig+0x4b0>)
 8001b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b4e:	f7ff f867 	bl	8000c20 <HAL_GetTick>
 8001b52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b56:	f7ff f863 	bl	8000c20 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e118      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b68:	4b6c      	ldr	r3, [pc, #432]	; (8001d1c <HAL_RCC_OscConfig+0x4b0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d0f0      	beq.n	8001b56 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d106      	bne.n	8001b8a <HAL_RCC_OscConfig+0x31e>
 8001b7c:	4b66      	ldr	r3, [pc, #408]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b80:	4a65      	ldr	r2, [pc, #404]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	6713      	str	r3, [r2, #112]	; 0x70
 8001b88:	e01c      	b.n	8001bc4 <HAL_RCC_OscConfig+0x358>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2b05      	cmp	r3, #5
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0x340>
 8001b92:	4b61      	ldr	r3, [pc, #388]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b96:	4a60      	ldr	r2, [pc, #384]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001b98:	f043 0304 	orr.w	r3, r3, #4
 8001b9c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b9e:	4b5e      	ldr	r3, [pc, #376]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ba2:	4a5d      	ldr	r2, [pc, #372]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6713      	str	r3, [r2, #112]	; 0x70
 8001baa:	e00b      	b.n	8001bc4 <HAL_RCC_OscConfig+0x358>
 8001bac:	4b5a      	ldr	r3, [pc, #360]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bb0:	4a59      	ldr	r2, [pc, #356]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001bb2:	f023 0301 	bic.w	r3, r3, #1
 8001bb6:	6713      	str	r3, [r2, #112]	; 0x70
 8001bb8:	4b57      	ldr	r3, [pc, #348]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001bba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bbc:	4a56      	ldr	r2, [pc, #344]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001bbe:	f023 0304 	bic.w	r3, r3, #4
 8001bc2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d015      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bcc:	f7ff f828 	bl	8000c20 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd2:	e00a      	b.n	8001bea <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bd4:	f7ff f824 	bl	8000c20 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e0d7      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bea:	4b4b      	ldr	r3, [pc, #300]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d0ee      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x368>
 8001bf6:	e014      	b.n	8001c22 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bf8:	f7ff f812 	bl	8000c20 <HAL_GetTick>
 8001bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfe:	e00a      	b.n	8001c16 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c00:	f7ff f80e 	bl	8000c20 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e0c1      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c16:	4b40      	ldr	r3, [pc, #256]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1ee      	bne.n	8001c00 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c22:	7dfb      	ldrb	r3, [r7, #23]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d105      	bne.n	8001c34 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c28:	4b3b      	ldr	r3, [pc, #236]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2c:	4a3a      	ldr	r2, [pc, #232]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001c2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c32:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f000 80ad 	beq.w	8001d98 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c3e:	4b36      	ldr	r3, [pc, #216]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 030c 	and.w	r3, r3, #12
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d060      	beq.n	8001d0c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d145      	bne.n	8001cde <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c52:	4b33      	ldr	r3, [pc, #204]	; (8001d20 <HAL_RCC_OscConfig+0x4b4>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c58:	f7fe ffe2 	bl	8000c20 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c60:	f7fe ffde 	bl	8000c20 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e093      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c72:	4b29      	ldr	r3, [pc, #164]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f0      	bne.n	8001c60 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	69da      	ldr	r2, [r3, #28]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a1b      	ldr	r3, [r3, #32]
 8001c86:	431a      	orrs	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8c:	019b      	lsls	r3, r3, #6
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c94:	085b      	lsrs	r3, r3, #1
 8001c96:	3b01      	subs	r3, #1
 8001c98:	041b      	lsls	r3, r3, #16
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca0:	061b      	lsls	r3, r3, #24
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca8:	071b      	lsls	r3, r3, #28
 8001caa:	491b      	ldr	r1, [pc, #108]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001cac:	4313      	orrs	r3, r2
 8001cae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cb0:	4b1b      	ldr	r3, [pc, #108]	; (8001d20 <HAL_RCC_OscConfig+0x4b4>)
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb6:	f7fe ffb3 	bl	8000c20 <HAL_GetTick>
 8001cba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cbc:	e008      	b.n	8001cd0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cbe:	f7fe ffaf 	bl	8000c20 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e064      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd0:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d0f0      	beq.n	8001cbe <HAL_RCC_OscConfig+0x452>
 8001cdc:	e05c      	b.n	8001d98 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cde:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <HAL_RCC_OscConfig+0x4b4>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce4:	f7fe ff9c 	bl	8000c20 <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cec:	f7fe ff98 	bl	8000c20 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e04d      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cfe:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <HAL_RCC_OscConfig+0x4ac>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1f0      	bne.n	8001cec <HAL_RCC_OscConfig+0x480>
 8001d0a:	e045      	b.n	8001d98 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d107      	bne.n	8001d24 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e040      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	40007000 	.word	0x40007000
 8001d20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d24:	4b1f      	ldr	r3, [pc, #124]	; (8001da4 <HAL_RCC_OscConfig+0x538>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d030      	beq.n	8001d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d129      	bne.n	8001d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d122      	bne.n	8001d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d54:	4013      	ands	r3, r2
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d119      	bne.n	8001d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6a:	085b      	lsrs	r3, r3, #1
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d10f      	bne.n	8001d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d107      	bne.n	8001d94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d001      	beq.n	8001d98 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e000      	b.n	8001d9a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3718      	adds	r7, #24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40023800 	.word	0x40023800

08001da8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e03f      	b.n	8001e3a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d106      	bne.n	8001dd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f7fe fd8a 	bl	80008e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2224      	movs	r2, #36	; 0x24
 8001dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68da      	ldr	r2, [r3, #12]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001dea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f000 f829 	bl	8001e44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	691a      	ldr	r2, [r3, #16]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	695a      	ldr	r2, [r3, #20]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	68da      	ldr	r2, [r3, #12]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2220      	movs	r2, #32
 8001e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2220      	movs	r2, #32
 8001e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e48:	b0c0      	sub	sp, #256	; 0x100
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	691b      	ldr	r3, [r3, #16]
 8001e58:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e60:	68d9      	ldr	r1, [r3, #12]
 8001e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	ea40 0301 	orr.w	r3, r0, r1
 8001e6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e72:	689a      	ldr	r2, [r3, #8]
 8001e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	431a      	orrs	r2, r3
 8001e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001e9c:	f021 010c 	bic.w	r1, r1, #12
 8001ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001eaa:	430b      	orrs	r3, r1
 8001eac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ebe:	6999      	ldr	r1, [r3, #24]
 8001ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	ea40 0301 	orr.w	r3, r0, r1
 8001eca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	4b8f      	ldr	r3, [pc, #572]	; (8002110 <UART_SetConfig+0x2cc>)
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d005      	beq.n	8001ee4 <UART_SetConfig+0xa0>
 8001ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	4b8d      	ldr	r3, [pc, #564]	; (8002114 <UART_SetConfig+0x2d0>)
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d104      	bne.n	8001eee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001ee4:	f7ff fa7e 	bl	80013e4 <HAL_RCC_GetPCLK2Freq>
 8001ee8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001eec:	e003      	b.n	8001ef6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001eee:	f7ff fa65 	bl	80013bc <HAL_RCC_GetPCLK1Freq>
 8001ef2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001efa:	69db      	ldr	r3, [r3, #28]
 8001efc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f00:	f040 810c 	bne.w	800211c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001f04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001f0e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001f12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001f16:	4622      	mov	r2, r4
 8001f18:	462b      	mov	r3, r5
 8001f1a:	1891      	adds	r1, r2, r2
 8001f1c:	65b9      	str	r1, [r7, #88]	; 0x58
 8001f1e:	415b      	adcs	r3, r3
 8001f20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001f22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001f26:	4621      	mov	r1, r4
 8001f28:	eb12 0801 	adds.w	r8, r2, r1
 8001f2c:	4629      	mov	r1, r5
 8001f2e:	eb43 0901 	adc.w	r9, r3, r1
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	f04f 0300 	mov.w	r3, #0
 8001f3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f46:	4690      	mov	r8, r2
 8001f48:	4699      	mov	r9, r3
 8001f4a:	4623      	mov	r3, r4
 8001f4c:	eb18 0303 	adds.w	r3, r8, r3
 8001f50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001f54:	462b      	mov	r3, r5
 8001f56:	eb49 0303 	adc.w	r3, r9, r3
 8001f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001f6a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001f6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001f72:	460b      	mov	r3, r1
 8001f74:	18db      	adds	r3, r3, r3
 8001f76:	653b      	str	r3, [r7, #80]	; 0x50
 8001f78:	4613      	mov	r3, r2
 8001f7a:	eb42 0303 	adc.w	r3, r2, r3
 8001f7e:	657b      	str	r3, [r7, #84]	; 0x54
 8001f80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001f84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001f88:	f7fe f93c 	bl	8000204 <__aeabi_uldivmod>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	4b61      	ldr	r3, [pc, #388]	; (8002118 <UART_SetConfig+0x2d4>)
 8001f92:	fba3 2302 	umull	r2, r3, r3, r2
 8001f96:	095b      	lsrs	r3, r3, #5
 8001f98:	011c      	lsls	r4, r3, #4
 8001f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001fa4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001fa8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001fac:	4642      	mov	r2, r8
 8001fae:	464b      	mov	r3, r9
 8001fb0:	1891      	adds	r1, r2, r2
 8001fb2:	64b9      	str	r1, [r7, #72]	; 0x48
 8001fb4:	415b      	adcs	r3, r3
 8001fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001fb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001fbc:	4641      	mov	r1, r8
 8001fbe:	eb12 0a01 	adds.w	sl, r2, r1
 8001fc2:	4649      	mov	r1, r9
 8001fc4:	eb43 0b01 	adc.w	fp, r3, r1
 8001fc8:	f04f 0200 	mov.w	r2, #0
 8001fcc:	f04f 0300 	mov.w	r3, #0
 8001fd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001fd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001fd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001fdc:	4692      	mov	sl, r2
 8001fde:	469b      	mov	fp, r3
 8001fe0:	4643      	mov	r3, r8
 8001fe2:	eb1a 0303 	adds.w	r3, sl, r3
 8001fe6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001fea:	464b      	mov	r3, r9
 8001fec:	eb4b 0303 	adc.w	r3, fp, r3
 8001ff0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002000:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002004:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002008:	460b      	mov	r3, r1
 800200a:	18db      	adds	r3, r3, r3
 800200c:	643b      	str	r3, [r7, #64]	; 0x40
 800200e:	4613      	mov	r3, r2
 8002010:	eb42 0303 	adc.w	r3, r2, r3
 8002014:	647b      	str	r3, [r7, #68]	; 0x44
 8002016:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800201a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800201e:	f7fe f8f1 	bl	8000204 <__aeabi_uldivmod>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4611      	mov	r1, r2
 8002028:	4b3b      	ldr	r3, [pc, #236]	; (8002118 <UART_SetConfig+0x2d4>)
 800202a:	fba3 2301 	umull	r2, r3, r3, r1
 800202e:	095b      	lsrs	r3, r3, #5
 8002030:	2264      	movs	r2, #100	; 0x64
 8002032:	fb02 f303 	mul.w	r3, r2, r3
 8002036:	1acb      	subs	r3, r1, r3
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800203e:	4b36      	ldr	r3, [pc, #216]	; (8002118 <UART_SetConfig+0x2d4>)
 8002040:	fba3 2302 	umull	r2, r3, r3, r2
 8002044:	095b      	lsrs	r3, r3, #5
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800204c:	441c      	add	r4, r3
 800204e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002052:	2200      	movs	r2, #0
 8002054:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002058:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800205c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002060:	4642      	mov	r2, r8
 8002062:	464b      	mov	r3, r9
 8002064:	1891      	adds	r1, r2, r2
 8002066:	63b9      	str	r1, [r7, #56]	; 0x38
 8002068:	415b      	adcs	r3, r3
 800206a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800206c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002070:	4641      	mov	r1, r8
 8002072:	1851      	adds	r1, r2, r1
 8002074:	6339      	str	r1, [r7, #48]	; 0x30
 8002076:	4649      	mov	r1, r9
 8002078:	414b      	adcs	r3, r1
 800207a:	637b      	str	r3, [r7, #52]	; 0x34
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	f04f 0300 	mov.w	r3, #0
 8002084:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002088:	4659      	mov	r1, fp
 800208a:	00cb      	lsls	r3, r1, #3
 800208c:	4651      	mov	r1, sl
 800208e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002092:	4651      	mov	r1, sl
 8002094:	00ca      	lsls	r2, r1, #3
 8002096:	4610      	mov	r0, r2
 8002098:	4619      	mov	r1, r3
 800209a:	4603      	mov	r3, r0
 800209c:	4642      	mov	r2, r8
 800209e:	189b      	adds	r3, r3, r2
 80020a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80020a4:	464b      	mov	r3, r9
 80020a6:	460a      	mov	r2, r1
 80020a8:	eb42 0303 	adc.w	r3, r2, r3
 80020ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80020b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80020bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80020c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80020c4:	460b      	mov	r3, r1
 80020c6:	18db      	adds	r3, r3, r3
 80020c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80020ca:	4613      	mov	r3, r2
 80020cc:	eb42 0303 	adc.w	r3, r2, r3
 80020d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80020d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80020da:	f7fe f893 	bl	8000204 <__aeabi_uldivmod>
 80020de:	4602      	mov	r2, r0
 80020e0:	460b      	mov	r3, r1
 80020e2:	4b0d      	ldr	r3, [pc, #52]	; (8002118 <UART_SetConfig+0x2d4>)
 80020e4:	fba3 1302 	umull	r1, r3, r3, r2
 80020e8:	095b      	lsrs	r3, r3, #5
 80020ea:	2164      	movs	r1, #100	; 0x64
 80020ec:	fb01 f303 	mul.w	r3, r1, r3
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	3332      	adds	r3, #50	; 0x32
 80020f6:	4a08      	ldr	r2, [pc, #32]	; (8002118 <UART_SetConfig+0x2d4>)
 80020f8:	fba2 2303 	umull	r2, r3, r2, r3
 80020fc:	095b      	lsrs	r3, r3, #5
 80020fe:	f003 0207 	and.w	r2, r3, #7
 8002102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4422      	add	r2, r4
 800210a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800210c:	e105      	b.n	800231a <UART_SetConfig+0x4d6>
 800210e:	bf00      	nop
 8002110:	40011000 	.word	0x40011000
 8002114:	40011400 	.word	0x40011400
 8002118:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800211c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002120:	2200      	movs	r2, #0
 8002122:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002126:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800212a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800212e:	4642      	mov	r2, r8
 8002130:	464b      	mov	r3, r9
 8002132:	1891      	adds	r1, r2, r2
 8002134:	6239      	str	r1, [r7, #32]
 8002136:	415b      	adcs	r3, r3
 8002138:	627b      	str	r3, [r7, #36]	; 0x24
 800213a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800213e:	4641      	mov	r1, r8
 8002140:	1854      	adds	r4, r2, r1
 8002142:	4649      	mov	r1, r9
 8002144:	eb43 0501 	adc.w	r5, r3, r1
 8002148:	f04f 0200 	mov.w	r2, #0
 800214c:	f04f 0300 	mov.w	r3, #0
 8002150:	00eb      	lsls	r3, r5, #3
 8002152:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002156:	00e2      	lsls	r2, r4, #3
 8002158:	4614      	mov	r4, r2
 800215a:	461d      	mov	r5, r3
 800215c:	4643      	mov	r3, r8
 800215e:	18e3      	adds	r3, r4, r3
 8002160:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002164:	464b      	mov	r3, r9
 8002166:	eb45 0303 	adc.w	r3, r5, r3
 800216a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800216e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800217a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800217e:	f04f 0200 	mov.w	r2, #0
 8002182:	f04f 0300 	mov.w	r3, #0
 8002186:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800218a:	4629      	mov	r1, r5
 800218c:	008b      	lsls	r3, r1, #2
 800218e:	4621      	mov	r1, r4
 8002190:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002194:	4621      	mov	r1, r4
 8002196:	008a      	lsls	r2, r1, #2
 8002198:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800219c:	f7fe f832 	bl	8000204 <__aeabi_uldivmod>
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
 80021a4:	4b60      	ldr	r3, [pc, #384]	; (8002328 <UART_SetConfig+0x4e4>)
 80021a6:	fba3 2302 	umull	r2, r3, r3, r2
 80021aa:	095b      	lsrs	r3, r3, #5
 80021ac:	011c      	lsls	r4, r3, #4
 80021ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021b2:	2200      	movs	r2, #0
 80021b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80021b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80021bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80021c0:	4642      	mov	r2, r8
 80021c2:	464b      	mov	r3, r9
 80021c4:	1891      	adds	r1, r2, r2
 80021c6:	61b9      	str	r1, [r7, #24]
 80021c8:	415b      	adcs	r3, r3
 80021ca:	61fb      	str	r3, [r7, #28]
 80021cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021d0:	4641      	mov	r1, r8
 80021d2:	1851      	adds	r1, r2, r1
 80021d4:	6139      	str	r1, [r7, #16]
 80021d6:	4649      	mov	r1, r9
 80021d8:	414b      	adcs	r3, r1
 80021da:	617b      	str	r3, [r7, #20]
 80021dc:	f04f 0200 	mov.w	r2, #0
 80021e0:	f04f 0300 	mov.w	r3, #0
 80021e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80021e8:	4659      	mov	r1, fp
 80021ea:	00cb      	lsls	r3, r1, #3
 80021ec:	4651      	mov	r1, sl
 80021ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021f2:	4651      	mov	r1, sl
 80021f4:	00ca      	lsls	r2, r1, #3
 80021f6:	4610      	mov	r0, r2
 80021f8:	4619      	mov	r1, r3
 80021fa:	4603      	mov	r3, r0
 80021fc:	4642      	mov	r2, r8
 80021fe:	189b      	adds	r3, r3, r2
 8002200:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002204:	464b      	mov	r3, r9
 8002206:	460a      	mov	r2, r1
 8002208:	eb42 0303 	adc.w	r3, r2, r3
 800220c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	67bb      	str	r3, [r7, #120]	; 0x78
 800221a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800221c:	f04f 0200 	mov.w	r2, #0
 8002220:	f04f 0300 	mov.w	r3, #0
 8002224:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002228:	4649      	mov	r1, r9
 800222a:	008b      	lsls	r3, r1, #2
 800222c:	4641      	mov	r1, r8
 800222e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002232:	4641      	mov	r1, r8
 8002234:	008a      	lsls	r2, r1, #2
 8002236:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800223a:	f7fd ffe3 	bl	8000204 <__aeabi_uldivmod>
 800223e:	4602      	mov	r2, r0
 8002240:	460b      	mov	r3, r1
 8002242:	4b39      	ldr	r3, [pc, #228]	; (8002328 <UART_SetConfig+0x4e4>)
 8002244:	fba3 1302 	umull	r1, r3, r3, r2
 8002248:	095b      	lsrs	r3, r3, #5
 800224a:	2164      	movs	r1, #100	; 0x64
 800224c:	fb01 f303 	mul.w	r3, r1, r3
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	011b      	lsls	r3, r3, #4
 8002254:	3332      	adds	r3, #50	; 0x32
 8002256:	4a34      	ldr	r2, [pc, #208]	; (8002328 <UART_SetConfig+0x4e4>)
 8002258:	fba2 2303 	umull	r2, r3, r2, r3
 800225c:	095b      	lsrs	r3, r3, #5
 800225e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002262:	441c      	add	r4, r3
 8002264:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002268:	2200      	movs	r2, #0
 800226a:	673b      	str	r3, [r7, #112]	; 0x70
 800226c:	677a      	str	r2, [r7, #116]	; 0x74
 800226e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002272:	4642      	mov	r2, r8
 8002274:	464b      	mov	r3, r9
 8002276:	1891      	adds	r1, r2, r2
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	415b      	adcs	r3, r3
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002282:	4641      	mov	r1, r8
 8002284:	1851      	adds	r1, r2, r1
 8002286:	6039      	str	r1, [r7, #0]
 8002288:	4649      	mov	r1, r9
 800228a:	414b      	adcs	r3, r1
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	f04f 0300 	mov.w	r3, #0
 8002296:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800229a:	4659      	mov	r1, fp
 800229c:	00cb      	lsls	r3, r1, #3
 800229e:	4651      	mov	r1, sl
 80022a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022a4:	4651      	mov	r1, sl
 80022a6:	00ca      	lsls	r2, r1, #3
 80022a8:	4610      	mov	r0, r2
 80022aa:	4619      	mov	r1, r3
 80022ac:	4603      	mov	r3, r0
 80022ae:	4642      	mov	r2, r8
 80022b0:	189b      	adds	r3, r3, r2
 80022b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80022b4:	464b      	mov	r3, r9
 80022b6:	460a      	mov	r2, r1
 80022b8:	eb42 0303 	adc.w	r3, r2, r3
 80022bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80022be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	663b      	str	r3, [r7, #96]	; 0x60
 80022c8:	667a      	str	r2, [r7, #100]	; 0x64
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	f04f 0300 	mov.w	r3, #0
 80022d2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80022d6:	4649      	mov	r1, r9
 80022d8:	008b      	lsls	r3, r1, #2
 80022da:	4641      	mov	r1, r8
 80022dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022e0:	4641      	mov	r1, r8
 80022e2:	008a      	lsls	r2, r1, #2
 80022e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80022e8:	f7fd ff8c 	bl	8000204 <__aeabi_uldivmod>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	4b0d      	ldr	r3, [pc, #52]	; (8002328 <UART_SetConfig+0x4e4>)
 80022f2:	fba3 1302 	umull	r1, r3, r3, r2
 80022f6:	095b      	lsrs	r3, r3, #5
 80022f8:	2164      	movs	r1, #100	; 0x64
 80022fa:	fb01 f303 	mul.w	r3, r1, r3
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	011b      	lsls	r3, r3, #4
 8002302:	3332      	adds	r3, #50	; 0x32
 8002304:	4a08      	ldr	r2, [pc, #32]	; (8002328 <UART_SetConfig+0x4e4>)
 8002306:	fba2 2303 	umull	r2, r3, r2, r3
 800230a:	095b      	lsrs	r3, r3, #5
 800230c:	f003 020f 	and.w	r2, r3, #15
 8002310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4422      	add	r2, r4
 8002318:	609a      	str	r2, [r3, #8]
}
 800231a:	bf00      	nop
 800231c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002320:	46bd      	mov	sp, r7
 8002322:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002326:	bf00      	nop
 8002328:	51eb851f 	.word	0x51eb851f

0800232c <__errno>:
 800232c:	4b01      	ldr	r3, [pc, #4]	; (8002334 <__errno+0x8>)
 800232e:	6818      	ldr	r0, [r3, #0]
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	2000000c 	.word	0x2000000c

08002338 <__libc_init_array>:
 8002338:	b570      	push	{r4, r5, r6, lr}
 800233a:	4d0d      	ldr	r5, [pc, #52]	; (8002370 <__libc_init_array+0x38>)
 800233c:	4c0d      	ldr	r4, [pc, #52]	; (8002374 <__libc_init_array+0x3c>)
 800233e:	1b64      	subs	r4, r4, r5
 8002340:	10a4      	asrs	r4, r4, #2
 8002342:	2600      	movs	r6, #0
 8002344:	42a6      	cmp	r6, r4
 8002346:	d109      	bne.n	800235c <__libc_init_array+0x24>
 8002348:	4d0b      	ldr	r5, [pc, #44]	; (8002378 <__libc_init_array+0x40>)
 800234a:	4c0c      	ldr	r4, [pc, #48]	; (800237c <__libc_init_array+0x44>)
 800234c:	f000 fd1e 	bl	8002d8c <_init>
 8002350:	1b64      	subs	r4, r4, r5
 8002352:	10a4      	asrs	r4, r4, #2
 8002354:	2600      	movs	r6, #0
 8002356:	42a6      	cmp	r6, r4
 8002358:	d105      	bne.n	8002366 <__libc_init_array+0x2e>
 800235a:	bd70      	pop	{r4, r5, r6, pc}
 800235c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002360:	4798      	blx	r3
 8002362:	3601      	adds	r6, #1
 8002364:	e7ee      	b.n	8002344 <__libc_init_array+0xc>
 8002366:	f855 3b04 	ldr.w	r3, [r5], #4
 800236a:	4798      	blx	r3
 800236c:	3601      	adds	r6, #1
 800236e:	e7f2      	b.n	8002356 <__libc_init_array+0x1e>
 8002370:	08002e84 	.word	0x08002e84
 8002374:	08002e84 	.word	0x08002e84
 8002378:	08002e84 	.word	0x08002e84
 800237c:	08002e88 	.word	0x08002e88

08002380 <memset>:
 8002380:	4402      	add	r2, r0
 8002382:	4603      	mov	r3, r0
 8002384:	4293      	cmp	r3, r2
 8002386:	d100      	bne.n	800238a <memset+0xa>
 8002388:	4770      	bx	lr
 800238a:	f803 1b01 	strb.w	r1, [r3], #1
 800238e:	e7f9      	b.n	8002384 <memset+0x4>

08002390 <_puts_r>:
 8002390:	b570      	push	{r4, r5, r6, lr}
 8002392:	460e      	mov	r6, r1
 8002394:	4605      	mov	r5, r0
 8002396:	b118      	cbz	r0, 80023a0 <_puts_r+0x10>
 8002398:	6983      	ldr	r3, [r0, #24]
 800239a:	b90b      	cbnz	r3, 80023a0 <_puts_r+0x10>
 800239c:	f000 fa48 	bl	8002830 <__sinit>
 80023a0:	69ab      	ldr	r3, [r5, #24]
 80023a2:	68ac      	ldr	r4, [r5, #8]
 80023a4:	b913      	cbnz	r3, 80023ac <_puts_r+0x1c>
 80023a6:	4628      	mov	r0, r5
 80023a8:	f000 fa42 	bl	8002830 <__sinit>
 80023ac:	4b2c      	ldr	r3, [pc, #176]	; (8002460 <_puts_r+0xd0>)
 80023ae:	429c      	cmp	r4, r3
 80023b0:	d120      	bne.n	80023f4 <_puts_r+0x64>
 80023b2:	686c      	ldr	r4, [r5, #4]
 80023b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80023b6:	07db      	lsls	r3, r3, #31
 80023b8:	d405      	bmi.n	80023c6 <_puts_r+0x36>
 80023ba:	89a3      	ldrh	r3, [r4, #12]
 80023bc:	0598      	lsls	r0, r3, #22
 80023be:	d402      	bmi.n	80023c6 <_puts_r+0x36>
 80023c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80023c2:	f000 fad3 	bl	800296c <__retarget_lock_acquire_recursive>
 80023c6:	89a3      	ldrh	r3, [r4, #12]
 80023c8:	0719      	lsls	r1, r3, #28
 80023ca:	d51d      	bpl.n	8002408 <_puts_r+0x78>
 80023cc:	6923      	ldr	r3, [r4, #16]
 80023ce:	b1db      	cbz	r3, 8002408 <_puts_r+0x78>
 80023d0:	3e01      	subs	r6, #1
 80023d2:	68a3      	ldr	r3, [r4, #8]
 80023d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80023d8:	3b01      	subs	r3, #1
 80023da:	60a3      	str	r3, [r4, #8]
 80023dc:	bb39      	cbnz	r1, 800242e <_puts_r+0x9e>
 80023de:	2b00      	cmp	r3, #0
 80023e0:	da38      	bge.n	8002454 <_puts_r+0xc4>
 80023e2:	4622      	mov	r2, r4
 80023e4:	210a      	movs	r1, #10
 80023e6:	4628      	mov	r0, r5
 80023e8:	f000 f848 	bl	800247c <__swbuf_r>
 80023ec:	3001      	adds	r0, #1
 80023ee:	d011      	beq.n	8002414 <_puts_r+0x84>
 80023f0:	250a      	movs	r5, #10
 80023f2:	e011      	b.n	8002418 <_puts_r+0x88>
 80023f4:	4b1b      	ldr	r3, [pc, #108]	; (8002464 <_puts_r+0xd4>)
 80023f6:	429c      	cmp	r4, r3
 80023f8:	d101      	bne.n	80023fe <_puts_r+0x6e>
 80023fa:	68ac      	ldr	r4, [r5, #8]
 80023fc:	e7da      	b.n	80023b4 <_puts_r+0x24>
 80023fe:	4b1a      	ldr	r3, [pc, #104]	; (8002468 <_puts_r+0xd8>)
 8002400:	429c      	cmp	r4, r3
 8002402:	bf08      	it	eq
 8002404:	68ec      	ldreq	r4, [r5, #12]
 8002406:	e7d5      	b.n	80023b4 <_puts_r+0x24>
 8002408:	4621      	mov	r1, r4
 800240a:	4628      	mov	r0, r5
 800240c:	f000 f888 	bl	8002520 <__swsetup_r>
 8002410:	2800      	cmp	r0, #0
 8002412:	d0dd      	beq.n	80023d0 <_puts_r+0x40>
 8002414:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002418:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800241a:	07da      	lsls	r2, r3, #31
 800241c:	d405      	bmi.n	800242a <_puts_r+0x9a>
 800241e:	89a3      	ldrh	r3, [r4, #12]
 8002420:	059b      	lsls	r3, r3, #22
 8002422:	d402      	bmi.n	800242a <_puts_r+0x9a>
 8002424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002426:	f000 faa2 	bl	800296e <__retarget_lock_release_recursive>
 800242a:	4628      	mov	r0, r5
 800242c:	bd70      	pop	{r4, r5, r6, pc}
 800242e:	2b00      	cmp	r3, #0
 8002430:	da04      	bge.n	800243c <_puts_r+0xac>
 8002432:	69a2      	ldr	r2, [r4, #24]
 8002434:	429a      	cmp	r2, r3
 8002436:	dc06      	bgt.n	8002446 <_puts_r+0xb6>
 8002438:	290a      	cmp	r1, #10
 800243a:	d004      	beq.n	8002446 <_puts_r+0xb6>
 800243c:	6823      	ldr	r3, [r4, #0]
 800243e:	1c5a      	adds	r2, r3, #1
 8002440:	6022      	str	r2, [r4, #0]
 8002442:	7019      	strb	r1, [r3, #0]
 8002444:	e7c5      	b.n	80023d2 <_puts_r+0x42>
 8002446:	4622      	mov	r2, r4
 8002448:	4628      	mov	r0, r5
 800244a:	f000 f817 	bl	800247c <__swbuf_r>
 800244e:	3001      	adds	r0, #1
 8002450:	d1bf      	bne.n	80023d2 <_puts_r+0x42>
 8002452:	e7df      	b.n	8002414 <_puts_r+0x84>
 8002454:	6823      	ldr	r3, [r4, #0]
 8002456:	250a      	movs	r5, #10
 8002458:	1c5a      	adds	r2, r3, #1
 800245a:	6022      	str	r2, [r4, #0]
 800245c:	701d      	strb	r5, [r3, #0]
 800245e:	e7db      	b.n	8002418 <_puts_r+0x88>
 8002460:	08002e3c 	.word	0x08002e3c
 8002464:	08002e5c 	.word	0x08002e5c
 8002468:	08002e1c 	.word	0x08002e1c

0800246c <puts>:
 800246c:	4b02      	ldr	r3, [pc, #8]	; (8002478 <puts+0xc>)
 800246e:	4601      	mov	r1, r0
 8002470:	6818      	ldr	r0, [r3, #0]
 8002472:	f7ff bf8d 	b.w	8002390 <_puts_r>
 8002476:	bf00      	nop
 8002478:	2000000c 	.word	0x2000000c

0800247c <__swbuf_r>:
 800247c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800247e:	460e      	mov	r6, r1
 8002480:	4614      	mov	r4, r2
 8002482:	4605      	mov	r5, r0
 8002484:	b118      	cbz	r0, 800248e <__swbuf_r+0x12>
 8002486:	6983      	ldr	r3, [r0, #24]
 8002488:	b90b      	cbnz	r3, 800248e <__swbuf_r+0x12>
 800248a:	f000 f9d1 	bl	8002830 <__sinit>
 800248e:	4b21      	ldr	r3, [pc, #132]	; (8002514 <__swbuf_r+0x98>)
 8002490:	429c      	cmp	r4, r3
 8002492:	d12b      	bne.n	80024ec <__swbuf_r+0x70>
 8002494:	686c      	ldr	r4, [r5, #4]
 8002496:	69a3      	ldr	r3, [r4, #24]
 8002498:	60a3      	str	r3, [r4, #8]
 800249a:	89a3      	ldrh	r3, [r4, #12]
 800249c:	071a      	lsls	r2, r3, #28
 800249e:	d52f      	bpl.n	8002500 <__swbuf_r+0x84>
 80024a0:	6923      	ldr	r3, [r4, #16]
 80024a2:	b36b      	cbz	r3, 8002500 <__swbuf_r+0x84>
 80024a4:	6923      	ldr	r3, [r4, #16]
 80024a6:	6820      	ldr	r0, [r4, #0]
 80024a8:	1ac0      	subs	r0, r0, r3
 80024aa:	6963      	ldr	r3, [r4, #20]
 80024ac:	b2f6      	uxtb	r6, r6
 80024ae:	4283      	cmp	r3, r0
 80024b0:	4637      	mov	r7, r6
 80024b2:	dc04      	bgt.n	80024be <__swbuf_r+0x42>
 80024b4:	4621      	mov	r1, r4
 80024b6:	4628      	mov	r0, r5
 80024b8:	f000 f926 	bl	8002708 <_fflush_r>
 80024bc:	bb30      	cbnz	r0, 800250c <__swbuf_r+0x90>
 80024be:	68a3      	ldr	r3, [r4, #8]
 80024c0:	3b01      	subs	r3, #1
 80024c2:	60a3      	str	r3, [r4, #8]
 80024c4:	6823      	ldr	r3, [r4, #0]
 80024c6:	1c5a      	adds	r2, r3, #1
 80024c8:	6022      	str	r2, [r4, #0]
 80024ca:	701e      	strb	r6, [r3, #0]
 80024cc:	6963      	ldr	r3, [r4, #20]
 80024ce:	3001      	adds	r0, #1
 80024d0:	4283      	cmp	r3, r0
 80024d2:	d004      	beq.n	80024de <__swbuf_r+0x62>
 80024d4:	89a3      	ldrh	r3, [r4, #12]
 80024d6:	07db      	lsls	r3, r3, #31
 80024d8:	d506      	bpl.n	80024e8 <__swbuf_r+0x6c>
 80024da:	2e0a      	cmp	r6, #10
 80024dc:	d104      	bne.n	80024e8 <__swbuf_r+0x6c>
 80024de:	4621      	mov	r1, r4
 80024e0:	4628      	mov	r0, r5
 80024e2:	f000 f911 	bl	8002708 <_fflush_r>
 80024e6:	b988      	cbnz	r0, 800250c <__swbuf_r+0x90>
 80024e8:	4638      	mov	r0, r7
 80024ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024ec:	4b0a      	ldr	r3, [pc, #40]	; (8002518 <__swbuf_r+0x9c>)
 80024ee:	429c      	cmp	r4, r3
 80024f0:	d101      	bne.n	80024f6 <__swbuf_r+0x7a>
 80024f2:	68ac      	ldr	r4, [r5, #8]
 80024f4:	e7cf      	b.n	8002496 <__swbuf_r+0x1a>
 80024f6:	4b09      	ldr	r3, [pc, #36]	; (800251c <__swbuf_r+0xa0>)
 80024f8:	429c      	cmp	r4, r3
 80024fa:	bf08      	it	eq
 80024fc:	68ec      	ldreq	r4, [r5, #12]
 80024fe:	e7ca      	b.n	8002496 <__swbuf_r+0x1a>
 8002500:	4621      	mov	r1, r4
 8002502:	4628      	mov	r0, r5
 8002504:	f000 f80c 	bl	8002520 <__swsetup_r>
 8002508:	2800      	cmp	r0, #0
 800250a:	d0cb      	beq.n	80024a4 <__swbuf_r+0x28>
 800250c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002510:	e7ea      	b.n	80024e8 <__swbuf_r+0x6c>
 8002512:	bf00      	nop
 8002514:	08002e3c 	.word	0x08002e3c
 8002518:	08002e5c 	.word	0x08002e5c
 800251c:	08002e1c 	.word	0x08002e1c

08002520 <__swsetup_r>:
 8002520:	4b32      	ldr	r3, [pc, #200]	; (80025ec <__swsetup_r+0xcc>)
 8002522:	b570      	push	{r4, r5, r6, lr}
 8002524:	681d      	ldr	r5, [r3, #0]
 8002526:	4606      	mov	r6, r0
 8002528:	460c      	mov	r4, r1
 800252a:	b125      	cbz	r5, 8002536 <__swsetup_r+0x16>
 800252c:	69ab      	ldr	r3, [r5, #24]
 800252e:	b913      	cbnz	r3, 8002536 <__swsetup_r+0x16>
 8002530:	4628      	mov	r0, r5
 8002532:	f000 f97d 	bl	8002830 <__sinit>
 8002536:	4b2e      	ldr	r3, [pc, #184]	; (80025f0 <__swsetup_r+0xd0>)
 8002538:	429c      	cmp	r4, r3
 800253a:	d10f      	bne.n	800255c <__swsetup_r+0x3c>
 800253c:	686c      	ldr	r4, [r5, #4]
 800253e:	89a3      	ldrh	r3, [r4, #12]
 8002540:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002544:	0719      	lsls	r1, r3, #28
 8002546:	d42c      	bmi.n	80025a2 <__swsetup_r+0x82>
 8002548:	06dd      	lsls	r5, r3, #27
 800254a:	d411      	bmi.n	8002570 <__swsetup_r+0x50>
 800254c:	2309      	movs	r3, #9
 800254e:	6033      	str	r3, [r6, #0]
 8002550:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002554:	81a3      	strh	r3, [r4, #12]
 8002556:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800255a:	e03e      	b.n	80025da <__swsetup_r+0xba>
 800255c:	4b25      	ldr	r3, [pc, #148]	; (80025f4 <__swsetup_r+0xd4>)
 800255e:	429c      	cmp	r4, r3
 8002560:	d101      	bne.n	8002566 <__swsetup_r+0x46>
 8002562:	68ac      	ldr	r4, [r5, #8]
 8002564:	e7eb      	b.n	800253e <__swsetup_r+0x1e>
 8002566:	4b24      	ldr	r3, [pc, #144]	; (80025f8 <__swsetup_r+0xd8>)
 8002568:	429c      	cmp	r4, r3
 800256a:	bf08      	it	eq
 800256c:	68ec      	ldreq	r4, [r5, #12]
 800256e:	e7e6      	b.n	800253e <__swsetup_r+0x1e>
 8002570:	0758      	lsls	r0, r3, #29
 8002572:	d512      	bpl.n	800259a <__swsetup_r+0x7a>
 8002574:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002576:	b141      	cbz	r1, 800258a <__swsetup_r+0x6a>
 8002578:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800257c:	4299      	cmp	r1, r3
 800257e:	d002      	beq.n	8002586 <__swsetup_r+0x66>
 8002580:	4630      	mov	r0, r6
 8002582:	f000 fa5b 	bl	8002a3c <_free_r>
 8002586:	2300      	movs	r3, #0
 8002588:	6363      	str	r3, [r4, #52]	; 0x34
 800258a:	89a3      	ldrh	r3, [r4, #12]
 800258c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002590:	81a3      	strh	r3, [r4, #12]
 8002592:	2300      	movs	r3, #0
 8002594:	6063      	str	r3, [r4, #4]
 8002596:	6923      	ldr	r3, [r4, #16]
 8002598:	6023      	str	r3, [r4, #0]
 800259a:	89a3      	ldrh	r3, [r4, #12]
 800259c:	f043 0308 	orr.w	r3, r3, #8
 80025a0:	81a3      	strh	r3, [r4, #12]
 80025a2:	6923      	ldr	r3, [r4, #16]
 80025a4:	b94b      	cbnz	r3, 80025ba <__swsetup_r+0x9a>
 80025a6:	89a3      	ldrh	r3, [r4, #12]
 80025a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80025ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025b0:	d003      	beq.n	80025ba <__swsetup_r+0x9a>
 80025b2:	4621      	mov	r1, r4
 80025b4:	4630      	mov	r0, r6
 80025b6:	f000 fa01 	bl	80029bc <__smakebuf_r>
 80025ba:	89a0      	ldrh	r0, [r4, #12]
 80025bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80025c0:	f010 0301 	ands.w	r3, r0, #1
 80025c4:	d00a      	beq.n	80025dc <__swsetup_r+0xbc>
 80025c6:	2300      	movs	r3, #0
 80025c8:	60a3      	str	r3, [r4, #8]
 80025ca:	6963      	ldr	r3, [r4, #20]
 80025cc:	425b      	negs	r3, r3
 80025ce:	61a3      	str	r3, [r4, #24]
 80025d0:	6923      	ldr	r3, [r4, #16]
 80025d2:	b943      	cbnz	r3, 80025e6 <__swsetup_r+0xc6>
 80025d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80025d8:	d1ba      	bne.n	8002550 <__swsetup_r+0x30>
 80025da:	bd70      	pop	{r4, r5, r6, pc}
 80025dc:	0781      	lsls	r1, r0, #30
 80025de:	bf58      	it	pl
 80025e0:	6963      	ldrpl	r3, [r4, #20]
 80025e2:	60a3      	str	r3, [r4, #8]
 80025e4:	e7f4      	b.n	80025d0 <__swsetup_r+0xb0>
 80025e6:	2000      	movs	r0, #0
 80025e8:	e7f7      	b.n	80025da <__swsetup_r+0xba>
 80025ea:	bf00      	nop
 80025ec:	2000000c 	.word	0x2000000c
 80025f0:	08002e3c 	.word	0x08002e3c
 80025f4:	08002e5c 	.word	0x08002e5c
 80025f8:	08002e1c 	.word	0x08002e1c

080025fc <__sflush_r>:
 80025fc:	898a      	ldrh	r2, [r1, #12]
 80025fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002602:	4605      	mov	r5, r0
 8002604:	0710      	lsls	r0, r2, #28
 8002606:	460c      	mov	r4, r1
 8002608:	d458      	bmi.n	80026bc <__sflush_r+0xc0>
 800260a:	684b      	ldr	r3, [r1, #4]
 800260c:	2b00      	cmp	r3, #0
 800260e:	dc05      	bgt.n	800261c <__sflush_r+0x20>
 8002610:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002612:	2b00      	cmp	r3, #0
 8002614:	dc02      	bgt.n	800261c <__sflush_r+0x20>
 8002616:	2000      	movs	r0, #0
 8002618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800261c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800261e:	2e00      	cmp	r6, #0
 8002620:	d0f9      	beq.n	8002616 <__sflush_r+0x1a>
 8002622:	2300      	movs	r3, #0
 8002624:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002628:	682f      	ldr	r7, [r5, #0]
 800262a:	602b      	str	r3, [r5, #0]
 800262c:	d032      	beq.n	8002694 <__sflush_r+0x98>
 800262e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002630:	89a3      	ldrh	r3, [r4, #12]
 8002632:	075a      	lsls	r2, r3, #29
 8002634:	d505      	bpl.n	8002642 <__sflush_r+0x46>
 8002636:	6863      	ldr	r3, [r4, #4]
 8002638:	1ac0      	subs	r0, r0, r3
 800263a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800263c:	b10b      	cbz	r3, 8002642 <__sflush_r+0x46>
 800263e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002640:	1ac0      	subs	r0, r0, r3
 8002642:	2300      	movs	r3, #0
 8002644:	4602      	mov	r2, r0
 8002646:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002648:	6a21      	ldr	r1, [r4, #32]
 800264a:	4628      	mov	r0, r5
 800264c:	47b0      	blx	r6
 800264e:	1c43      	adds	r3, r0, #1
 8002650:	89a3      	ldrh	r3, [r4, #12]
 8002652:	d106      	bne.n	8002662 <__sflush_r+0x66>
 8002654:	6829      	ldr	r1, [r5, #0]
 8002656:	291d      	cmp	r1, #29
 8002658:	d82c      	bhi.n	80026b4 <__sflush_r+0xb8>
 800265a:	4a2a      	ldr	r2, [pc, #168]	; (8002704 <__sflush_r+0x108>)
 800265c:	40ca      	lsrs	r2, r1
 800265e:	07d6      	lsls	r6, r2, #31
 8002660:	d528      	bpl.n	80026b4 <__sflush_r+0xb8>
 8002662:	2200      	movs	r2, #0
 8002664:	6062      	str	r2, [r4, #4]
 8002666:	04d9      	lsls	r1, r3, #19
 8002668:	6922      	ldr	r2, [r4, #16]
 800266a:	6022      	str	r2, [r4, #0]
 800266c:	d504      	bpl.n	8002678 <__sflush_r+0x7c>
 800266e:	1c42      	adds	r2, r0, #1
 8002670:	d101      	bne.n	8002676 <__sflush_r+0x7a>
 8002672:	682b      	ldr	r3, [r5, #0]
 8002674:	b903      	cbnz	r3, 8002678 <__sflush_r+0x7c>
 8002676:	6560      	str	r0, [r4, #84]	; 0x54
 8002678:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800267a:	602f      	str	r7, [r5, #0]
 800267c:	2900      	cmp	r1, #0
 800267e:	d0ca      	beq.n	8002616 <__sflush_r+0x1a>
 8002680:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002684:	4299      	cmp	r1, r3
 8002686:	d002      	beq.n	800268e <__sflush_r+0x92>
 8002688:	4628      	mov	r0, r5
 800268a:	f000 f9d7 	bl	8002a3c <_free_r>
 800268e:	2000      	movs	r0, #0
 8002690:	6360      	str	r0, [r4, #52]	; 0x34
 8002692:	e7c1      	b.n	8002618 <__sflush_r+0x1c>
 8002694:	6a21      	ldr	r1, [r4, #32]
 8002696:	2301      	movs	r3, #1
 8002698:	4628      	mov	r0, r5
 800269a:	47b0      	blx	r6
 800269c:	1c41      	adds	r1, r0, #1
 800269e:	d1c7      	bne.n	8002630 <__sflush_r+0x34>
 80026a0:	682b      	ldr	r3, [r5, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0c4      	beq.n	8002630 <__sflush_r+0x34>
 80026a6:	2b1d      	cmp	r3, #29
 80026a8:	d001      	beq.n	80026ae <__sflush_r+0xb2>
 80026aa:	2b16      	cmp	r3, #22
 80026ac:	d101      	bne.n	80026b2 <__sflush_r+0xb6>
 80026ae:	602f      	str	r7, [r5, #0]
 80026b0:	e7b1      	b.n	8002616 <__sflush_r+0x1a>
 80026b2:	89a3      	ldrh	r3, [r4, #12]
 80026b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026b8:	81a3      	strh	r3, [r4, #12]
 80026ba:	e7ad      	b.n	8002618 <__sflush_r+0x1c>
 80026bc:	690f      	ldr	r7, [r1, #16]
 80026be:	2f00      	cmp	r7, #0
 80026c0:	d0a9      	beq.n	8002616 <__sflush_r+0x1a>
 80026c2:	0793      	lsls	r3, r2, #30
 80026c4:	680e      	ldr	r6, [r1, #0]
 80026c6:	bf08      	it	eq
 80026c8:	694b      	ldreq	r3, [r1, #20]
 80026ca:	600f      	str	r7, [r1, #0]
 80026cc:	bf18      	it	ne
 80026ce:	2300      	movne	r3, #0
 80026d0:	eba6 0807 	sub.w	r8, r6, r7
 80026d4:	608b      	str	r3, [r1, #8]
 80026d6:	f1b8 0f00 	cmp.w	r8, #0
 80026da:	dd9c      	ble.n	8002616 <__sflush_r+0x1a>
 80026dc:	6a21      	ldr	r1, [r4, #32]
 80026de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80026e0:	4643      	mov	r3, r8
 80026e2:	463a      	mov	r2, r7
 80026e4:	4628      	mov	r0, r5
 80026e6:	47b0      	blx	r6
 80026e8:	2800      	cmp	r0, #0
 80026ea:	dc06      	bgt.n	80026fa <__sflush_r+0xfe>
 80026ec:	89a3      	ldrh	r3, [r4, #12]
 80026ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026f2:	81a3      	strh	r3, [r4, #12]
 80026f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80026f8:	e78e      	b.n	8002618 <__sflush_r+0x1c>
 80026fa:	4407      	add	r7, r0
 80026fc:	eba8 0800 	sub.w	r8, r8, r0
 8002700:	e7e9      	b.n	80026d6 <__sflush_r+0xda>
 8002702:	bf00      	nop
 8002704:	20400001 	.word	0x20400001

08002708 <_fflush_r>:
 8002708:	b538      	push	{r3, r4, r5, lr}
 800270a:	690b      	ldr	r3, [r1, #16]
 800270c:	4605      	mov	r5, r0
 800270e:	460c      	mov	r4, r1
 8002710:	b913      	cbnz	r3, 8002718 <_fflush_r+0x10>
 8002712:	2500      	movs	r5, #0
 8002714:	4628      	mov	r0, r5
 8002716:	bd38      	pop	{r3, r4, r5, pc}
 8002718:	b118      	cbz	r0, 8002722 <_fflush_r+0x1a>
 800271a:	6983      	ldr	r3, [r0, #24]
 800271c:	b90b      	cbnz	r3, 8002722 <_fflush_r+0x1a>
 800271e:	f000 f887 	bl	8002830 <__sinit>
 8002722:	4b14      	ldr	r3, [pc, #80]	; (8002774 <_fflush_r+0x6c>)
 8002724:	429c      	cmp	r4, r3
 8002726:	d11b      	bne.n	8002760 <_fflush_r+0x58>
 8002728:	686c      	ldr	r4, [r5, #4]
 800272a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0ef      	beq.n	8002712 <_fflush_r+0xa>
 8002732:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002734:	07d0      	lsls	r0, r2, #31
 8002736:	d404      	bmi.n	8002742 <_fflush_r+0x3a>
 8002738:	0599      	lsls	r1, r3, #22
 800273a:	d402      	bmi.n	8002742 <_fflush_r+0x3a>
 800273c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800273e:	f000 f915 	bl	800296c <__retarget_lock_acquire_recursive>
 8002742:	4628      	mov	r0, r5
 8002744:	4621      	mov	r1, r4
 8002746:	f7ff ff59 	bl	80025fc <__sflush_r>
 800274a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800274c:	07da      	lsls	r2, r3, #31
 800274e:	4605      	mov	r5, r0
 8002750:	d4e0      	bmi.n	8002714 <_fflush_r+0xc>
 8002752:	89a3      	ldrh	r3, [r4, #12]
 8002754:	059b      	lsls	r3, r3, #22
 8002756:	d4dd      	bmi.n	8002714 <_fflush_r+0xc>
 8002758:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800275a:	f000 f908 	bl	800296e <__retarget_lock_release_recursive>
 800275e:	e7d9      	b.n	8002714 <_fflush_r+0xc>
 8002760:	4b05      	ldr	r3, [pc, #20]	; (8002778 <_fflush_r+0x70>)
 8002762:	429c      	cmp	r4, r3
 8002764:	d101      	bne.n	800276a <_fflush_r+0x62>
 8002766:	68ac      	ldr	r4, [r5, #8]
 8002768:	e7df      	b.n	800272a <_fflush_r+0x22>
 800276a:	4b04      	ldr	r3, [pc, #16]	; (800277c <_fflush_r+0x74>)
 800276c:	429c      	cmp	r4, r3
 800276e:	bf08      	it	eq
 8002770:	68ec      	ldreq	r4, [r5, #12]
 8002772:	e7da      	b.n	800272a <_fflush_r+0x22>
 8002774:	08002e3c 	.word	0x08002e3c
 8002778:	08002e5c 	.word	0x08002e5c
 800277c:	08002e1c 	.word	0x08002e1c

08002780 <std>:
 8002780:	2300      	movs	r3, #0
 8002782:	b510      	push	{r4, lr}
 8002784:	4604      	mov	r4, r0
 8002786:	e9c0 3300 	strd	r3, r3, [r0]
 800278a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800278e:	6083      	str	r3, [r0, #8]
 8002790:	8181      	strh	r1, [r0, #12]
 8002792:	6643      	str	r3, [r0, #100]	; 0x64
 8002794:	81c2      	strh	r2, [r0, #14]
 8002796:	6183      	str	r3, [r0, #24]
 8002798:	4619      	mov	r1, r3
 800279a:	2208      	movs	r2, #8
 800279c:	305c      	adds	r0, #92	; 0x5c
 800279e:	f7ff fdef 	bl	8002380 <memset>
 80027a2:	4b05      	ldr	r3, [pc, #20]	; (80027b8 <std+0x38>)
 80027a4:	6263      	str	r3, [r4, #36]	; 0x24
 80027a6:	4b05      	ldr	r3, [pc, #20]	; (80027bc <std+0x3c>)
 80027a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80027aa:	4b05      	ldr	r3, [pc, #20]	; (80027c0 <std+0x40>)
 80027ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027ae:	4b05      	ldr	r3, [pc, #20]	; (80027c4 <std+0x44>)
 80027b0:	6224      	str	r4, [r4, #32]
 80027b2:	6323      	str	r3, [r4, #48]	; 0x30
 80027b4:	bd10      	pop	{r4, pc}
 80027b6:	bf00      	nop
 80027b8:	08002c1d 	.word	0x08002c1d
 80027bc:	08002c3f 	.word	0x08002c3f
 80027c0:	08002c77 	.word	0x08002c77
 80027c4:	08002c9b 	.word	0x08002c9b

080027c8 <_cleanup_r>:
 80027c8:	4901      	ldr	r1, [pc, #4]	; (80027d0 <_cleanup_r+0x8>)
 80027ca:	f000 b8af 	b.w	800292c <_fwalk_reent>
 80027ce:	bf00      	nop
 80027d0:	08002709 	.word	0x08002709

080027d4 <__sfmoreglue>:
 80027d4:	b570      	push	{r4, r5, r6, lr}
 80027d6:	2268      	movs	r2, #104	; 0x68
 80027d8:	1e4d      	subs	r5, r1, #1
 80027da:	4355      	muls	r5, r2
 80027dc:	460e      	mov	r6, r1
 80027de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80027e2:	f000 f997 	bl	8002b14 <_malloc_r>
 80027e6:	4604      	mov	r4, r0
 80027e8:	b140      	cbz	r0, 80027fc <__sfmoreglue+0x28>
 80027ea:	2100      	movs	r1, #0
 80027ec:	e9c0 1600 	strd	r1, r6, [r0]
 80027f0:	300c      	adds	r0, #12
 80027f2:	60a0      	str	r0, [r4, #8]
 80027f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80027f8:	f7ff fdc2 	bl	8002380 <memset>
 80027fc:	4620      	mov	r0, r4
 80027fe:	bd70      	pop	{r4, r5, r6, pc}

08002800 <__sfp_lock_acquire>:
 8002800:	4801      	ldr	r0, [pc, #4]	; (8002808 <__sfp_lock_acquire+0x8>)
 8002802:	f000 b8b3 	b.w	800296c <__retarget_lock_acquire_recursive>
 8002806:	bf00      	nop
 8002808:	200000d9 	.word	0x200000d9

0800280c <__sfp_lock_release>:
 800280c:	4801      	ldr	r0, [pc, #4]	; (8002814 <__sfp_lock_release+0x8>)
 800280e:	f000 b8ae 	b.w	800296e <__retarget_lock_release_recursive>
 8002812:	bf00      	nop
 8002814:	200000d9 	.word	0x200000d9

08002818 <__sinit_lock_acquire>:
 8002818:	4801      	ldr	r0, [pc, #4]	; (8002820 <__sinit_lock_acquire+0x8>)
 800281a:	f000 b8a7 	b.w	800296c <__retarget_lock_acquire_recursive>
 800281e:	bf00      	nop
 8002820:	200000da 	.word	0x200000da

08002824 <__sinit_lock_release>:
 8002824:	4801      	ldr	r0, [pc, #4]	; (800282c <__sinit_lock_release+0x8>)
 8002826:	f000 b8a2 	b.w	800296e <__retarget_lock_release_recursive>
 800282a:	bf00      	nop
 800282c:	200000da 	.word	0x200000da

08002830 <__sinit>:
 8002830:	b510      	push	{r4, lr}
 8002832:	4604      	mov	r4, r0
 8002834:	f7ff fff0 	bl	8002818 <__sinit_lock_acquire>
 8002838:	69a3      	ldr	r3, [r4, #24]
 800283a:	b11b      	cbz	r3, 8002844 <__sinit+0x14>
 800283c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002840:	f7ff bff0 	b.w	8002824 <__sinit_lock_release>
 8002844:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002848:	6523      	str	r3, [r4, #80]	; 0x50
 800284a:	4b13      	ldr	r3, [pc, #76]	; (8002898 <__sinit+0x68>)
 800284c:	4a13      	ldr	r2, [pc, #76]	; (800289c <__sinit+0x6c>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	62a2      	str	r2, [r4, #40]	; 0x28
 8002852:	42a3      	cmp	r3, r4
 8002854:	bf04      	itt	eq
 8002856:	2301      	moveq	r3, #1
 8002858:	61a3      	streq	r3, [r4, #24]
 800285a:	4620      	mov	r0, r4
 800285c:	f000 f820 	bl	80028a0 <__sfp>
 8002860:	6060      	str	r0, [r4, #4]
 8002862:	4620      	mov	r0, r4
 8002864:	f000 f81c 	bl	80028a0 <__sfp>
 8002868:	60a0      	str	r0, [r4, #8]
 800286a:	4620      	mov	r0, r4
 800286c:	f000 f818 	bl	80028a0 <__sfp>
 8002870:	2200      	movs	r2, #0
 8002872:	60e0      	str	r0, [r4, #12]
 8002874:	2104      	movs	r1, #4
 8002876:	6860      	ldr	r0, [r4, #4]
 8002878:	f7ff ff82 	bl	8002780 <std>
 800287c:	68a0      	ldr	r0, [r4, #8]
 800287e:	2201      	movs	r2, #1
 8002880:	2109      	movs	r1, #9
 8002882:	f7ff ff7d 	bl	8002780 <std>
 8002886:	68e0      	ldr	r0, [r4, #12]
 8002888:	2202      	movs	r2, #2
 800288a:	2112      	movs	r1, #18
 800288c:	f7ff ff78 	bl	8002780 <std>
 8002890:	2301      	movs	r3, #1
 8002892:	61a3      	str	r3, [r4, #24]
 8002894:	e7d2      	b.n	800283c <__sinit+0xc>
 8002896:	bf00      	nop
 8002898:	08002e18 	.word	0x08002e18
 800289c:	080027c9 	.word	0x080027c9

080028a0 <__sfp>:
 80028a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028a2:	4607      	mov	r7, r0
 80028a4:	f7ff ffac 	bl	8002800 <__sfp_lock_acquire>
 80028a8:	4b1e      	ldr	r3, [pc, #120]	; (8002924 <__sfp+0x84>)
 80028aa:	681e      	ldr	r6, [r3, #0]
 80028ac:	69b3      	ldr	r3, [r6, #24]
 80028ae:	b913      	cbnz	r3, 80028b6 <__sfp+0x16>
 80028b0:	4630      	mov	r0, r6
 80028b2:	f7ff ffbd 	bl	8002830 <__sinit>
 80028b6:	3648      	adds	r6, #72	; 0x48
 80028b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80028bc:	3b01      	subs	r3, #1
 80028be:	d503      	bpl.n	80028c8 <__sfp+0x28>
 80028c0:	6833      	ldr	r3, [r6, #0]
 80028c2:	b30b      	cbz	r3, 8002908 <__sfp+0x68>
 80028c4:	6836      	ldr	r6, [r6, #0]
 80028c6:	e7f7      	b.n	80028b8 <__sfp+0x18>
 80028c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80028cc:	b9d5      	cbnz	r5, 8002904 <__sfp+0x64>
 80028ce:	4b16      	ldr	r3, [pc, #88]	; (8002928 <__sfp+0x88>)
 80028d0:	60e3      	str	r3, [r4, #12]
 80028d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80028d6:	6665      	str	r5, [r4, #100]	; 0x64
 80028d8:	f000 f847 	bl	800296a <__retarget_lock_init_recursive>
 80028dc:	f7ff ff96 	bl	800280c <__sfp_lock_release>
 80028e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80028e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80028e8:	6025      	str	r5, [r4, #0]
 80028ea:	61a5      	str	r5, [r4, #24]
 80028ec:	2208      	movs	r2, #8
 80028ee:	4629      	mov	r1, r5
 80028f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80028f4:	f7ff fd44 	bl	8002380 <memset>
 80028f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80028fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002900:	4620      	mov	r0, r4
 8002902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002904:	3468      	adds	r4, #104	; 0x68
 8002906:	e7d9      	b.n	80028bc <__sfp+0x1c>
 8002908:	2104      	movs	r1, #4
 800290a:	4638      	mov	r0, r7
 800290c:	f7ff ff62 	bl	80027d4 <__sfmoreglue>
 8002910:	4604      	mov	r4, r0
 8002912:	6030      	str	r0, [r6, #0]
 8002914:	2800      	cmp	r0, #0
 8002916:	d1d5      	bne.n	80028c4 <__sfp+0x24>
 8002918:	f7ff ff78 	bl	800280c <__sfp_lock_release>
 800291c:	230c      	movs	r3, #12
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	e7ee      	b.n	8002900 <__sfp+0x60>
 8002922:	bf00      	nop
 8002924:	08002e18 	.word	0x08002e18
 8002928:	ffff0001 	.word	0xffff0001

0800292c <_fwalk_reent>:
 800292c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002930:	4606      	mov	r6, r0
 8002932:	4688      	mov	r8, r1
 8002934:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002938:	2700      	movs	r7, #0
 800293a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800293e:	f1b9 0901 	subs.w	r9, r9, #1
 8002942:	d505      	bpl.n	8002950 <_fwalk_reent+0x24>
 8002944:	6824      	ldr	r4, [r4, #0]
 8002946:	2c00      	cmp	r4, #0
 8002948:	d1f7      	bne.n	800293a <_fwalk_reent+0xe>
 800294a:	4638      	mov	r0, r7
 800294c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002950:	89ab      	ldrh	r3, [r5, #12]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d907      	bls.n	8002966 <_fwalk_reent+0x3a>
 8002956:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800295a:	3301      	adds	r3, #1
 800295c:	d003      	beq.n	8002966 <_fwalk_reent+0x3a>
 800295e:	4629      	mov	r1, r5
 8002960:	4630      	mov	r0, r6
 8002962:	47c0      	blx	r8
 8002964:	4307      	orrs	r7, r0
 8002966:	3568      	adds	r5, #104	; 0x68
 8002968:	e7e9      	b.n	800293e <_fwalk_reent+0x12>

0800296a <__retarget_lock_init_recursive>:
 800296a:	4770      	bx	lr

0800296c <__retarget_lock_acquire_recursive>:
 800296c:	4770      	bx	lr

0800296e <__retarget_lock_release_recursive>:
 800296e:	4770      	bx	lr

08002970 <__swhatbuf_r>:
 8002970:	b570      	push	{r4, r5, r6, lr}
 8002972:	460e      	mov	r6, r1
 8002974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002978:	2900      	cmp	r1, #0
 800297a:	b096      	sub	sp, #88	; 0x58
 800297c:	4614      	mov	r4, r2
 800297e:	461d      	mov	r5, r3
 8002980:	da08      	bge.n	8002994 <__swhatbuf_r+0x24>
 8002982:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	602a      	str	r2, [r5, #0]
 800298a:	061a      	lsls	r2, r3, #24
 800298c:	d410      	bmi.n	80029b0 <__swhatbuf_r+0x40>
 800298e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002992:	e00e      	b.n	80029b2 <__swhatbuf_r+0x42>
 8002994:	466a      	mov	r2, sp
 8002996:	f000 f9a7 	bl	8002ce8 <_fstat_r>
 800299a:	2800      	cmp	r0, #0
 800299c:	dbf1      	blt.n	8002982 <__swhatbuf_r+0x12>
 800299e:	9a01      	ldr	r2, [sp, #4]
 80029a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80029a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80029a8:	425a      	negs	r2, r3
 80029aa:	415a      	adcs	r2, r3
 80029ac:	602a      	str	r2, [r5, #0]
 80029ae:	e7ee      	b.n	800298e <__swhatbuf_r+0x1e>
 80029b0:	2340      	movs	r3, #64	; 0x40
 80029b2:	2000      	movs	r0, #0
 80029b4:	6023      	str	r3, [r4, #0]
 80029b6:	b016      	add	sp, #88	; 0x58
 80029b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080029bc <__smakebuf_r>:
 80029bc:	898b      	ldrh	r3, [r1, #12]
 80029be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80029c0:	079d      	lsls	r5, r3, #30
 80029c2:	4606      	mov	r6, r0
 80029c4:	460c      	mov	r4, r1
 80029c6:	d507      	bpl.n	80029d8 <__smakebuf_r+0x1c>
 80029c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80029cc:	6023      	str	r3, [r4, #0]
 80029ce:	6123      	str	r3, [r4, #16]
 80029d0:	2301      	movs	r3, #1
 80029d2:	6163      	str	r3, [r4, #20]
 80029d4:	b002      	add	sp, #8
 80029d6:	bd70      	pop	{r4, r5, r6, pc}
 80029d8:	ab01      	add	r3, sp, #4
 80029da:	466a      	mov	r2, sp
 80029dc:	f7ff ffc8 	bl	8002970 <__swhatbuf_r>
 80029e0:	9900      	ldr	r1, [sp, #0]
 80029e2:	4605      	mov	r5, r0
 80029e4:	4630      	mov	r0, r6
 80029e6:	f000 f895 	bl	8002b14 <_malloc_r>
 80029ea:	b948      	cbnz	r0, 8002a00 <__smakebuf_r+0x44>
 80029ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029f0:	059a      	lsls	r2, r3, #22
 80029f2:	d4ef      	bmi.n	80029d4 <__smakebuf_r+0x18>
 80029f4:	f023 0303 	bic.w	r3, r3, #3
 80029f8:	f043 0302 	orr.w	r3, r3, #2
 80029fc:	81a3      	strh	r3, [r4, #12]
 80029fe:	e7e3      	b.n	80029c8 <__smakebuf_r+0xc>
 8002a00:	4b0d      	ldr	r3, [pc, #52]	; (8002a38 <__smakebuf_r+0x7c>)
 8002a02:	62b3      	str	r3, [r6, #40]	; 0x28
 8002a04:	89a3      	ldrh	r3, [r4, #12]
 8002a06:	6020      	str	r0, [r4, #0]
 8002a08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a0c:	81a3      	strh	r3, [r4, #12]
 8002a0e:	9b00      	ldr	r3, [sp, #0]
 8002a10:	6163      	str	r3, [r4, #20]
 8002a12:	9b01      	ldr	r3, [sp, #4]
 8002a14:	6120      	str	r0, [r4, #16]
 8002a16:	b15b      	cbz	r3, 8002a30 <__smakebuf_r+0x74>
 8002a18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a1c:	4630      	mov	r0, r6
 8002a1e:	f000 f975 	bl	8002d0c <_isatty_r>
 8002a22:	b128      	cbz	r0, 8002a30 <__smakebuf_r+0x74>
 8002a24:	89a3      	ldrh	r3, [r4, #12]
 8002a26:	f023 0303 	bic.w	r3, r3, #3
 8002a2a:	f043 0301 	orr.w	r3, r3, #1
 8002a2e:	81a3      	strh	r3, [r4, #12]
 8002a30:	89a0      	ldrh	r0, [r4, #12]
 8002a32:	4305      	orrs	r5, r0
 8002a34:	81a5      	strh	r5, [r4, #12]
 8002a36:	e7cd      	b.n	80029d4 <__smakebuf_r+0x18>
 8002a38:	080027c9 	.word	0x080027c9

08002a3c <_free_r>:
 8002a3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002a3e:	2900      	cmp	r1, #0
 8002a40:	d044      	beq.n	8002acc <_free_r+0x90>
 8002a42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a46:	9001      	str	r0, [sp, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f1a1 0404 	sub.w	r4, r1, #4
 8002a4e:	bfb8      	it	lt
 8002a50:	18e4      	addlt	r4, r4, r3
 8002a52:	f000 f97d 	bl	8002d50 <__malloc_lock>
 8002a56:	4a1e      	ldr	r2, [pc, #120]	; (8002ad0 <_free_r+0x94>)
 8002a58:	9801      	ldr	r0, [sp, #4]
 8002a5a:	6813      	ldr	r3, [r2, #0]
 8002a5c:	b933      	cbnz	r3, 8002a6c <_free_r+0x30>
 8002a5e:	6063      	str	r3, [r4, #4]
 8002a60:	6014      	str	r4, [r2, #0]
 8002a62:	b003      	add	sp, #12
 8002a64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002a68:	f000 b978 	b.w	8002d5c <__malloc_unlock>
 8002a6c:	42a3      	cmp	r3, r4
 8002a6e:	d908      	bls.n	8002a82 <_free_r+0x46>
 8002a70:	6825      	ldr	r5, [r4, #0]
 8002a72:	1961      	adds	r1, r4, r5
 8002a74:	428b      	cmp	r3, r1
 8002a76:	bf01      	itttt	eq
 8002a78:	6819      	ldreq	r1, [r3, #0]
 8002a7a:	685b      	ldreq	r3, [r3, #4]
 8002a7c:	1949      	addeq	r1, r1, r5
 8002a7e:	6021      	streq	r1, [r4, #0]
 8002a80:	e7ed      	b.n	8002a5e <_free_r+0x22>
 8002a82:	461a      	mov	r2, r3
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	b10b      	cbz	r3, 8002a8c <_free_r+0x50>
 8002a88:	42a3      	cmp	r3, r4
 8002a8a:	d9fa      	bls.n	8002a82 <_free_r+0x46>
 8002a8c:	6811      	ldr	r1, [r2, #0]
 8002a8e:	1855      	adds	r5, r2, r1
 8002a90:	42a5      	cmp	r5, r4
 8002a92:	d10b      	bne.n	8002aac <_free_r+0x70>
 8002a94:	6824      	ldr	r4, [r4, #0]
 8002a96:	4421      	add	r1, r4
 8002a98:	1854      	adds	r4, r2, r1
 8002a9a:	42a3      	cmp	r3, r4
 8002a9c:	6011      	str	r1, [r2, #0]
 8002a9e:	d1e0      	bne.n	8002a62 <_free_r+0x26>
 8002aa0:	681c      	ldr	r4, [r3, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	6053      	str	r3, [r2, #4]
 8002aa6:	4421      	add	r1, r4
 8002aa8:	6011      	str	r1, [r2, #0]
 8002aaa:	e7da      	b.n	8002a62 <_free_r+0x26>
 8002aac:	d902      	bls.n	8002ab4 <_free_r+0x78>
 8002aae:	230c      	movs	r3, #12
 8002ab0:	6003      	str	r3, [r0, #0]
 8002ab2:	e7d6      	b.n	8002a62 <_free_r+0x26>
 8002ab4:	6825      	ldr	r5, [r4, #0]
 8002ab6:	1961      	adds	r1, r4, r5
 8002ab8:	428b      	cmp	r3, r1
 8002aba:	bf04      	itt	eq
 8002abc:	6819      	ldreq	r1, [r3, #0]
 8002abe:	685b      	ldreq	r3, [r3, #4]
 8002ac0:	6063      	str	r3, [r4, #4]
 8002ac2:	bf04      	itt	eq
 8002ac4:	1949      	addeq	r1, r1, r5
 8002ac6:	6021      	streq	r1, [r4, #0]
 8002ac8:	6054      	str	r4, [r2, #4]
 8002aca:	e7ca      	b.n	8002a62 <_free_r+0x26>
 8002acc:	b003      	add	sp, #12
 8002ace:	bd30      	pop	{r4, r5, pc}
 8002ad0:	200000dc 	.word	0x200000dc

08002ad4 <sbrk_aligned>:
 8002ad4:	b570      	push	{r4, r5, r6, lr}
 8002ad6:	4e0e      	ldr	r6, [pc, #56]	; (8002b10 <sbrk_aligned+0x3c>)
 8002ad8:	460c      	mov	r4, r1
 8002ada:	6831      	ldr	r1, [r6, #0]
 8002adc:	4605      	mov	r5, r0
 8002ade:	b911      	cbnz	r1, 8002ae6 <sbrk_aligned+0x12>
 8002ae0:	f000 f88c 	bl	8002bfc <_sbrk_r>
 8002ae4:	6030      	str	r0, [r6, #0]
 8002ae6:	4621      	mov	r1, r4
 8002ae8:	4628      	mov	r0, r5
 8002aea:	f000 f887 	bl	8002bfc <_sbrk_r>
 8002aee:	1c43      	adds	r3, r0, #1
 8002af0:	d00a      	beq.n	8002b08 <sbrk_aligned+0x34>
 8002af2:	1cc4      	adds	r4, r0, #3
 8002af4:	f024 0403 	bic.w	r4, r4, #3
 8002af8:	42a0      	cmp	r0, r4
 8002afa:	d007      	beq.n	8002b0c <sbrk_aligned+0x38>
 8002afc:	1a21      	subs	r1, r4, r0
 8002afe:	4628      	mov	r0, r5
 8002b00:	f000 f87c 	bl	8002bfc <_sbrk_r>
 8002b04:	3001      	adds	r0, #1
 8002b06:	d101      	bne.n	8002b0c <sbrk_aligned+0x38>
 8002b08:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	bd70      	pop	{r4, r5, r6, pc}
 8002b10:	200000e0 	.word	0x200000e0

08002b14 <_malloc_r>:
 8002b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b18:	1ccd      	adds	r5, r1, #3
 8002b1a:	f025 0503 	bic.w	r5, r5, #3
 8002b1e:	3508      	adds	r5, #8
 8002b20:	2d0c      	cmp	r5, #12
 8002b22:	bf38      	it	cc
 8002b24:	250c      	movcc	r5, #12
 8002b26:	2d00      	cmp	r5, #0
 8002b28:	4607      	mov	r7, r0
 8002b2a:	db01      	blt.n	8002b30 <_malloc_r+0x1c>
 8002b2c:	42a9      	cmp	r1, r5
 8002b2e:	d905      	bls.n	8002b3c <_malloc_r+0x28>
 8002b30:	230c      	movs	r3, #12
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	2600      	movs	r6, #0
 8002b36:	4630      	mov	r0, r6
 8002b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b3c:	4e2e      	ldr	r6, [pc, #184]	; (8002bf8 <_malloc_r+0xe4>)
 8002b3e:	f000 f907 	bl	8002d50 <__malloc_lock>
 8002b42:	6833      	ldr	r3, [r6, #0]
 8002b44:	461c      	mov	r4, r3
 8002b46:	bb34      	cbnz	r4, 8002b96 <_malloc_r+0x82>
 8002b48:	4629      	mov	r1, r5
 8002b4a:	4638      	mov	r0, r7
 8002b4c:	f7ff ffc2 	bl	8002ad4 <sbrk_aligned>
 8002b50:	1c43      	adds	r3, r0, #1
 8002b52:	4604      	mov	r4, r0
 8002b54:	d14d      	bne.n	8002bf2 <_malloc_r+0xde>
 8002b56:	6834      	ldr	r4, [r6, #0]
 8002b58:	4626      	mov	r6, r4
 8002b5a:	2e00      	cmp	r6, #0
 8002b5c:	d140      	bne.n	8002be0 <_malloc_r+0xcc>
 8002b5e:	6823      	ldr	r3, [r4, #0]
 8002b60:	4631      	mov	r1, r6
 8002b62:	4638      	mov	r0, r7
 8002b64:	eb04 0803 	add.w	r8, r4, r3
 8002b68:	f000 f848 	bl	8002bfc <_sbrk_r>
 8002b6c:	4580      	cmp	r8, r0
 8002b6e:	d13a      	bne.n	8002be6 <_malloc_r+0xd2>
 8002b70:	6821      	ldr	r1, [r4, #0]
 8002b72:	3503      	adds	r5, #3
 8002b74:	1a6d      	subs	r5, r5, r1
 8002b76:	f025 0503 	bic.w	r5, r5, #3
 8002b7a:	3508      	adds	r5, #8
 8002b7c:	2d0c      	cmp	r5, #12
 8002b7e:	bf38      	it	cc
 8002b80:	250c      	movcc	r5, #12
 8002b82:	4629      	mov	r1, r5
 8002b84:	4638      	mov	r0, r7
 8002b86:	f7ff ffa5 	bl	8002ad4 <sbrk_aligned>
 8002b8a:	3001      	adds	r0, #1
 8002b8c:	d02b      	beq.n	8002be6 <_malloc_r+0xd2>
 8002b8e:	6823      	ldr	r3, [r4, #0]
 8002b90:	442b      	add	r3, r5
 8002b92:	6023      	str	r3, [r4, #0]
 8002b94:	e00e      	b.n	8002bb4 <_malloc_r+0xa0>
 8002b96:	6822      	ldr	r2, [r4, #0]
 8002b98:	1b52      	subs	r2, r2, r5
 8002b9a:	d41e      	bmi.n	8002bda <_malloc_r+0xc6>
 8002b9c:	2a0b      	cmp	r2, #11
 8002b9e:	d916      	bls.n	8002bce <_malloc_r+0xba>
 8002ba0:	1961      	adds	r1, r4, r5
 8002ba2:	42a3      	cmp	r3, r4
 8002ba4:	6025      	str	r5, [r4, #0]
 8002ba6:	bf18      	it	ne
 8002ba8:	6059      	strne	r1, [r3, #4]
 8002baa:	6863      	ldr	r3, [r4, #4]
 8002bac:	bf08      	it	eq
 8002bae:	6031      	streq	r1, [r6, #0]
 8002bb0:	5162      	str	r2, [r4, r5]
 8002bb2:	604b      	str	r3, [r1, #4]
 8002bb4:	4638      	mov	r0, r7
 8002bb6:	f104 060b 	add.w	r6, r4, #11
 8002bba:	f000 f8cf 	bl	8002d5c <__malloc_unlock>
 8002bbe:	f026 0607 	bic.w	r6, r6, #7
 8002bc2:	1d23      	adds	r3, r4, #4
 8002bc4:	1af2      	subs	r2, r6, r3
 8002bc6:	d0b6      	beq.n	8002b36 <_malloc_r+0x22>
 8002bc8:	1b9b      	subs	r3, r3, r6
 8002bca:	50a3      	str	r3, [r4, r2]
 8002bcc:	e7b3      	b.n	8002b36 <_malloc_r+0x22>
 8002bce:	6862      	ldr	r2, [r4, #4]
 8002bd0:	42a3      	cmp	r3, r4
 8002bd2:	bf0c      	ite	eq
 8002bd4:	6032      	streq	r2, [r6, #0]
 8002bd6:	605a      	strne	r2, [r3, #4]
 8002bd8:	e7ec      	b.n	8002bb4 <_malloc_r+0xa0>
 8002bda:	4623      	mov	r3, r4
 8002bdc:	6864      	ldr	r4, [r4, #4]
 8002bde:	e7b2      	b.n	8002b46 <_malloc_r+0x32>
 8002be0:	4634      	mov	r4, r6
 8002be2:	6876      	ldr	r6, [r6, #4]
 8002be4:	e7b9      	b.n	8002b5a <_malloc_r+0x46>
 8002be6:	230c      	movs	r3, #12
 8002be8:	603b      	str	r3, [r7, #0]
 8002bea:	4638      	mov	r0, r7
 8002bec:	f000 f8b6 	bl	8002d5c <__malloc_unlock>
 8002bf0:	e7a1      	b.n	8002b36 <_malloc_r+0x22>
 8002bf2:	6025      	str	r5, [r4, #0]
 8002bf4:	e7de      	b.n	8002bb4 <_malloc_r+0xa0>
 8002bf6:	bf00      	nop
 8002bf8:	200000dc 	.word	0x200000dc

08002bfc <_sbrk_r>:
 8002bfc:	b538      	push	{r3, r4, r5, lr}
 8002bfe:	4d06      	ldr	r5, [pc, #24]	; (8002c18 <_sbrk_r+0x1c>)
 8002c00:	2300      	movs	r3, #0
 8002c02:	4604      	mov	r4, r0
 8002c04:	4608      	mov	r0, r1
 8002c06:	602b      	str	r3, [r5, #0]
 8002c08:	f7fd ff32 	bl	8000a70 <_sbrk>
 8002c0c:	1c43      	adds	r3, r0, #1
 8002c0e:	d102      	bne.n	8002c16 <_sbrk_r+0x1a>
 8002c10:	682b      	ldr	r3, [r5, #0]
 8002c12:	b103      	cbz	r3, 8002c16 <_sbrk_r+0x1a>
 8002c14:	6023      	str	r3, [r4, #0]
 8002c16:	bd38      	pop	{r3, r4, r5, pc}
 8002c18:	200000e4 	.word	0x200000e4

08002c1c <__sread>:
 8002c1c:	b510      	push	{r4, lr}
 8002c1e:	460c      	mov	r4, r1
 8002c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c24:	f000 f8a0 	bl	8002d68 <_read_r>
 8002c28:	2800      	cmp	r0, #0
 8002c2a:	bfab      	itete	ge
 8002c2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002c2e:	89a3      	ldrhlt	r3, [r4, #12]
 8002c30:	181b      	addge	r3, r3, r0
 8002c32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002c36:	bfac      	ite	ge
 8002c38:	6563      	strge	r3, [r4, #84]	; 0x54
 8002c3a:	81a3      	strhlt	r3, [r4, #12]
 8002c3c:	bd10      	pop	{r4, pc}

08002c3e <__swrite>:
 8002c3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c42:	461f      	mov	r7, r3
 8002c44:	898b      	ldrh	r3, [r1, #12]
 8002c46:	05db      	lsls	r3, r3, #23
 8002c48:	4605      	mov	r5, r0
 8002c4a:	460c      	mov	r4, r1
 8002c4c:	4616      	mov	r6, r2
 8002c4e:	d505      	bpl.n	8002c5c <__swrite+0x1e>
 8002c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c54:	2302      	movs	r3, #2
 8002c56:	2200      	movs	r2, #0
 8002c58:	f000 f868 	bl	8002d2c <_lseek_r>
 8002c5c:	89a3      	ldrh	r3, [r4, #12]
 8002c5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c66:	81a3      	strh	r3, [r4, #12]
 8002c68:	4632      	mov	r2, r6
 8002c6a:	463b      	mov	r3, r7
 8002c6c:	4628      	mov	r0, r5
 8002c6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c72:	f000 b817 	b.w	8002ca4 <_write_r>

08002c76 <__sseek>:
 8002c76:	b510      	push	{r4, lr}
 8002c78:	460c      	mov	r4, r1
 8002c7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c7e:	f000 f855 	bl	8002d2c <_lseek_r>
 8002c82:	1c43      	adds	r3, r0, #1
 8002c84:	89a3      	ldrh	r3, [r4, #12]
 8002c86:	bf15      	itete	ne
 8002c88:	6560      	strne	r0, [r4, #84]	; 0x54
 8002c8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002c8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002c92:	81a3      	strheq	r3, [r4, #12]
 8002c94:	bf18      	it	ne
 8002c96:	81a3      	strhne	r3, [r4, #12]
 8002c98:	bd10      	pop	{r4, pc}

08002c9a <__sclose>:
 8002c9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c9e:	f000 b813 	b.w	8002cc8 <_close_r>
	...

08002ca4 <_write_r>:
 8002ca4:	b538      	push	{r3, r4, r5, lr}
 8002ca6:	4d07      	ldr	r5, [pc, #28]	; (8002cc4 <_write_r+0x20>)
 8002ca8:	4604      	mov	r4, r0
 8002caa:	4608      	mov	r0, r1
 8002cac:	4611      	mov	r1, r2
 8002cae:	2200      	movs	r2, #0
 8002cb0:	602a      	str	r2, [r5, #0]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	f7fd fd36 	bl	8000724 <_write>
 8002cb8:	1c43      	adds	r3, r0, #1
 8002cba:	d102      	bne.n	8002cc2 <_write_r+0x1e>
 8002cbc:	682b      	ldr	r3, [r5, #0]
 8002cbe:	b103      	cbz	r3, 8002cc2 <_write_r+0x1e>
 8002cc0:	6023      	str	r3, [r4, #0]
 8002cc2:	bd38      	pop	{r3, r4, r5, pc}
 8002cc4:	200000e4 	.word	0x200000e4

08002cc8 <_close_r>:
 8002cc8:	b538      	push	{r3, r4, r5, lr}
 8002cca:	4d06      	ldr	r5, [pc, #24]	; (8002ce4 <_close_r+0x1c>)
 8002ccc:	2300      	movs	r3, #0
 8002cce:	4604      	mov	r4, r0
 8002cd0:	4608      	mov	r0, r1
 8002cd2:	602b      	str	r3, [r5, #0]
 8002cd4:	f7fd fe97 	bl	8000a06 <_close>
 8002cd8:	1c43      	adds	r3, r0, #1
 8002cda:	d102      	bne.n	8002ce2 <_close_r+0x1a>
 8002cdc:	682b      	ldr	r3, [r5, #0]
 8002cde:	b103      	cbz	r3, 8002ce2 <_close_r+0x1a>
 8002ce0:	6023      	str	r3, [r4, #0]
 8002ce2:	bd38      	pop	{r3, r4, r5, pc}
 8002ce4:	200000e4 	.word	0x200000e4

08002ce8 <_fstat_r>:
 8002ce8:	b538      	push	{r3, r4, r5, lr}
 8002cea:	4d07      	ldr	r5, [pc, #28]	; (8002d08 <_fstat_r+0x20>)
 8002cec:	2300      	movs	r3, #0
 8002cee:	4604      	mov	r4, r0
 8002cf0:	4608      	mov	r0, r1
 8002cf2:	4611      	mov	r1, r2
 8002cf4:	602b      	str	r3, [r5, #0]
 8002cf6:	f7fd fe92 	bl	8000a1e <_fstat>
 8002cfa:	1c43      	adds	r3, r0, #1
 8002cfc:	d102      	bne.n	8002d04 <_fstat_r+0x1c>
 8002cfe:	682b      	ldr	r3, [r5, #0]
 8002d00:	b103      	cbz	r3, 8002d04 <_fstat_r+0x1c>
 8002d02:	6023      	str	r3, [r4, #0]
 8002d04:	bd38      	pop	{r3, r4, r5, pc}
 8002d06:	bf00      	nop
 8002d08:	200000e4 	.word	0x200000e4

08002d0c <_isatty_r>:
 8002d0c:	b538      	push	{r3, r4, r5, lr}
 8002d0e:	4d06      	ldr	r5, [pc, #24]	; (8002d28 <_isatty_r+0x1c>)
 8002d10:	2300      	movs	r3, #0
 8002d12:	4604      	mov	r4, r0
 8002d14:	4608      	mov	r0, r1
 8002d16:	602b      	str	r3, [r5, #0]
 8002d18:	f7fd fe91 	bl	8000a3e <_isatty>
 8002d1c:	1c43      	adds	r3, r0, #1
 8002d1e:	d102      	bne.n	8002d26 <_isatty_r+0x1a>
 8002d20:	682b      	ldr	r3, [r5, #0]
 8002d22:	b103      	cbz	r3, 8002d26 <_isatty_r+0x1a>
 8002d24:	6023      	str	r3, [r4, #0]
 8002d26:	bd38      	pop	{r3, r4, r5, pc}
 8002d28:	200000e4 	.word	0x200000e4

08002d2c <_lseek_r>:
 8002d2c:	b538      	push	{r3, r4, r5, lr}
 8002d2e:	4d07      	ldr	r5, [pc, #28]	; (8002d4c <_lseek_r+0x20>)
 8002d30:	4604      	mov	r4, r0
 8002d32:	4608      	mov	r0, r1
 8002d34:	4611      	mov	r1, r2
 8002d36:	2200      	movs	r2, #0
 8002d38:	602a      	str	r2, [r5, #0]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	f7fd fe8a 	bl	8000a54 <_lseek>
 8002d40:	1c43      	adds	r3, r0, #1
 8002d42:	d102      	bne.n	8002d4a <_lseek_r+0x1e>
 8002d44:	682b      	ldr	r3, [r5, #0]
 8002d46:	b103      	cbz	r3, 8002d4a <_lseek_r+0x1e>
 8002d48:	6023      	str	r3, [r4, #0]
 8002d4a:	bd38      	pop	{r3, r4, r5, pc}
 8002d4c:	200000e4 	.word	0x200000e4

08002d50 <__malloc_lock>:
 8002d50:	4801      	ldr	r0, [pc, #4]	; (8002d58 <__malloc_lock+0x8>)
 8002d52:	f7ff be0b 	b.w	800296c <__retarget_lock_acquire_recursive>
 8002d56:	bf00      	nop
 8002d58:	200000d8 	.word	0x200000d8

08002d5c <__malloc_unlock>:
 8002d5c:	4801      	ldr	r0, [pc, #4]	; (8002d64 <__malloc_unlock+0x8>)
 8002d5e:	f7ff be06 	b.w	800296e <__retarget_lock_release_recursive>
 8002d62:	bf00      	nop
 8002d64:	200000d8 	.word	0x200000d8

08002d68 <_read_r>:
 8002d68:	b538      	push	{r3, r4, r5, lr}
 8002d6a:	4d07      	ldr	r5, [pc, #28]	; (8002d88 <_read_r+0x20>)
 8002d6c:	4604      	mov	r4, r0
 8002d6e:	4608      	mov	r0, r1
 8002d70:	4611      	mov	r1, r2
 8002d72:	2200      	movs	r2, #0
 8002d74:	602a      	str	r2, [r5, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	f7fd fe28 	bl	80009cc <_read>
 8002d7c:	1c43      	adds	r3, r0, #1
 8002d7e:	d102      	bne.n	8002d86 <_read_r+0x1e>
 8002d80:	682b      	ldr	r3, [r5, #0]
 8002d82:	b103      	cbz	r3, 8002d86 <_read_r+0x1e>
 8002d84:	6023      	str	r3, [r4, #0]
 8002d86:	bd38      	pop	{r3, r4, r5, pc}
 8002d88:	200000e4 	.word	0x200000e4

08002d8c <_init>:
 8002d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8e:	bf00      	nop
 8002d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d92:	bc08      	pop	{r3}
 8002d94:	469e      	mov	lr, r3
 8002d96:	4770      	bx	lr

08002d98 <_fini>:
 8002d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d9a:	bf00      	nop
 8002d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d9e:	bc08      	pop	{r3}
 8002da0:	469e      	mov	lr, r3
 8002da2:	4770      	bx	lr
