;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Control_Unit : 
  module Control_Unit : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip CU_Opcode : UInt<7>, CU_MemWrite : UInt<1>, CU_Branch : UInt<1>, CU_MemRead : UInt<1>, CU_RegWrite : UInt<1>, CU_MemToReg : UInt<1>, CU_ALU_op : UInt<3>, CU_InA : UInt<2>, CU_InB : UInt<1>, CU_Extend_sel : UInt<2>, CU_Next_PC : UInt<2>}
    
    node _T = eq(io.CU_Opcode, UInt<2>("h03")) @[Control-Unit.scala 20:23]
    when _T : @[Control-Unit.scala 20:40]
      io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 21:24]
      io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 22:22]
      io.CU_MemRead <= UInt<1>("h01") @[Control-Unit.scala 23:23]
      io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 24:24]
      io.CU_MemToReg <= UInt<1>("h01") @[Control-Unit.scala 25:24]
      io.CU_ALU_op <= UInt<3>("h04") @[Control-Unit.scala 26:22]
      io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 27:19]
      io.CU_InB <= UInt<1>("h01") @[Control-Unit.scala 28:19]
      io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 29:26]
      io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 30:23]
      skip @[Control-Unit.scala 20:40]
    else : @[Control-Unit.scala 32:187]
      node _T_1 = eq(io.CU_Opcode, UInt<4>("h0f")) @[Control-Unit.scala 32:29]
      node _T_2 = eq(io.CU_Opcode, UInt<5>("h017")) @[Control-Unit.scala 32:64]
      node _T_3 = or(_T_1, _T_2) @[Control-Unit.scala 32:47]
      node _T_4 = eq(io.CU_Opcode, UInt<5>("h01b")) @[Control-Unit.scala 32:99]
      node _T_5 = or(_T_3, _T_4) @[Control-Unit.scala 32:82]
      node _T_6 = eq(io.CU_Opcode, UInt<6>("h03b")) @[Control-Unit.scala 32:134]
      node _T_7 = or(_T_5, _T_6) @[Control-Unit.scala 32:117]
      node _T_8 = eq(io.CU_Opcode, UInt<7>("h073")) @[Control-Unit.scala 32:169]
      node _T_9 = or(_T_7, _T_8) @[Control-Unit.scala 32:152]
      when _T_9 : @[Control-Unit.scala 32:187]
        io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 33:24]
        io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 34:22]
        io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 35:23]
        io.CU_RegWrite <= UInt<1>("h00") @[Control-Unit.scala 36:24]
        io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 37:24]
        io.CU_ALU_op <= UInt<3>("h07") @[Control-Unit.scala 38:22]
        io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 39:19]
        io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 40:19]
        io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 41:26]
        io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 42:23]
        skip @[Control-Unit.scala 32:187]
      else : @[Control-Unit.scala 45:45]
        node _T_10 = eq(io.CU_Opcode, UInt<5>("h013")) @[Control-Unit.scala 45:28]
        when _T_10 : @[Control-Unit.scala 45:45]
          io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 46:24]
          io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 47:22]
          io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 48:23]
          io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 49:24]
          io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 50:24]
          io.CU_ALU_op <= UInt<1>("h01") @[Control-Unit.scala 51:22]
          io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 52:19]
          io.CU_InB <= UInt<1>("h01") @[Control-Unit.scala 53:19]
          io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 54:26]
          io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 55:23]
          skip @[Control-Unit.scala 45:45]
        else : @[Control-Unit.scala 57:45]
          node _T_11 = eq(io.CU_Opcode, UInt<6>("h023")) @[Control-Unit.scala 57:28]
          when _T_11 : @[Control-Unit.scala 57:45]
            io.CU_MemWrite <= UInt<1>("h01") @[Control-Unit.scala 58:24]
            io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 59:22]
            io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 60:23]
            io.CU_RegWrite <= UInt<1>("h00") @[Control-Unit.scala 61:24]
            io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 62:24]
            io.CU_ALU_op <= UInt<3>("h05") @[Control-Unit.scala 63:22]
            io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 64:19]
            io.CU_InB <= UInt<1>("h01") @[Control-Unit.scala 65:19]
            io.CU_Extend_sel <= UInt<2>("h02") @[Control-Unit.scala 66:26]
            io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 67:23]
            skip @[Control-Unit.scala 57:45]
          else : @[Control-Unit.scala 69:45]
            node _T_12 = eq(io.CU_Opcode, UInt<6>("h033")) @[Control-Unit.scala 69:28]
            when _T_12 : @[Control-Unit.scala 69:45]
              io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 70:24]
              io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 71:22]
              io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 72:23]
              io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 73:24]
              io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 74:24]
              io.CU_ALU_op <= UInt<1>("h00") @[Control-Unit.scala 75:22]
              io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 76:19]
              io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 77:19]
              io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 78:26]
              io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 79:23]
              skip @[Control-Unit.scala 69:45]
            else : @[Control-Unit.scala 81:45]
              node _T_13 = eq(io.CU_Opcode, UInt<6>("h037")) @[Control-Unit.scala 81:28]
              when _T_13 : @[Control-Unit.scala 81:45]
                io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 82:24]
                io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 83:22]
                io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 85:23]
                io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 86:24]
                io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 87:24]
                io.CU_ALU_op <= UInt<3>("h06") @[Control-Unit.scala 88:22]
                io.CU_InA <= UInt<2>("h03") @[Control-Unit.scala 89:19]
                io.CU_InB <= UInt<1>("h01") @[Control-Unit.scala 90:19]
                io.CU_Extend_sel <= UInt<1>("h01") @[Control-Unit.scala 92:26]
                io.CU_Next_PC <= UInt<1>("h00") @[Control-Unit.scala 94:23]
                skip @[Control-Unit.scala 81:45]
              else : @[Control-Unit.scala 96:45]
                node _T_14 = eq(io.CU_Opcode, UInt<7>("h063")) @[Control-Unit.scala 96:28]
                when _T_14 : @[Control-Unit.scala 96:45]
                  io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 97:24]
                  io.CU_Branch <= UInt<1>("h01") @[Control-Unit.scala 98:22]
                  io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 99:23]
                  io.CU_RegWrite <= UInt<1>("h00") @[Control-Unit.scala 100:24]
                  io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 101:24]
                  io.CU_ALU_op <= UInt<2>("h02") @[Control-Unit.scala 102:22]
                  io.CU_InA <= UInt<1>("h00") @[Control-Unit.scala 103:19]
                  io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 104:19]
                  io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 105:26]
                  io.CU_Next_PC <= UInt<1>("h01") @[Control-Unit.scala 106:23]
                  skip @[Control-Unit.scala 96:45]
                else : @[Control-Unit.scala 108:45]
                  node _T_15 = eq(io.CU_Opcode, UInt<7>("h067")) @[Control-Unit.scala 108:28]
                  when _T_15 : @[Control-Unit.scala 108:45]
                    io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 109:24]
                    io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 110:22]
                    io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 111:23]
                    io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 112:24]
                    io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 113:24]
                    io.CU_ALU_op <= UInt<2>("h03") @[Control-Unit.scala 114:22]
                    io.CU_InA <= UInt<2>("h02") @[Control-Unit.scala 115:19]
                    io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 116:19]
                    io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 117:26]
                    io.CU_Next_PC <= UInt<2>("h03") @[Control-Unit.scala 118:23]
                    skip @[Control-Unit.scala 108:45]
                  else : @[Control-Unit.scala 120:45]
                    node _T_16 = eq(io.CU_Opcode, UInt<7>("h06f")) @[Control-Unit.scala 120:28]
                    when _T_16 : @[Control-Unit.scala 120:45]
                      io.CU_MemWrite <= UInt<1>("h00") @[Control-Unit.scala 121:24]
                      io.CU_Branch <= UInt<1>("h00") @[Control-Unit.scala 122:22]
                      io.CU_MemRead <= UInt<1>("h00") @[Control-Unit.scala 123:23]
                      io.CU_RegWrite <= UInt<1>("h01") @[Control-Unit.scala 124:24]
                      io.CU_MemToReg <= UInt<1>("h00") @[Control-Unit.scala 125:24]
                      io.CU_ALU_op <= UInt<2>("h03") @[Control-Unit.scala 126:22]
                      io.CU_InA <= UInt<2>("h02") @[Control-Unit.scala 127:19]
                      io.CU_InB <= UInt<1>("h00") @[Control-Unit.scala 128:19]
                      io.CU_Extend_sel <= UInt<1>("h00") @[Control-Unit.scala 129:26]
                      io.CU_Next_PC <= UInt<2>("h02") @[Control-Unit.scala 130:23]
                      skip @[Control-Unit.scala 120:45]
                    else : @[Control-Unit.scala 132:15]
                      io.CU_MemWrite is invalid @[Control-Unit.scala 133:24]
                      io.CU_Branch is invalid @[Control-Unit.scala 134:22]
                      io.CU_MemRead is invalid @[Control-Unit.scala 135:23]
                      io.CU_RegWrite is invalid @[Control-Unit.scala 136:24]
                      io.CU_MemToReg is invalid @[Control-Unit.scala 137:24]
                      io.CU_ALU_op is invalid @[Control-Unit.scala 138:22]
                      io.CU_InA is invalid @[Control-Unit.scala 139:19]
                      io.CU_InB is invalid @[Control-Unit.scala 140:19]
                      io.CU_Extend_sel is invalid @[Control-Unit.scala 141:26]
                      io.CU_Next_PC is invalid @[Control-Unit.scala 142:23]
                      skip @[Control-Unit.scala 132:15]
    
