#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f8b530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f8b6c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1f967e0 .functor NOT 1, L_0x1fc1190, C4<0>, C4<0>, C4<0>;
L_0x1fc0f20 .functor XOR 1, L_0x1fc0dc0, L_0x1fc0e80, C4<0>, C4<0>;
L_0x1fc1080 .functor XOR 1, L_0x1fc0f20, L_0x1fc0fe0, C4<0>, C4<0>;
v0x1fbd500_0 .net *"_ivl_10", 0 0, L_0x1fc0fe0;  1 drivers
v0x1fbd600_0 .net *"_ivl_12", 0 0, L_0x1fc1080;  1 drivers
v0x1fbd6e0_0 .net *"_ivl_2", 0 0, L_0x1fc02a0;  1 drivers
v0x1fbd7a0_0 .net *"_ivl_4", 0 0, L_0x1fc0dc0;  1 drivers
v0x1fbd880_0 .net *"_ivl_6", 0 0, L_0x1fc0e80;  1 drivers
v0x1fbd9b0_0 .net *"_ivl_8", 0 0, L_0x1fc0f20;  1 drivers
v0x1fbda90_0 .net "a", 0 0, v0x1fbad50_0;  1 drivers
v0x1fbdb30_0 .net "b", 0 0, v0x1fbadf0_0;  1 drivers
v0x1fbdbd0_0 .net "c", 0 0, v0x1fbae90_0;  1 drivers
v0x1fbdc70_0 .var "clk", 0 0;
v0x1fbdd10_0 .net "d", 0 0, v0x1fbb000_0;  1 drivers
v0x1fbddb0_0 .net "out_dut", 0 0, L_0x1fc0c60;  1 drivers
v0x1fbde50_0 .net "out_ref", 0 0, L_0x1fbee20;  1 drivers
v0x1fbdef0_0 .var/2u "stats1", 159 0;
v0x1fbdf90_0 .var/2u "strobe", 0 0;
v0x1fbe030_0 .net "tb_match", 0 0, L_0x1fc1190;  1 drivers
v0x1fbe0f0_0 .net "tb_mismatch", 0 0, L_0x1f967e0;  1 drivers
v0x1fbe2c0_0 .net "wavedrom_enable", 0 0, v0x1fbb0f0_0;  1 drivers
v0x1fbe360_0 .net "wavedrom_title", 511 0, v0x1fbb190_0;  1 drivers
L_0x1fc02a0 .concat [ 1 0 0 0], L_0x1fbee20;
L_0x1fc0dc0 .concat [ 1 0 0 0], L_0x1fbee20;
L_0x1fc0e80 .concat [ 1 0 0 0], L_0x1fc0c60;
L_0x1fc0fe0 .concat [ 1 0 0 0], L_0x1fbee20;
L_0x1fc1190 .cmp/eeq 1, L_0x1fc02a0, L_0x1fc1080;
S_0x1f8b850 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1f8b6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1f8bfd0 .functor NOT 1, v0x1fbae90_0, C4<0>, C4<0>, C4<0>;
L_0x1f970a0 .functor NOT 1, v0x1fbadf0_0, C4<0>, C4<0>, C4<0>;
L_0x1fbe570 .functor AND 1, L_0x1f8bfd0, L_0x1f970a0, C4<1>, C4<1>;
L_0x1fbe610 .functor NOT 1, v0x1fbb000_0, C4<0>, C4<0>, C4<0>;
L_0x1fbe740 .functor NOT 1, v0x1fbad50_0, C4<0>, C4<0>, C4<0>;
L_0x1fbe840 .functor AND 1, L_0x1fbe610, L_0x1fbe740, C4<1>, C4<1>;
L_0x1fbe920 .functor OR 1, L_0x1fbe570, L_0x1fbe840, C4<0>, C4<0>;
L_0x1fbe9e0 .functor AND 1, v0x1fbad50_0, v0x1fbae90_0, C4<1>, C4<1>;
L_0x1fbeaa0 .functor AND 1, L_0x1fbe9e0, v0x1fbb000_0, C4<1>, C4<1>;
L_0x1fbeb60 .functor OR 1, L_0x1fbe920, L_0x1fbeaa0, C4<0>, C4<0>;
L_0x1fbecd0 .functor AND 1, v0x1fbadf0_0, v0x1fbae90_0, C4<1>, C4<1>;
L_0x1fbed40 .functor AND 1, L_0x1fbecd0, v0x1fbb000_0, C4<1>, C4<1>;
L_0x1fbee20 .functor OR 1, L_0x1fbeb60, L_0x1fbed40, C4<0>, C4<0>;
v0x1f96a50_0 .net *"_ivl_0", 0 0, L_0x1f8bfd0;  1 drivers
v0x1f96af0_0 .net *"_ivl_10", 0 0, L_0x1fbe840;  1 drivers
v0x1fb9540_0 .net *"_ivl_12", 0 0, L_0x1fbe920;  1 drivers
v0x1fb9600_0 .net *"_ivl_14", 0 0, L_0x1fbe9e0;  1 drivers
v0x1fb96e0_0 .net *"_ivl_16", 0 0, L_0x1fbeaa0;  1 drivers
v0x1fb9810_0 .net *"_ivl_18", 0 0, L_0x1fbeb60;  1 drivers
v0x1fb98f0_0 .net *"_ivl_2", 0 0, L_0x1f970a0;  1 drivers
v0x1fb99d0_0 .net *"_ivl_20", 0 0, L_0x1fbecd0;  1 drivers
v0x1fb9ab0_0 .net *"_ivl_22", 0 0, L_0x1fbed40;  1 drivers
v0x1fb9b90_0 .net *"_ivl_4", 0 0, L_0x1fbe570;  1 drivers
v0x1fb9c70_0 .net *"_ivl_6", 0 0, L_0x1fbe610;  1 drivers
v0x1fb9d50_0 .net *"_ivl_8", 0 0, L_0x1fbe740;  1 drivers
v0x1fb9e30_0 .net "a", 0 0, v0x1fbad50_0;  alias, 1 drivers
v0x1fb9ef0_0 .net "b", 0 0, v0x1fbadf0_0;  alias, 1 drivers
v0x1fb9fb0_0 .net "c", 0 0, v0x1fbae90_0;  alias, 1 drivers
v0x1fba070_0 .net "d", 0 0, v0x1fbb000_0;  alias, 1 drivers
v0x1fba130_0 .net "out", 0 0, L_0x1fbee20;  alias, 1 drivers
S_0x1fba290 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1f8b6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1fbad50_0 .var "a", 0 0;
v0x1fbadf0_0 .var "b", 0 0;
v0x1fbae90_0 .var "c", 0 0;
v0x1fbaf60_0 .net "clk", 0 0, v0x1fbdc70_0;  1 drivers
v0x1fbb000_0 .var "d", 0 0;
v0x1fbb0f0_0 .var "wavedrom_enable", 0 0;
v0x1fbb190_0 .var "wavedrom_title", 511 0;
S_0x1fba530 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1fba290;
 .timescale -12 -12;
v0x1fba790_0 .var/2s "count", 31 0;
E_0x1f86480/0 .event negedge, v0x1fbaf60_0;
E_0x1f86480/1 .event posedge, v0x1fbaf60_0;
E_0x1f86480 .event/or E_0x1f86480/0, E_0x1f86480/1;
E_0x1f866d0 .event negedge, v0x1fbaf60_0;
E_0x1f709f0 .event posedge, v0x1fbaf60_0;
S_0x1fba890 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1fba290;
 .timescale -12 -12;
v0x1fbaa90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fbab70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1fba290;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fbb2f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1f8b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1fbef80 .functor NOT 1, v0x1fbad50_0, C4<0>, C4<0>, C4<0>;
L_0x1fbeff0 .functor NOT 1, v0x1fbadf0_0, C4<0>, C4<0>, C4<0>;
L_0x1fbf080 .functor AND 1, L_0x1fbef80, L_0x1fbeff0, C4<1>, C4<1>;
L_0x1fbf190 .functor NOT 1, v0x1fbae90_0, C4<0>, C4<0>, C4<0>;
L_0x1fbf230 .functor AND 1, L_0x1fbf080, L_0x1fbf190, C4<1>, C4<1>;
L_0x1fbf340 .functor AND 1, L_0x1fbf230, v0x1fbb000_0, C4<1>, C4<1>;
L_0x1fbf440 .functor NOT 1, v0x1fbad50_0, C4<0>, C4<0>, C4<0>;
L_0x1fbf4b0 .functor AND 1, L_0x1fbf440, v0x1fbadf0_0, C4<1>, C4<1>;
L_0x1fbf5c0 .functor AND 1, L_0x1fbf4b0, v0x1fbae90_0, C4<1>, C4<1>;
L_0x1fbf790 .functor NOT 1, v0x1fbb000_0, C4<0>, C4<0>, C4<0>;
L_0x1fbf970 .functor AND 1, L_0x1fbf5c0, L_0x1fbf790, C4<1>, C4<1>;
L_0x1fbfa30 .functor OR 1, L_0x1fbf340, L_0x1fbf970, C4<0>, C4<0>;
L_0x1fbfbb0 .functor NOT 1, v0x1fbadf0_0, C4<0>, C4<0>, C4<0>;
L_0x1fbfd30 .functor AND 1, v0x1fbad50_0, L_0x1fbfbb0, C4<1>, C4<1>;
L_0x1fbfb40 .functor AND 1, L_0x1fbfd30, v0x1fbae90_0, C4<1>, C4<1>;
L_0x1fbffd0 .functor AND 1, L_0x1fbfb40, v0x1fbb000_0, C4<1>, C4<1>;
L_0x1fc0120 .functor OR 1, L_0x1fbfa30, L_0x1fbffd0, C4<0>, C4<0>;
L_0x1fc0230 .functor AND 1, v0x1fbad50_0, v0x1fbadf0_0, C4<1>, C4<1>;
L_0x1fc0340 .functor NOT 1, v0x1fbae90_0, C4<0>, C4<0>, C4<0>;
L_0x1fc03b0 .functor AND 1, L_0x1fc0230, L_0x1fc0340, C4<1>, C4<1>;
L_0x1fc0570 .functor AND 1, L_0x1fc03b0, v0x1fbb000_0, C4<1>, C4<1>;
L_0x1fc0630 .functor OR 1, L_0x1fc0120, L_0x1fc0570, C4<0>, C4<0>;
L_0x1fc0800 .functor AND 1, v0x1fbad50_0, v0x1fbadf0_0, C4<1>, C4<1>;
L_0x1fc0870 .functor AND 1, L_0x1fc0800, v0x1fbae90_0, C4<1>, C4<1>;
L_0x1fc0a00 .functor NOT 1, v0x1fbb000_0, C4<0>, C4<0>, C4<0>;
L_0x1fc0a70 .functor AND 1, L_0x1fc0870, L_0x1fc0a00, C4<1>, C4<1>;
L_0x1fc0c60 .functor OR 1, L_0x1fc0630, L_0x1fc0a70, C4<0>, C4<0>;
v0x1fbb5e0_0 .net *"_ivl_0", 0 0, L_0x1fbef80;  1 drivers
v0x1fbb6c0_0 .net *"_ivl_10", 0 0, L_0x1fbf340;  1 drivers
v0x1fbb7a0_0 .net *"_ivl_12", 0 0, L_0x1fbf440;  1 drivers
v0x1fbb890_0 .net *"_ivl_14", 0 0, L_0x1fbf4b0;  1 drivers
v0x1fbb970_0 .net *"_ivl_16", 0 0, L_0x1fbf5c0;  1 drivers
v0x1fbbaa0_0 .net *"_ivl_18", 0 0, L_0x1fbf790;  1 drivers
v0x1fbbb80_0 .net *"_ivl_2", 0 0, L_0x1fbeff0;  1 drivers
v0x1fbbc60_0 .net *"_ivl_20", 0 0, L_0x1fbf970;  1 drivers
v0x1fbbd40_0 .net *"_ivl_22", 0 0, L_0x1fbfa30;  1 drivers
v0x1fbbe20_0 .net *"_ivl_24", 0 0, L_0x1fbfbb0;  1 drivers
v0x1fbbf00_0 .net *"_ivl_26", 0 0, L_0x1fbfd30;  1 drivers
v0x1fbbfe0_0 .net *"_ivl_28", 0 0, L_0x1fbfb40;  1 drivers
v0x1fbc0c0_0 .net *"_ivl_30", 0 0, L_0x1fbffd0;  1 drivers
v0x1fbc1a0_0 .net *"_ivl_32", 0 0, L_0x1fc0120;  1 drivers
v0x1fbc280_0 .net *"_ivl_34", 0 0, L_0x1fc0230;  1 drivers
v0x1fbc360_0 .net *"_ivl_36", 0 0, L_0x1fc0340;  1 drivers
v0x1fbc440_0 .net *"_ivl_38", 0 0, L_0x1fc03b0;  1 drivers
v0x1fbc630_0 .net *"_ivl_4", 0 0, L_0x1fbf080;  1 drivers
v0x1fbc710_0 .net *"_ivl_40", 0 0, L_0x1fc0570;  1 drivers
v0x1fbc7f0_0 .net *"_ivl_42", 0 0, L_0x1fc0630;  1 drivers
v0x1fbc8d0_0 .net *"_ivl_44", 0 0, L_0x1fc0800;  1 drivers
v0x1fbc9b0_0 .net *"_ivl_46", 0 0, L_0x1fc0870;  1 drivers
v0x1fbca90_0 .net *"_ivl_48", 0 0, L_0x1fc0a00;  1 drivers
v0x1fbcb70_0 .net *"_ivl_50", 0 0, L_0x1fc0a70;  1 drivers
v0x1fbcc50_0 .net *"_ivl_6", 0 0, L_0x1fbf190;  1 drivers
v0x1fbcd30_0 .net *"_ivl_8", 0 0, L_0x1fbf230;  1 drivers
v0x1fbce10_0 .net "a", 0 0, v0x1fbad50_0;  alias, 1 drivers
v0x1fbceb0_0 .net "b", 0 0, v0x1fbadf0_0;  alias, 1 drivers
v0x1fbcfa0_0 .net "c", 0 0, v0x1fbae90_0;  alias, 1 drivers
v0x1fbd090_0 .net "d", 0 0, v0x1fbb000_0;  alias, 1 drivers
v0x1fbd180_0 .net "out", 0 0, L_0x1fc0c60;  alias, 1 drivers
S_0x1fbd2e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1f8b6c0;
 .timescale -12 -12;
E_0x1f86220 .event anyedge, v0x1fbdf90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fbdf90_0;
    %nor/r;
    %assign/vec4 v0x1fbdf90_0, 0;
    %wait E_0x1f86220;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fba290;
T_3 ;
    %fork t_1, S_0x1fba530;
    %jmp t_0;
    .scope S_0x1fba530;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fba790_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fbb000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fbae90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fbadf0_0, 0;
    %assign/vec4 v0x1fbad50_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f709f0;
    %load/vec4 v0x1fba790_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1fba790_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fbb000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fbae90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fbadf0_0, 0;
    %assign/vec4 v0x1fbad50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f866d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fbab70;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f86480;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1fbad50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fbadf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fbae90_0, 0;
    %assign/vec4 v0x1fbb000_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1fba290;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1f8b6c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fbdc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fbdf90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f8b6c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fbdc70_0;
    %inv;
    %store/vec4 v0x1fbdc70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f8b6c0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fbaf60_0, v0x1fbe0f0_0, v0x1fbda90_0, v0x1fbdb30_0, v0x1fbdbd0_0, v0x1fbdd10_0, v0x1fbde50_0, v0x1fbddb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f8b6c0;
T_7 ;
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f8b6c0;
T_8 ;
    %wait E_0x1f86480;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fbdef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbdef0_0, 4, 32;
    %load/vec4 v0x1fbe030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbdef0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fbdef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbdef0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fbde50_0;
    %load/vec4 v0x1fbde50_0;
    %load/vec4 v0x1fbddb0_0;
    %xor;
    %load/vec4 v0x1fbde50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbdef0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fbdef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbdef0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response47/top_module.sv";
