$date
	Mon Feb 22 01:47:06 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg2b $end
$var reg 1 ! d1 $end
$upscope $end
$scope module reg2b $end
$var reg 1 " d2 $end
$upscope $end
$scope module reg2b $end
$var reg 1 # clk $end
$upscope $end
$scope module reg2b $end
$var wire 1 $ q1 $end
$upscope $end
$scope module reg2b $end
$var wire 1 % q2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
1"
1!
$end
#20000
1$
1%
1#
#30000
0#
#50000
0!
#60000
0$
1#
#70000
0#
#90000
0"
1!
#100000
0%
1$
1#
#110000
0#
#130000
1"
0!
#140000
0$
1%
1#
#150000
0#
#170000
0"
1!
#180000
1#
#190000
0#
#210000
1"
0!
#220000
1#
#230000
0#
#270000
