// Seed: 3588760735
module module_0;
  tri1 id_1;
  always @(posedge 1 == -1) {id_1} -= id_1;
  assign id_1 = (id_1 + id_1);
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_2 = 32'd36,
    parameter id_3 = 32'd11
) (
    input uwire _id_0,
    input wor   id_1,
    input wor   _id_2,
    input uwire _id_3
);
  logic [id_3 : 1] id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0][id_2 : id_0] id_6;
  assign id_6 = id_6[-1];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output logic [7:0] id_9;
  output wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  always @* $signed(30);
  ;
  assign id_9[-1'b0*1<1] = 1;
endmodule
