// Seed: 1005280786
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4, id_5, id_6;
  logic [7:0] id_7;
  tri1 id_8;
  assign id_7[1] = 1;
  id_9(
      .id_0(1), .id_1(~id_8 - id_3), .id_2(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor  id_4;
  wire id_5;
  assign id_5 = id_3;
  assign id_4 = 1;
  reg id_6;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_3
  );
  assign modCall_1.id_8 = 0;
  final begin : LABEL_0
    id_6 <= 1;
  end
  always @(id_5) id_4 = 1;
  assign id_6 = id_6;
  always force id_5 = 1 == id_2;
endmodule
