# Design Verification Engineer Training ‚Äì NCDC Islamabad

This repository contains all the learning material, code samples, and resources from my DV Engineer training at NCDC Islamabad.

## üìö Topics Covered

- ‚úÖ C Programming
- ‚úÖ Digital Logic Design (DLD)
- ‚úÖ Assembly Language (RISC-V)
- ‚úÖ RISC-V ISA & Toolchain
- ‚úÖ SystemVerilog
- ‚úÖ Computer Architecture
- ‚úÖ UVM (Universal Verification Methodology)
- ‚úÖ Simulation Projects and Labs

## üìÅ Repository Structure

| Folder | Description |
|--------|-------------|
| `c_module/` | C and C++ code exercises and concepts |
| `dld/` | gates, circuits, system verilog related tasks |
| `assembly/` | MIPS or RISC-V assembly codes |
| `riscv/` | RISC-V examples and notes |
| `systemverilog/` | SV syntax, testbenches, tasks/functions |
| `computer_architecture/` | Notes and diagrams |
| `uvm/` | UVM agents, drivers, monitors, testbenches |
| `projects/` | Combined verification projects |
| `resources/` | Books, references, PDFs |

## üíº Purpose

This repo is intended for:
- Personal reference and revision
- Sharing my learning with others
- Building a public portfolio for DV roles

> ‚ö†Ô∏è This is a learning repository. Contributions and corrections are welcome.
