yosys -p "synth_ice40 -top top -json top-40.json" top-40.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+79 (git sha1 b52f6cb19, gcc 12.2.0-14 -fPIC -Os)


-- Parsing `top-40.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: top-40.v
Parsing Verilog input from `top-40.v' to AST representation.
Storing AST representation for module `$abstract\uart'.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json top-40.json' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
Warning: reg '\sig_led' is assigned in a continuous assignment at top-40.v:42.10-42.40.
Warning: reg '\sig_send' is assigned in a continuous assignment at top-40.v:47.10-47.30.
Warning: reg '\sig_tx_data' is assigned in a continuous assignment at top-40.v:48.10-48.35.
Warning: wire '\led' is assigned in a block at top-40.v:138.7-138.20.
Warning: wire '\ram_wren' is assigned in a block at top-40.v:145.5-145.21.
Warning: wire '\ram_data_in' is assigned in a block at top-40.v:154.7-154.29.
Warning: wire '\ram_wren' is assigned in a block at top-40.v:155.7-155.23.
Warning: wire '\ram_data_in' is assigned in a block at top-40.v:161.7-161.29.
Warning: wire '\ram_wren' is assigned in a block at top-40.v:162.7-162.23.
Warning: wire '\ram_data_in' is assigned in a block at top-40.v:168.7-168.29.
Warning: wire '\ram_wren' is assigned in a block at top-40.v:169.7-169.23.
Warning: wire '\ram_data_in' is assigned in a block at top-40.v:175.7-175.29.
Warning: wire '\ram_wren' is assigned in a block at top-40.v:176.7-176.23.
Warning: wire '\led' is assigned in a block at top-40.v:188.10-188.34.

2.3.1. Analyzing design hierarchy..
Top module:  \top
Parameter \BIT_WIDTH = 11
Parameter \BAUD_RATE = 4000000
Parameter \CLOCK_FREQ_HZ = 40000000

2.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \BIT_WIDTH = 11
Parameter \BAUD_RATE = 4000000
Parameter \CLOCK_FREQ_HZ = 40000000
Generating RTLIL representation for module `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart'.
Parameter \BIT_WIDTH = 11
Parameter \BAUD_RATE = 4000000
Parameter \CLOCK_FREQ_HZ = 40000000
Found cached RTLIL representation for module `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart'.

2.3.3. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart

2.3.4. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart
Removing unused module `$abstract\top'.
Removing unused module `$abstract\uart'.
Removed 2 unused modules.
Warning: Resizing cell port top.spram.ADDRESS from 16 bits to 14 bits.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173 in module SB_DFFSR.
Marked 3 switch rules as full_case in process $proc$uart.v:71$401 in module $paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.
Marked 3 switch rules as full_case in process $proc$uart.v:36$396 in module $paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.
Marked 3 switch rules as full_case in process $proc$top-40.v:85$383 in module top.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 26 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0
Found init rule in `\top.$proc$top-40.v:0$395'.
  Set init value: \led = 3'000
  Set init value: \state = 8'00000001
  Set init value: \counter = 0

2.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.

2.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~34 debug messages>

2.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Creating decoders for process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:71$401'.
     1/7: $0\sig_tx_buf[7:0] [7]
     2/7: $0\sig_tx_buf[7:0] [6:0]
     3/7: $0\sig_tx_bit[9:0] [0]
     4/7: $0\txstate[0:0]
     5/7: $0\sig_tx_cnt[10:0]
     6/7: $0\sig_tx_bit[9:0] [9:1]
     7/7: $0\tx[0:0]
Creating decoders for process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:36$396'.
     1/8: $0\sig_rx_buf[7:0] [7]
     2/8: $0\sig_rx_buf[7:0] [6:0]
     3/8: $0\sig_rx_bit[9:0] [0]
     4/8: $0\rxstate[0:0]
     5/8: $0\sig_rx_cnt[10:0]
     6/8: $0\sig_rx_bit[9:0] [9:1]
     7/8: $0\rx_data[7:0]
     8/8: $0\valid[0:0]
Creating decoders for process `\top.$proc$top-40.v:0$395'.
Creating decoders for process `\top.$proc$top-40.v:142$390'.
     1/7: $0\ram_addr[15:0] [15:2]
     2/7: $0\ram_addr[15:0] [1:0]
     3/7: $0\counter[31:0]
     4/7: $0\state[7:0]
     5/7: $0\ram_data_in[15:0]
     6/7: $0\ram_wren[0:0]
     7/7: $0\led[2:0]
Creating decoders for process `\top.$proc$top-40.v:85$383'.
     1/1: $0\sig_led[3:3]
Creating decoders for process `\top.$proc$top-40.v:49$381'.

2.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
  created $adff cell `$procdff$611' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
  created $dff cell `$procdff$612' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
  created $adff cell `$procdff$613' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
  created $dff cell `$procdff$614' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
  created $adff cell `$procdff$615' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
  created $dff cell `$procdff$616' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
  created $adff cell `$procdff$617' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
  created $dff cell `$procdff$618' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
  created $dff cell `$procdff$619' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$207'.
  created $dff cell `$procdff$620' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
  created $adff cell `$procdff$621' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
  created $adff cell `$procdff$623' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
  created $adff cell `$procdff$625' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.
  created $adff cell `$procdff$627' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$169'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\tx' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:71$401'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\sig_tx_buf' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:71$401'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\sig_tx_cnt' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:71$401'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\sig_tx_bit' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:71$401'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\txstate' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:71$401'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\valid' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:36$396'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\rx_data' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:36$396'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\sig_rx_buf' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:36$396'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\sig_rx_cnt' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:36$396'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\sig_rx_bit' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:36$396'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.\rxstate' using process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:36$396'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\top.\led' using process `\top.$proc$top-40.v:142$390'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\top.\ram_addr' using process `\top.$proc$top-40.v:142$390'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\top.\ram_data_in' using process `\top.$proc$top-40.v:142$390'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\top.\ram_wren' using process `\top.$proc$top-40.v:142$390'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\top.\state' using process `\top.$proc$top-40.v:142$390'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$top-40.v:142$390'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\top.\sig_led [3]' using process `\top.$proc$top-40.v:85$383'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\top.\sig_counter' using process `\top.$proc$top-40.v:49$381'.
  created $dff cell `$procdff$649' with positive edge clock.

2.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Found and cleaned up 4 empty switches in `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:71$401'.
Removing empty process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:71$401'.
Found and cleaned up 4 empty switches in `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:36$396'.
Removing empty process `$paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.$proc$uart.v:36$396'.
Removing empty process `top.$proc$top-40.v:0$395'.
Found and cleaned up 3 empty switches in `\top.$proc$top-40.v:142$390'.
Removing empty process `top.$proc$top-40.v:142$390'.
Found and cleaned up 5 empty switches in `\top.$proc$top-40.v:85$383'.
Removing empty process `top.$proc$top-40.v:85$383'.
Removing empty process `top.$proc$top-40.v:49$381'.
Cleaned up 34 empty switches.

2.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.
<suppressed ~20 debug messages>
Optimizing module top.
<suppressed ~1 debug messages>

2.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$dc5745ab0631fad0791bb135eeb00ac70ba60b9a\uart.
<suppressed ~2 debug messages>

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 21 unused cells and 146 unused wires.
<suppressed ~22 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\gen_loop[0].uart_inst.$procmux$524: \gen_loop[0].uart_inst.rxstate -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_loop[0].uart_inst.$procmux$522: \gen_loop[0].uart_inst.rxstate -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_loop[0].uart_inst.$procmux$520: \gen_loop[0].uart_inst.rxstate -> 1'1
      Replacing known input bits on port B of cell $flatten\gen_loop[0].uart_inst.$procmux$526: \gen_loop[0].uart_inst.rxstate -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_loop[1].uart_inst.$procmux$471: \gen_loop[1].uart_inst.txstate -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_loop[1].uart_inst.$procmux$469: \gen_loop[1].uart_inst.txstate -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_loop[1].uart_inst.$procmux$467: \gen_loop[1].uart_inst.txstate -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_loop[1].uart_inst.$procmux$473: \gen_loop[1].uart_inst.txstate -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_loop[1].uart_inst.$procmux$524: \gen_loop[1].uart_inst.rxstate -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_loop[1].uart_inst.$procmux$522: \gen_loop[1].uart_inst.rxstate -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_loop[1].uart_inst.$procmux$520: \gen_loop[1].uart_inst.rxstate -> 1'1
      Replacing known input bits on port B of cell $flatten\gen_loop[1].uart_inst.$procmux$526: \gen_loop[1].uart_inst.rxstate -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_loop[0].uart_inst.$procmux$471: \gen_loop[0].uart_inst.txstate -> 1'0
      Replacing known input bits on port A of cell $flatten\gen_loop[0].uart_inst.$procmux$469: \gen_loop[0].uart_inst.txstate -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_loop[0].uart_inst.$procmux$467: \gen_loop[0].uart_inst.txstate -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_loop[0].uart_inst.$procmux$473: \gen_loop[0].uart_inst.txstate -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $procmux$559: $auto$opt_reduce.cc:134:opt_pmux$651
    New ctrl vector for $pmux cell $procmux$589: $auto$opt_reduce.cc:134:opt_pmux$653
  Optimizing cells in module \top.
Performed a total of 2 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 34 unused wires.
<suppressed ~2 debug messages>

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.9. Rerunning OPT passes. (Maybe there is more to do..)

2.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

2.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.13. Executing OPT_DFF pass (perform DFF optimizations).

2.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.16. Finished OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.ram_data_in as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.state as FSM state register:
    Register has an initialization value.

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$647 ($dff) from module top (D = $procmux$572_Y, Q = \counter).
Adding SRST signal on $auto$ff.cc:266:slice$654 ($dffe) from module top (D = $add$top-40.v:181$391_Y, Q = \counter, rval = 0).
Adding EN signal on $procdff$646 ($dff) from module top (D = $0\state[7:0], Q = \state).
Adding EN signal on $procdff$644 ($dff) from module top (D = $0\ram_data_in[15:0], Q = \ram_data_in).
Adding EN signal on $procdff$643 ($dff) from module top (D = 14'00000000000000, Q = \ram_addr [15:2]).
Adding EN signal on $procdff$643 ($dff) from module top (D = $0\ram_addr[15:0] [1:0], Q = \ram_addr [1:0]).
Adding EN signal on $procdff$642 ($dff) from module top (D = \ram_data_out [2:0], Q = \led).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$640 ($dff) from module top (D = 1'1, Q = \gen_loop[1].uart_inst.sig_rx_bit [0]).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$640 ($dff) from module top (D = $flatten\gen_loop[1].uart_inst.$0\sig_rx_bit[9:0] [9:1], Q = \gen_loop[1].uart_inst.sig_rx_bit [9:1]).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$638 ($dff) from module top (D = { \rx [1] \gen_loop[1].uart_inst.sig_rx_buf [7:1] }, Q = \gen_loop[1].uart_inst.sig_rx_buf).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$637 ($dff) from module top (D = \gen_loop[1].uart_inst.sig_rx_buf, Q = \gen_loop[1].uart_inst.rx_data).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$636 ($dff) from module top (D = $flatten\gen_loop[1].uart_inst.$0\valid[0:0], Q = \gen_loop[1].uart_inst.valid).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$634 ($dff) from module top (D = 1'1, Q = \gen_loop[1].uart_inst.sig_tx_bit [0]).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$634 ($dff) from module top (D = $flatten\gen_loop[1].uart_inst.$0\sig_tx_bit[9:0] [9:1], Q = \gen_loop[1].uart_inst.sig_tx_bit [9:1]).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$632 ($dff) from module top (D = \gen_loop[1].uart_inst.rx_data [7], Q = \gen_loop[1].uart_inst.sig_tx_buf [7]).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$632 ($dff) from module top (D = $flatten\gen_loop[1].uart_inst.$0\sig_tx_buf[7:0] [6:0], Q = \gen_loop[1].uart_inst.sig_tx_buf [6:0]).
Adding EN signal on $flatten\gen_loop[1].uart_inst.$procdff$631 ($dff) from module top (D = $flatten\gen_loop[1].uart_inst.$0\tx[0:0], Q = \gen_loop[1].uart_inst.tx).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$640 ($dff) from module top (D = 1'1, Q = \gen_loop[0].uart_inst.sig_rx_bit [0]).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$640 ($dff) from module top (D = $flatten\gen_loop[0].uart_inst.$0\sig_rx_bit[9:0] [9:1], Q = \gen_loop[0].uart_inst.sig_rx_bit [9:1]).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$638 ($dff) from module top (D = { \rx [0] \gen_loop[0].uart_inst.sig_rx_buf [7:1] }, Q = \gen_loop[0].uart_inst.sig_rx_buf).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$637 ($dff) from module top (D = \gen_loop[0].uart_inst.sig_rx_buf, Q = \gen_loop[0].uart_inst.rx_data).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$636 ($dff) from module top (D = $flatten\gen_loop[0].uart_inst.$0\valid[0:0], Q = \gen_loop[0].uart_inst.valid).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$634 ($dff) from module top (D = 1'1, Q = \gen_loop[0].uart_inst.sig_tx_bit [0]).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$634 ($dff) from module top (D = $flatten\gen_loop[0].uart_inst.$0\sig_tx_bit[9:0] [9:1], Q = \gen_loop[0].uart_inst.sig_tx_bit [9:1]).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$632 ($dff) from module top (D = \gen_loop[0].uart_inst.rx_data [7], Q = \gen_loop[0].uart_inst.sig_tx_buf [7]).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$632 ($dff) from module top (D = $flatten\gen_loop[0].uart_inst.$0\sig_tx_buf[7:0] [6:0], Q = \gen_loop[0].uart_inst.sig_tx_buf [6:0]).
Adding EN signal on $flatten\gen_loop[0].uart_inst.$procdff$631 ($dff) from module top (D = $flatten\gen_loop[0].uart_inst.$0\tx[0:0], Q = \gen_loop[0].uart_inst.tx).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$750 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$725 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$698 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$673 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$662 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$662 ($dffe) from module top.

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 29 unused cells and 20 unused wires.
<suppressed ~30 debug messages>

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~27 debug messages>

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$776: { $auto$opt_dff.cc:194:make_patterns_logic$771 $auto$opt_dff.cc:194:make_patterns_logic$773 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$767: { $auto$opt_dff.cc:194:make_patterns_logic$762 $auto$opt_dff.cc:194:make_patterns_logic$764 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$749: { $auto$opt_dff.cc:194:make_patterns_logic$744 $auto$opt_dff.cc:194:make_patterns_logic$746 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$724: { $auto$opt_dff.cc:194:make_patterns_logic$721 $auto$opt_dff.cc:194:make_patterns_logic$719 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$715: { $auto$opt_dff.cc:194:make_patterns_logic$710 $auto$opt_dff.cc:194:make_patterns_logic$712 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$697: { $auto$opt_dff.cc:194:make_patterns_logic$694 $auto$opt_dff.cc:194:make_patterns_logic$692 }
  Optimizing cells in module \top.
Performed a total of 6 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.16. Rerunning OPT passes. (Maybe there is more to do..)

2.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

2.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.20. Executing OPT_DFF pass (perform DFF optimizations).

2.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.23. Finished OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell top.$add$top-40.v:181$391 ($add).
Removed top 7 bits (of 32) from port B of cell top.$eq$top-40.v:184$392 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$add$top-40.v:185$393 ($add).
Removed top 30 bits (of 32) from port Y of cell top.$add$top-40.v:185$393 ($add).
Removed top 7 bits (of 32) from port B of cell top.$eq$top-40.v:187$394 ($eq).
Removed top 5 bits (of 8) from port B of cell top.$procmux$560_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell top.$procmux$561_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell top.$procmux$562_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$procmux$563_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell top.$procmux$567_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$695 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gen_loop[0].uart_inst.$add$uart.v:100$405 ($add).
Removed top 21 bits (of 32) from port Y of cell top.$flatten\gen_loop[0].uart_inst.$add$uart.v:100$405 ($add).
Removed top 7 bits (of 11) from port B of cell top.$flatten\gen_loop[0].uart_inst.$eq$uart.v:85$403 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gen_loop[0].uart_inst.$add$uart.v:63$400 ($add).
Removed top 21 bits (of 32) from port Y of cell top.$flatten\gen_loop[0].uart_inst.$add$uart.v:63$400 ($add).
Removed top 7 bits (of 11) from port B of cell top.$flatten\gen_loop[0].uart_inst.$eq$uart.v:48$398 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$747 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gen_loop[1].uart_inst.$add$uart.v:100$405 ($add).
Removed top 21 bits (of 32) from port Y of cell top.$flatten\gen_loop[1].uart_inst.$add$uart.v:100$405 ($add).
Removed top 7 bits (of 11) from port B of cell top.$flatten\gen_loop[1].uart_inst.$eq$uart.v:85$403 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gen_loop[1].uart_inst.$add$uart.v:63$400 ($add).
Removed top 21 bits (of 32) from port Y of cell top.$flatten\gen_loop[1].uart_inst.$add$uart.v:63$400 ($add).
Removed top 7 bits (of 11) from port B of cell top.$flatten\gen_loop[1].uart_inst.$eq$uart.v:48$398 ($eq).
Removed top 14 bits (of 16) from wire top.$0\ram_addr[15:0].
Removed top 30 bits (of 32) from wire top.$add$top-40.v:185$393_Y.
Removed top 1 bits (of 8) from wire top.$flatten\gen_loop[0].uart_inst.$0\sig_tx_buf[7:0].
Removed top 3 bits (of 11) from wire top.$flatten\gen_loop[0].uart_inst.$0\sig_tx_cnt[10:0].
Removed top 21 bits (of 32) from wire top.$flatten\gen_loop[0].uart_inst.$add$uart.v:100$405_Y.
Removed top 21 bits (of 32) from wire top.$flatten\gen_loop[0].uart_inst.$add$uart.v:63$400_Y.
Removed top 1 bits (of 8) from wire top.$flatten\gen_loop[1].uart_inst.$0\sig_tx_buf[7:0].
Removed top 21 bits (of 32) from wire top.$flatten\gen_loop[1].uart_inst.$add$uart.v:100$405_Y.
Removed top 21 bits (of 32) from wire top.$flatten\gen_loop[1].uart_inst.$add$uart.v:63$400_Y.
Removed top 14 bits (of 16) from wire top.ram_addr.

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

2.17. Executing SHARE pass (SAT-based resource sharing).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$top-40.v:181$391 ($add).
  creating $macc model for $add$top-40.v:185$393 ($add).
  creating $macc model for $flatten\gen_loop[0].uart_inst.$add$uart.v:100$405 ($add).
  creating $macc model for $flatten\gen_loop[0].uart_inst.$add$uart.v:63$400 ($add).
  creating $macc model for $flatten\gen_loop[1].uart_inst.$add$uart.v:100$405 ($add).
  creating $macc model for $flatten\gen_loop[1].uart_inst.$add$uart.v:63$400 ($add).
  creating $alu model for $macc $flatten\gen_loop[1].uart_inst.$add$uart.v:63$400.
  creating $alu model for $macc $flatten\gen_loop[1].uart_inst.$add$uart.v:100$405.
  creating $alu model for $macc $flatten\gen_loop[0].uart_inst.$add$uart.v:63$400.
  creating $alu model for $macc $flatten\gen_loop[0].uart_inst.$add$uart.v:100$405.
  creating $alu model for $macc $add$top-40.v:185$393.
  creating $alu model for $macc $add$top-40.v:181$391.
  creating $alu cell for $add$top-40.v:181$391: $auto$alumacc.cc:485:replace_alu$788
  creating $alu cell for $add$top-40.v:185$393: $auto$alumacc.cc:485:replace_alu$791
  creating $alu cell for $flatten\gen_loop[0].uart_inst.$add$uart.v:100$405: $auto$alumacc.cc:485:replace_alu$794
  creating $alu cell for $flatten\gen_loop[0].uart_inst.$add$uart.v:63$400: $auto$alumacc.cc:485:replace_alu$797
  creating $alu cell for $flatten\gen_loop[1].uart_inst.$add$uart.v:100$405: $auto$alumacc.cc:485:replace_alu$800
  creating $alu cell for $flatten\gen_loop[1].uart_inst.$add$uart.v:63$400: $auto$alumacc.cc:485:replace_alu$803
  created 6 $alu and 0 $macc cells.

2.22. Executing OPT pass (performing simple optimizations).

2.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

2.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.6. Executing OPT_DFF pass (perform DFF optimizations).

2.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.22.9. Finished OPT passes. (There is nothing left to do.)

2.23. Executing MEMORY pass.

2.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

2.26. Executing TECHMAP pass (map to technology primitives).

2.26.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

2.26.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

2.26.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.27. Executing ICE40_BRAMINIT pass.

2.28. Executing OPT pass (performing simple optimizations).

2.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~38 debug messages>

2.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$674 ($dffe) from module top (D = $flatten\gen_loop[1].uart_inst.$procmux$536_Y, Q = \gen_loop[1].uart_inst.sig_rx_bit [9:1], rval = 9'000000000).
Adding SRST signal on $auto$ff.cc:266:slice$699 ($dffe) from module top (D = $flatten\gen_loop[1].uart_inst.$procmux$483_Y, Q = \gen_loop[1].uart_inst.sig_tx_bit [9:1], rval = 9'000000000).
Adding SRST signal on $auto$ff.cc:266:slice$726 ($dffe) from module top (D = $flatten\gen_loop[0].uart_inst.$procmux$536_Y, Q = \gen_loop[0].uart_inst.sig_rx_bit [9:1], rval = 9'000000000).
Adding SRST signal on $flatten\gen_loop[1].uart_inst.$procdff$639 ($dff) from module top (D = { $auto$wreduce.cc:461:run$785 [10:3] $auto$wreduce.cc:461:run$785 [1] }, Q = { \gen_loop[1].uart_inst.sig_rx_cnt [10:3] \gen_loop[1].uart_inst.sig_rx_cnt [1] }, rval = 9'000000000).
Adding SRST signal on $flatten\gen_loop[1].uart_inst.$procdff$639 ($dff) from module top (D = { $flatten\gen_loop[1].uart_inst.$procmux$530_Y [2] $flatten\gen_loop[1].uart_inst.$procmux$530_Y [0] }, Q = { \gen_loop[1].uart_inst.sig_rx_cnt [2] \gen_loop[1].uart_inst.sig_rx_cnt [0] }, rval = 2'11).
Adding SRST signal on $flatten\gen_loop[1].uart_inst.$procdff$633 ($dff) from module top (D = { $auto$wreduce.cc:461:run$784 [10:3] $auto$wreduce.cc:461:run$784 [1] }, Q = { \gen_loop[1].uart_inst.sig_tx_cnt [10:3] \gen_loop[1].uart_inst.sig_tx_cnt [1] }, rval = 9'000000000).
Adding SRST signal on $flatten\gen_loop[1].uart_inst.$procdff$633 ($dff) from module top (D = { $flatten\gen_loop[1].uart_inst.$procmux$477_Y [2] $flatten\gen_loop[1].uart_inst.$procmux$477_Y [0] }, Q = { \gen_loop[1].uart_inst.sig_tx_cnt [2] \gen_loop[1].uart_inst.sig_tx_cnt [0] }, rval = 2'11).
Adding SRST signal on $flatten\gen_loop[0].uart_inst.$procdff$639 ($dff) from module top (D = { $auto$wreduce.cc:461:run$782 [10:3] $auto$wreduce.cc:461:run$782 [1] }, Q = { \gen_loop[0].uart_inst.sig_rx_cnt [10:3] \gen_loop[0].uart_inst.sig_rx_cnt [1] }, rval = 9'000000000).
Adding SRST signal on $flatten\gen_loop[0].uart_inst.$procdff$639 ($dff) from module top (D = { $flatten\gen_loop[0].uart_inst.$procmux$530_Y [2] $flatten\gen_loop[0].uart_inst.$procmux$530_Y [0] }, Q = { \gen_loop[0].uart_inst.sig_rx_cnt [2] \gen_loop[0].uart_inst.sig_rx_cnt [0] }, rval = 2'11).
Adding SRST signal on $flatten\gen_loop[0].uart_inst.$procdff$633 ($dff) from module top (D = { $auto$wreduce.cc:461:run$781 [10:3] $auto$wreduce.cc:461:run$781 [1] }, Q = { \gen_loop[0].uart_inst.sig_tx_cnt [10:3] \gen_loop[0].uart_inst.sig_tx_cnt [1] }, rval = 9'000000000).
Adding SRST signal on $flatten\gen_loop[0].uart_inst.$procdff$633 ($dff) from module top (D = { $flatten\gen_loop[0].uart_inst.$procmux$477_Y [2] $flatten\gen_loop[0].uart_inst.$procmux$477_Y [0] }, Q = { \gen_loop[0].uart_inst.sig_tx_cnt [2] \gen_loop[0].uart_inst.sig_tx_cnt [0] }, rval = 2'11).
Adding SRST signal on $auto$ff.cc:266:slice$751 ($dffe) from module top (D = $flatten\gen_loop[0].uart_inst.$procmux$483_Y, Q = \gen_loop[0].uart_inst.sig_tx_bit [9:1], rval = 9'000000000).

2.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 8 unused cells and 28 unused wires.
<suppressed ~9 debug messages>

2.28.5. Rerunning OPT passes. (Removed registers in this run.)

2.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

2.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

2.28.8. Executing OPT_DFF pass (perform DFF optimizations).

2.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

2.28.10. Finished fast OPT passes.

2.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.30. Executing OPT pass (performing simple optimizations).

2.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

2.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $procmux$577:
      Old ports: A=8'00000010, B=24'000000110000010000000101, Y=$0\state[7:0]
      New ports: A=3'010, B=9'011100101, Y=$0\state[7:0] [2:0]
      New connections: $0\state[7:0] [7:3] = 5'00000
    Consolidated identical input bits for $pmux cell $procmux$583:
      Old ports: A=16'0000000000000001, B=48'000000000000001000000000000001000000000000000111, Y=$0\ram_data_in[15:0]
      New ports: A=3'001, B=9'010100111, Y=$0\ram_data_in[15:0] [2:0]
      New connections: $0\ram_data_in[15:0] [15:3] = 13'0000000000000
  Optimizing cells in module \top.
Performed a total of 2 changes.

2.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.6. Executing OPT_DFF pass (perform DFF optimizations).

2.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.9. Rerunning OPT passes. (Maybe there is more to do..)

2.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

2.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$656 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$656 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$656 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$656 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$656 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$659 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$659 ($dffe) from module top.

2.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.16. Rerunning OPT passes. (Maybe there is more to do..)

2.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

2.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.20. Executing OPT_DFF pass (perform DFF optimizations).

2.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.23. Finished OPT passes. (There is nothing left to do.)

2.31. Executing ICE40_WRAPCARRY pass (wrap carries).

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~483 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~467 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 104 unused cells and 324 unused wires.
<suppressed ~105 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing ICE40_OPT pass (performing simple optimizations).

2.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$788.slice[0].carry: CO=\counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$794.slice[0].carry: CO=\gen_loop[0].uart_inst.sig_tx_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$797.slice[0].carry: CO=\gen_loop[0].uart_inst.sig_rx_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$800.slice[0].carry: CO=\gen_loop[1].uart_inst.sig_tx_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$803.slice[0].carry: CO=\gen_loop[1].uart_inst.sig_rx_cnt [0]

2.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.34.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$937 ($_DFFE_PP_) from module top (D = $procmux$566.Y_B [1], Q = \ram_addr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$936 ($_DFFE_PP_) from module top (D = $procmux$566.Y_B [0], Q = \ram_addr [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1298 ($_DFFE_PP_) from module top (D = $procmux$566.B_AND_S [6], Q = \state [1], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$1236 ($_DFFE_PP_) from module top (D = $procmux$566.B_AND_S [3], Q = \ram_data_in [0], rval = 1'1).

2.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 2 unused wires.
<suppressed ~5 debug messages>

2.34.6. Rerunning OPT passes. (Removed registers in this run.)

2.34.7. Running ICE40 specific optimizations.

2.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.34.10. Executing OPT_DFF pass (perform DFF optimizations).

2.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.34.12. Finished OPT passes. (There is nothing left to do.)

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing TECHMAP pass (map to technology primitives).

2.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.36.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
No more expansions possible.
<suppressed ~202 debug messages>

2.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$794.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$797.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$800.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$803.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$788.slice[0].carry ($lut).

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~84 debug messages>

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~336 debug messages>
Removed a total of 112 cells.

2.39.4. Executing OPT_DFF pass (perform DFF optimizations).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1100 unused wires.
<suppressed ~1 debug messages>

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.39.10. Executing OPT_DFF pass (perform DFF optimizations).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.39.12. Finished OPT passes. (There is nothing left to do.)

2.40. Executing TECHMAP pass (map to technology primitives).

2.40.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.41. Executing ABC pass (technology mapping using ABC).

2.41.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 214 gates and 341 wires to a netlist network with 127 inputs and 59 outputs.

2.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =      70.
ABC: Participating nodes from both networks       =     156.
ABC: Participating nodes from the first network   =      70. (  79.55 % of nodes)
ABC: Participating nodes from the second network  =      86. (  97.73 % of nodes)
ABC: Node pairs (any polarity)                    =      70. (  79.55 % of names can be moved)
ABC: Node pairs (same polarity)                   =      63. (  71.59 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       87
ABC RESULTS:        internal signals:      155
ABC RESULTS:           input signals:      127
ABC RESULTS:          output signals:       59
Removing temp directory.

2.42. Executing ICE40_WRAPCARRY pass (wrap carries).

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 5 unused cells and 264 unused wires.

2.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      158
  1-LUT                6
  2-LUT               24
  3-LUT              107
  4-LUT               21
  with \SB_CARRY    (#0)   66
  with \SB_CARRY    (#1)   66

Eliminating LUTs.
Number of LUTs:      158
  1-LUT                6
  2-LUT               24
  3-LUT              107
  4-LUT               21
  with \SB_CARRY    (#0)   66
  with \SB_CARRY    (#1)   66

Combining LUTs.
Number of LUTs:      154
  1-LUT                6
  2-LUT               20
  3-LUT              103
  4-LUT               25
  with \SB_CARRY    (#0)   66
  with \SB_CARRY    (#1)   66

Eliminated 0 LUTs.
Combined 4 LUTs.
<suppressed ~690 debug messages>

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$1defcde2651b9293b25dc8313a52210a02d52398\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~456 debug messages>
Removed 0 unused cells and 326 unused wires.

2.46. Executing AUTONAME pass.
Renamed 3530 objects in module top (20 iterations).
<suppressed ~476 debug messages>

2.47. Executing HIERARCHY pass (managing design hierarchy).

2.47.1. Analyzing design hierarchy..
Top module:  \top

2.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.48. Printing statistics.

=== top ===

   Number of wires:                124
   Number of wire bits:            564
   Number of public wires:         124
   Number of public wire bits:     564
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                402
     SB_CARRY                       66
     SB_DFF                          5
     SB_DFFE                        59
     SB_DFFESR                      70
     SB_DFFESS                       2
     SB_DFFSR                       36
     SB_DFFSS                        8
     SB_LUT4                       154
     SB_PLL40_PAD                    1
     SB_SPRAM256KA                   1

2.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.50. Executing JSON backend.

Warnings: 15 unique messages, 15 total
End of script. Logfile hash: f22f246f30, CPU: user 1.36s system 0.02s, MEM: 22.00 MB peak
Yosys 0.33+79 (git sha1 b52f6cb19, gcc 12.2.0-14 -fPIC -Os)
Time spent: 35% 13x read_verilog (0 sec), 12% 1x abc (0 sec), ...
nextpnr-ice40 --package sg48 --up5k --json top-40.json --pcf 2uarts.pcf --asc top-40.asc
Info: constrained 'rx[0]' to bel 'X19/Y0/io1'
Info: constrained 'tx[0]' to bel 'X18/Y0/io1'
Info: constrained 'led[0]' to bel 'X6/Y31/io0'
Info: constrained 'led[1]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X4/Y31/io0'
Info: constrained 'clk' to bel 'X12/Y31/io1'
Info: constrained 'rx[1]' to bel 'X22/Y0/io1'
Info: constrained 'tx[1]' to bel 'X19/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       55 LCs used as LUT4 only
Info:       99 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       81 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll_inst' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_inst_PLL$nextpnr_LOCK_lut_through' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting clk_40mhz (fanout 181)
Info: promoting led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O [reset] (fanout 32)
Info: promoting ram_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I1_O[0] [cen] (fanout 32)
Info: Constraining chains...
Info:       13 LCs used to legalise carry chains.
Info: Checksum: 0xc71a8abe

Info: Device utilisation:
Info: 	         ICESTORM_LC:   259/ 5280     4%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     3/    8    37%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     1/    4    25%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 183 cells, random placement wirelen = 5681.
Info:     at initial placer iter 0, wirelen = 146
Info:     at initial placer iter 1, wirelen = 137
Info:     at initial placer iter 2, wirelen = 129
Info:     at initial placer iter 3, wirelen = 130
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 136, spread = 552, legal = 726; time = 0.01s
Info:     at iteration #1, type SB_GB: wirelen solved = 724, spread = 732, legal = 748; time = 0.00s
Info:     at iteration #1, type ICESTORM_SPRAM: wirelen solved = 746, spread = 746, legal = 1058; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 150, spread = 564, legal = 1227; time = 0.01s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 577, spread = 902, legal = 1054; time = 0.01s
Info:     at iteration #2, type SB_GB: wirelen solved = 1032, spread = 1038, legal = 1053; time = 0.00s
Info:     at iteration #2, type ICESTORM_SPRAM: wirelen solved = 799, spread = 799, legal = 1111; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 170, spread = 509, legal = 1211; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 575, spread = 877, legal = 1029; time = 0.01s
Info:     at iteration #3, type SB_GB: wirelen solved = 1011, spread = 1015, legal = 1029; time = 0.00s
Info:     at iteration #3, type ICESTORM_SPRAM: wirelen solved = 825, spread = 825, legal = 1029; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 198, spread = 494, legal = 1105; time = 0.01s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 632, spread = 869, legal = 1037; time = 0.01s
Info:     at iteration #4, type SB_GB: wirelen solved = 1021, spread = 1027, legal = 1037; time = 0.00s
Info:     at iteration #4, type ICESTORM_SPRAM: wirelen solved = 724, spread = 724, legal = 1042; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 220, spread = 484, legal = 979; time = 0.01s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 573, spread = 746, legal = 949; time = 0.01s
Info:     at iteration #5, type SB_GB: wirelen solved = 919, spread = 932, legal = 936; time = 0.00s
Info:     at iteration #5, type ICESTORM_SPRAM: wirelen solved = 697, spread = 697, legal = 1134; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 225, spread = 527, legal = 1148; time = 0.01s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 706, spread = 953, legal = 1167; time = 0.01s
Info:     at iteration #6, type SB_GB: wirelen solved = 1152, spread = 1158, legal = 1177; time = 0.00s
Info:     at iteration #6, type ICESTORM_SPRAM: wirelen solved = 795, spread = 795, legal = 1092; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 232, spread = 486, legal = 1185; time = 0.01s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 724, spread = 1017, legal = 1199; time = 0.01s
Info:     at iteration #7, type SB_GB: wirelen solved = 1173, spread = 1182, legal = 1186; time = 0.00s
Info:     at iteration #7, type ICESTORM_SPRAM: wirelen solved = 779, spread = 779, legal = 1065; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 246, spread = 472, legal = 1210; time = 0.01s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 717, spread = 1019, legal = 1231; time = 0.01s
Info:     at iteration #8, type SB_GB: wirelen solved = 1206, spread = 1214, legal = 1219; time = 0.00s
Info:     at iteration #8, type ICESTORM_SPRAM: wirelen solved = 805, spread = 805, legal = 1219; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 242, spread = 512, legal = 1028; time = 0.01s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 565, spread = 751, legal = 990; time = 0.01s
Info:     at iteration #9, type SB_GB: wirelen solved = 974, spread = 986, legal = 990; time = 0.00s
Info:     at iteration #9, type ICESTORM_SPRAM: wirelen solved = 728, spread = 728, legal = 1191; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 245, spread = 465, legal = 984; time = 0.01s
Info: HeAP Placer Time: 0.18s
Info:   of which solving equations: 0.13s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 50, wirelen = 979
Info:   at iteration #5: temp = 0.000000, timing cost = 50, wirelen = 818
Info:   at iteration #10: temp = 0.000000, timing cost = 44, wirelen = 774
Info:   at iteration #14: temp = 0.000000, timing cost = 47, wirelen = 749 
Info: SA placement time 0.09s

Info: Max frequency for clock 'clk_40mhz_$glb_clk': 41.57 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> posedge clk_40mhz_$glb_clk: 7.54 ns
Info: Max delay posedge clk_40mhz_$glb_clk -> <async>                   : 4.56 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 59277,  60282) |**************+
Info: [ 60282,  61287) | 
Info: [ 61287,  62292) | 
Info: [ 62292,  63297) | 
Info: [ 63297,  64302) | 
Info: [ 64302,  65307) | 
Info: [ 65307,  66312) | 
Info: [ 66312,  67317) |**+
Info: [ 67317,  68322) |+
Info: [ 68322,  69327) |*******+
Info: [ 69327,  70332) |********************+
Info: [ 70332,  71337) |********************************************************+
Info: [ 71337,  72342) |*************+
Info: [ 72342,  73347) |*********+
Info: [ 73347,  74352) |******+
Info: [ 74352,  75357) |***+
Info: [ 75357,  76362) |**********+
Info: [ 76362,  77367) |****************+
Info: [ 77367,  78372) |***********************************+
Info: [ 78372,  79377) |************************************************************ 
Info: Checksum: 0x3d7dd690

Info: Routing..
Info: Setting up routing queue.
Info: Routing 750 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        834 |       70        701 |   70   701 |         0|       0.18       0.18|
Info: Routing complete.
Info: Router1 time 0.18s
Info: Checksum: 0x9b5f7646

Info: Critical path report for clock 'clk_40mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source counter_SB_DFFESR_Q_D_SB_LUT4_O_17_LC.O
Info:  2.4  3.8    Net counter[2] (5,27) -> (4,29)
Info:                Sink led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_LC.I2
Info:                Defined in:
Info:                  top-40.v:25.14-25.21
Info:  1.2  5.0  Source led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_LC.O
Info:  1.8  6.8    Net led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0] (4,29) -> (4,28)
Info:                Sink led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3  8.0  Source led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.O
Info:  1.8  9.8    Net led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] (4,28) -> (4,28)
Info:                Sink led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 11.1  Source led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  1.8 12.9    Net led_SB_DFFE_Q_E_SB_LUT4_O_I0[0] (4,28) -> (4,27)
Info:                Sink led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.1  Source led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_LC.O
Info:  2.8 16.9    Net led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O (4,27) -> (12,31)
Info:                Sink $gbuf_led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 18.5  Source $gbuf_led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.6 19.1    Net led_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_sr (12,31) -> (5,29)
Info:                Sink counter_SB_DFFESR_Q_D_SB_LUT4_O_LC.SR
Info:  0.1 19.2  Setup counter_SB_DFFESR_Q_D_SB_LUT4_O_LC.SR
Info: 8.1 ns logic, 11.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_40mhz_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rx[1]$sb_io.D_IN_0
Info:  6.3  6.3    Net rx[1]$SB_IO_IN (22,0) -> (17,25)
Info:                Sink gen_loop[1].uart_inst.sig_rx_buf_SB_DFFE_Q_DFFLC.I0
Info:                Defined in:
Info:                  top-40.v:9.26-9.28
Info:  1.2  7.5  Setup gen_loop[1].uart_inst.sig_rx_buf_SB_DFFE_Q_DFFLC.I0
Info: 1.2 ns logic, 6.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_40mhz_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source gen_loop[1].uart_inst.valid_SB_LUT4_I1_LC.O
Info:  3.7  5.1    Net tx[1]$SB_IO_OUT (16,28) -> (19,31)
Info:                Sink tx[1]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top-40.v:10.27-10.29
Info: 1.4 ns logic, 3.7 ns routing

Info: Max frequency for clock 'clk_40mhz_$glb_clk': 51.97 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> posedge clk_40mhz_$glb_clk: 7.49 ns
Info: Max delay posedge clk_40mhz_$glb_clk -> <async>                   : 5.08 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 64089,  64853) |***************+
Info: [ 64853,  65617) | 
Info: [ 65617,  66381) |+
Info: [ 66381,  67145) |**+
Info: [ 67145,  67909) |******+
Info: [ 67909,  68673) |******+
Info: [ 68673,  69437) |*************+
Info: [ 69437,  70201) |***************************************+
Info: [ 70201,  70965) |***********+
Info: [ 70965,  71729) |**************+
Info: [ 71729,  72493) |***+
Info: [ 72493,  73257) |*****+
Info: [ 73257,  74021) |********************+
Info: [ 74021,  74785) |****+
Info: [ 74785,  75549) |*****+
Info: [ 75549,  76313) |*********************************+
Info: [ 76313,  77077) |*************+
Info: [ 77077,  77841) |********+
Info: [ 77841,  78605) |********+
Info: [ 78605,  79369) |************************************************************ 

Info: Program finished normally.
icepack top-40.asc top-40.bin
icetime -d up5k -c 40 top-40.asc
// Reading input .asc file..
// Reading 5k chipdb file..
// Creating timing netlist..
// Timing estimate: 19.58 ns (51.07 MHz)
// Checking 25.00 ns (40.00 MHz) clock constraint: PASSED.
bin2uf2 -o test-top.uf2 top-40.bin
