From 3e642840489996e1c8098665a8152e7fd030aab8 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <Ghennadi.Procopciuc@nxp.com>
Date: Tue, 29 Sep 2020 10:25:26 +0300
Subject: [PATCH 175/269] s32g: dtb: Add clocks bindings

Issue: ALB-4294, ALB-5510
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <Ghennadi.Procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 include/dt-bindings/clock/s32g274a-clock.h    |  65 ++++++++
 .../dt-bindings/clock/s32g274a-scmi-clock.h   |  67 +++++++++
 .../dt-bindings/clock/s32gen1-clock-freq.h    |  27 ++++
 include/dt-bindings/clock/s32gen1-clock.h     | 140 ++++++++++++++++++
 .../dt-bindings/clock/s32gen1-scmi-clock.h    | 119 +++++++++++++++
 5 files changed, 418 insertions(+)
 create mode 100644 include/dt-bindings/clock/s32g274a-clock.h
 create mode 100644 include/dt-bindings/clock/s32g274a-scmi-clock.h
 create mode 100644 include/dt-bindings/clock/s32gen1-clock-freq.h
 create mode 100644 include/dt-bindings/clock/s32gen1-clock.h
 create mode 100644 include/dt-bindings/clock/s32gen1-scmi-clock.h

diff --git a/include/dt-bindings/clock/s32g274a-clock.h b/include/dt-bindings/clock/s32g274a-clock.h
new file mode 100644
index 000000000..4c55f790e
--- /dev/null
+++ b/include/dt-bindings/clock/s32g274a-clock.h
@@ -0,0 +1,65 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Copyright 2020 NXP
+ */
+
+#ifndef __DT_BINDINGS_CLOCK_S32G274A_H
+#define __DT_BINDINGS_CLOCK_S32G274A_H
+
+#include <dt-bindings/clock/s32gen1-clock.h>
+
+#define S32G274A_CLK_ACCEL_PLL_PHI0		S32GEN1_CC_CLK(32)
+#define S32G274A_CLK_ACCEL_PLL_PHI1		S32GEN1_CC_CLK(33)
+#define S32G274A_CLK_SERDES0_LANE1_TX		S32GEN1_CC_CLK(46)
+#define S32G274A_CLK_SERDES0_LANE1_CDR		S32GEN1_CC_CLK(47)
+
+#define S32G274A_CLK_PFE_MAC0_EXT_TX		S32GEN1_CC_CLK(48)
+#define S32G274A_CLK_PFE_MAC0_EXT_RX		S32GEN1_CC_CLK(49)
+#define S32G274A_CLK_PFE_MAC0_EXT_REF		S32GEN1_CC_CLK(50)
+#define S32G274A_CLK_PFE_MAC1_EXT_TX		S32GEN1_CC_CLK(51)
+#define S32G274A_CLK_PFE_MAC1_EXT_RX		S32GEN1_CC_CLK(52)
+#define S32G274A_CLK_PFE_MAC1_EXT_REF		S32GEN1_CC_CLK(53)
+#define S32G274A_CLK_PFE_MAC2_EXT_TX		S32GEN1_CC_CLK(54)
+#define S32G274A_CLK_PFE_MAC2_EXT_RX		S32GEN1_CC_CLK(55)
+#define S32G274A_CLK_PFE_MAC2_EXT_REF		S32GEN1_CC_CLK(56)
+
+#define S32G274A_CLK_SERDES1_LANE0_TX		S32GEN1_CC_CLK(57)
+#define S32G274A_CLK_SERDES1_LANE0_CDR		S32GEN1_CC_CLK(58)
+
+#define S32G274A_CLK_PFE_MAC0_REF_DIV		S32GEN1_CC_CLK(59)
+#define S32G274A_CLK_PFE_MAC1_REF_DIV		S32GEN1_CC_CLK(60)
+#define S32G274A_CLK_PFE_MAC2_REF_DIV		S32GEN1_CC_CLK(61)
+#define S32G274A_CLK_SERDES1_LANE1_TX		S32GEN1_CC_CLK(62)
+
+#define S32G274A_CLK_SERDES1_LANE1_CDR		S32GEN1_CC_CLK(63)
+
+#define S32G274A_CLK(N)			S32GEN1_PLAT_CLK(N)
+#define S32G274A_CLK_INDEX(N)		S32GEN1_PLAT_ARRAY_INDEX(N)
+
+/* PFE_MAC0 */
+#define S32G274A_CLK_PFE_MAC0_TX_DIV	S32G274A_CLK(0)
+#define S32G274A_CLK_PFE_MAC0_RX	S32G274A_CLK(1)
+
+/* PFE_MAC1 */
+#define S32G274A_CLK_PFE_MAC1_TX	S32G274A_CLK(2)
+#define S32G274A_CLK_PFE_MAC1_RX	S32G274A_CLK(3)
+
+/* PFE_MAC2 */
+#define S32G274A_CLK_PFE_MAC2_TX	S32G274A_CLK(4)
+#define S32G274A_CLK_PFE_MAC2_RX	S32G274A_CLK(5)
+
+#define S32G274A_CLK_PFE_SYS		S32G274A_CLK(6)
+#define S32G274A_CLK_PFE_PE		S32G274A_CLK(7)
+
+#define S32G274A_CLK_MC_CGM2_MUX0	S32G274A_CLK(8)
+#define S32G274A_CLK_MC_CGM2_MUX1	S32G274A_CLK(9)
+#define S32G274A_CLK_MC_CGM2_MUX2	S32G274A_CLK(10)
+#define S32G274A_CLK_MC_CGM2_MUX3	S32G274A_CLK(11)
+#define S32G274A_CLK_MC_CGM2_MUX4	S32G274A_CLK(12)
+#define S32G274A_CLK_MC_CGM2_MUX5	S32G274A_CLK(13)
+#define S32G274A_CLK_MC_CGM2_MUX6	S32G274A_CLK(14)
+#define S32G274A_CLK_MC_CGM2_MUX7	S32G274A_CLK(15)
+#define S32G274A_CLK_MC_CGM2_MUX8	S32G274A_CLK(16)
+#define S32G274A_CLK_MC_CGM2_MUX9	S32G274A_CLK(17)
+
+#endif /* __DT_BINDINGS_CLOCK_S32G274A_H */
diff --git a/include/dt-bindings/clock/s32g274a-scmi-clock.h b/include/dt-bindings/clock/s32g274a-scmi-clock.h
new file mode 100644
index 000000000..0956a4a3b
--- /dev/null
+++ b/include/dt-bindings/clock/s32g274a-scmi-clock.h
@@ -0,0 +1,67 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Copyright 2020 NXP
+ */
+#ifndef __DT_BINDINGS_SCMI_CLOCK_S32G274A_H
+#define __DT_BINDINGS_SCMI_CLOCK_S32G274A_H
+
+#include <dt-bindings/clock/s32gen1-scmi-clock.h>
+
+/* USB */
+#define S32G274A_SCMI_CLK_USB_MEM		S32GEN1_PLAT_SCMI_CLK(0)
+#define S32G274A_SCMI_CLK_USB_LOW		S32GEN1_PLAT_SCMI_CLK(1)
+
+#define S32G274A_SCMI_CLK_PFE_AXI		S32GEN1_PLAT_SCMI_CLK(2)
+#define S32G274A_SCMI_CLK_PFE_APB		S32GEN1_PLAT_SCMI_CLK(3)
+#define S32G274A_SCMI_CLK_PFE_PE		S32GEN1_PLAT_SCMI_CLK(4)
+#define S32G274A_SCMI_CLK_PFE_TS		S32GEN1_PLAT_SCMI_CLK(5)
+
+/* PFE 0 */
+/* SGMII RX: PFE_MAC_0_RX_CLK -> SERDES_1_LANE_0_CDR_CLK */
+#define S32G274A_SCMI_CLK_PFE0_RX_SGMII		S32GEN1_PLAT_SCMI_CLK(6)
+/* SGMII TX: PFE_MAC_0_TX_CLK -> SERDES_1_LANE_0_TX_CLK  */
+#define S32G274A_SCMI_CLK_PFE0_TX_SGMII		S32GEN1_PLAT_SCMI_CLK(7)
+/* RGMII RX: PFE_MAC_0_RX_CLK -> PFE_MAC0_RX_CLK_I */
+#define S32G274A_SCMI_CLK_PFE0_RX_RGMII		S32GEN1_PLAT_SCMI_CLK(8)
+/* RGMII TX: PFE_MAC_0_TX_CLK -> PERIPH_PLL_PHI5_CLK */
+#define S32G274A_SCMI_CLK_PFE0_TX_RGMII		S32GEN1_PLAT_SCMI_CLK(9)
+#define S32G274A_SCMI_CLK_PFE0_RX_RMII		S32GEN1_PLAT_SCMI_CLK(10)
+#define S32G274A_SCMI_CLK_PFE0_TX_RMII		S32GEN1_PLAT_SCMI_CLK(11)
+#define S32G274A_SCMI_CLK_PFE0_RX_MII		S32GEN1_PLAT_SCMI_CLK(12)
+#define S32G274A_SCMI_CLK_PFE0_TX_MII		S32GEN1_PLAT_SCMI_CLK(13)
+
+/* PFE 1 */
+/* SGMII RX: PFE_MAC_1_RX_CLK -> SERDES_1_LANE_1_CDR_CLK */
+#define S32G274A_SCMI_CLK_PFE1_RX_SGMII		S32GEN1_PLAT_SCMI_CLK(14)
+/* SGMII TX: PFE_MAC_1_TX_CLK -> SERDES_1_LANE_1_TX_CLK  */
+#define S32G274A_SCMI_CLK_PFE1_TX_SGMII		S32GEN1_PLAT_SCMI_CLK(15)
+/* RGMII RX: PFE_MAC_1_RX_CLK ->  PFE_MAC1_RX_CLK_I */
+#define S32G274A_SCMI_CLK_PFE1_RX_RGMII		S32GEN1_PLAT_SCMI_CLK(16)
+/* RGMII TX: PFE_MAC_1_TX_CLK ->  PERIPH_PLL_PHI5_CLK */
+#define S32G274A_SCMI_CLK_PFE1_TX_RGMII		S32GEN1_PLAT_SCMI_CLK(17)
+#define S32G274A_SCMI_CLK_PFE1_RX_RMII		S32GEN1_PLAT_SCMI_CLK(18)
+#define S32G274A_SCMI_CLK_PFE1_TX_RMII		S32GEN1_PLAT_SCMI_CLK(19)
+#define S32G274A_SCMI_CLK_PFE1_RX_MII		S32GEN1_PLAT_SCMI_CLK(20)
+#define S32G274A_SCMI_CLK_PFE1_TX_MII		S32GEN1_PLAT_SCMI_CLK(21)
+
+/* PFE 2 */
+/* SGMII RX: PFE_MAC_2_RX_CLK -> SERDES_0_LANE_1_CDR_CLK */
+#define S32G274A_SCMI_CLK_PFE2_RX_SGMII		S32GEN1_PLAT_SCMI_CLK(22)
+/* SGMII TX: PFE_MAC_2_TX_CLK -> SERDES_0_LANE_1_TX_CLK  */
+#define S32G274A_SCMI_CLK_PFE2_TX_SGMII		S32GEN1_PLAT_SCMI_CLK(23)
+/* RGMII RX: PFE_MAC_2_RX_CLK ->  PFE_MAC2_RX_CLK_I */
+#define S32G274A_SCMI_CLK_PFE2_RX_RGMII		S32GEN1_PLAT_SCMI_CLK(24)
+/* RGMII TX: PFE_MAC_2_TX_CLK ->  PERIPH_PLL_PHI5_CLK */
+#define S32G274A_SCMI_CLK_PFE2_TX_RGMII		S32GEN1_PLAT_SCMI_CLK(25)
+#define S32G274A_SCMI_CLK_PFE2_RX_RMII		S32GEN1_PLAT_SCMI_CLK(26)
+#define S32G274A_SCMI_CLK_PFE2_TX_RMII		S32GEN1_PLAT_SCMI_CLK(27)
+#define S32G274A_SCMI_CLK_PFE2_RX_MII		S32GEN1_PLAT_SCMI_CLK(28)
+#define S32G274A_SCMI_CLK_PFE2_TX_MII		S32GEN1_PLAT_SCMI_CLK(29)
+
+#define S32G274A_SCMI_CLK_MAX_ID		S32GEN1_PLAT_SCMI_CLK(30)
+
+#if S32GEN1_SCMI_CLK_MAX_ID < S32G274A_SCMI_CLK_MAX_ID
+#error Please increase the value of S32GEN1_SCMI_CLK_MAX_ID
+#endif
+
+#endif
diff --git a/include/dt-bindings/clock/s32gen1-clock-freq.h b/include/dt-bindings/clock/s32gen1-clock-freq.h
new file mode 100644
index 000000000..bcce5b9e6
--- /dev/null
+++ b/include/dt-bindings/clock/s32gen1-clock-freq.h
@@ -0,0 +1,27 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Copyright 2020 NXP
+ */
+#ifndef S32GEN1_CLOCK_FREQ_H
+#define S32GEN1_CLOCK_FREQ_H
+
+#define MHZ					(1000000UL)
+
+/* Frequencies */
+#define S32GEN1_PERIPH_PLL_VCO_FREQ		(2000 * MHZ)
+#define S32GEN1_FXOSC_FREQ			(40 * MHZ)
+#define S32GEN1_XBAR_2X_FREQ			(800 * MHZ)
+#define S32GEN1_LIN_BAUD_CLK_FREQ		(125 * MHZ)
+#define S32GEN1_SDHC_CLK_FREQ			(200 * MHZ)
+
+#define S32GEN1_A53_MAX_FREQ			(1000 * MHZ)
+#define S32GEN1_ARM_PLL_VCO_MAX_FREQ		(2000 * MHZ)
+#define S32GEN1_ARM_PLL_PHI0_MAX_FREQ		(1000 * MHZ)
+#define S32GEN1_PERIPH_PLL_PHI0_MIN_FREQ	(100 * MHZ)
+#define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(40 * MHZ)
+#define S32GEN1_PERIPH_DFS3_FREQ		(800 * MHZ)
+#define S32GEN1_QSPI_MAX_FREQ			(200 * MHZ)
+#define S32GEN1_DDR_PLL_VCO_FREQ		(1600 * MHZ)
+#define S32GEN1_DDR_FREQ			(400 * MHZ)
+
+#endif
diff --git a/include/dt-bindings/clock/s32gen1-clock.h b/include/dt-bindings/clock/s32gen1-clock.h
new file mode 100644
index 000000000..65ad70d99
--- /dev/null
+++ b/include/dt-bindings/clock/s32gen1-clock.h
@@ -0,0 +1,140 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Copyright 2020 NXP
+ */
+#ifndef __DT_BINDINGS_CLOCK_S32GEN1_H
+#define __DT_BINDINGS_CLOCK_S32GEN1_H
+
+#include <dt-bindings/clock/s32gen1-clock-freq.h>
+
+#define S32GEN1_CLK_ID_BASE			10000
+#define S32GEN1_CC_CLK(N)			((N) + S32GEN1_CLK_ID_BASE)
+#define S32GEN1_CC_ARRAY_INDEX(N)		((N) - S32GEN1_CLK_ID_BASE)
+#define CC_ARR_CLK(N)				S32GEN1_CC_ARRAY_INDEX(N)
+
+/* Clock source / Clock selector index */
+#define S32GEN1_CLK_FIRC			S32GEN1_CC_CLK(0)
+#define S32GEN1_CLK_SIRC			S32GEN1_CC_CLK(1)
+#define S32GEN1_CLK_FXOSC			S32GEN1_CC_CLK(2)
+#define S32GEN1_CLK_ARM_PLL_PHI0		S32GEN1_CC_CLK(4)
+#define S32GEN1_CLK_ARM_PLL_PHI1		S32GEN1_CC_CLK(5)
+#define S32GEN1_CLK_ARM_PLL_PHI2		S32GEN1_CC_CLK(6)
+#define S32GEN1_CLK_ARM_PLL_PHI3		S32GEN1_CC_CLK(7)
+#define S32GEN1_CLK_ARM_PLL_PHI4		S32GEN1_CC_CLK(8)
+#define S32GEN1_CLK_ARM_PLL_PHI5		S32GEN1_CC_CLK(9)
+#define S32GEN1_CLK_ARM_PLL_PHI6		S32GEN1_CC_CLK(10)
+#define S32GEN1_CLK_ARM_PLL_PHI7		S32GEN1_CC_CLK(11)
+#define S32GEN1_CLK_ARM_PLL_DFS1		S32GEN1_CC_CLK(12)
+#define S32GEN1_CLK_ARM_PLL_DFS2		S32GEN1_CC_CLK(13)
+#define S32GEN1_CLK_ARM_PLL_DFS3		S32GEN1_CC_CLK(14)
+#define S32GEN1_CLK_ARM_PLL_DFS4		S32GEN1_CC_CLK(15)
+#define S32GEN1_CLK_ARM_PLL_DFS5		S32GEN1_CC_CLK(16)
+#define S32GEN1_CLK_ARM_PLL_DFS6		S32GEN1_CC_CLK(17)
+#define S32GEN1_CLK_PERIPH_PLL_PHI0		S32GEN1_CC_CLK(18)
+#define S32GEN1_CLK_PERIPH_PLL_PHI1		S32GEN1_CC_CLK(19)
+#define S32GEN1_CLK_PERIPH_PLL_PHI2		S32GEN1_CC_CLK(20)
+#define S32GEN1_CLK_PERIPH_PLL_PHI3		S32GEN1_CC_CLK(21)
+#define S32GEN1_CLK_PERIPH_PLL_PHI4		S32GEN1_CC_CLK(22)
+#define S32GEN1_CLK_PERIPH_PLL_PHI5		S32GEN1_CC_CLK(23)
+#define S32GEN1_CLK_PERIPH_PLL_PHI6		S32GEN1_CC_CLK(24)
+#define S32GEN1_CLK_PERIPH_PLL_PHI7		S32GEN1_CC_CLK(25)
+#define S32GEN1_CLK_PERIPH_PLL_DFS1		S32GEN1_CC_CLK(26)
+#define S32GEN1_CLK_PERIPH_PLL_DFS2		S32GEN1_CC_CLK(27)
+#define S32GEN1_CLK_PERIPH_PLL_DFS3		S32GEN1_CC_CLK(28)
+#define S32GEN1_CLK_PERIPH_PLL_DFS4		S32GEN1_CC_CLK(29)
+#define S32GEN1_CLK_PERIPH_PLL_DFS5		S32GEN1_CC_CLK(30)
+#define S32GEN1_CLK_PERIPH_PLL_DFS6		S32GEN1_CC_CLK(31)
+#define S32GEN1_CLK_FTM0_EXT_REF		S32GEN1_CC_CLK(34)
+#define S32GEN1_CLK_FTM1_EXT_REF		S32GEN1_CC_CLK(35)
+#define S32GEN1_CLK_DDR_PLL_PHI0		S32GEN1_CC_CLK(36)
+#define S32GEN1_CLK_GMAC0_EXT_TX		S32GEN1_CC_CLK(37)
+#define S32GEN1_CLK_GMAC0_EXT_RX		S32GEN1_CC_CLK(38)
+#define S32GEN1_CLK_GMAC0_EXT_REF		S32GEN1_CC_CLK(39)
+#define S32GEN1_CLK_SERDES0_LANE0_TX		S32GEN1_CC_CLK(40)
+#define S32GEN1_CLK_SERDES0_LANE0_CDR		S32GEN1_CC_CLK(41)
+#define S32GEN1_CLK_GMAC0_EXT_TS		S32GEN1_CC_CLK(44)
+#define S32GEN1_CLK_GMAC0_REF_DIV		S32GEN1_CC_CLK(45)
+
+/* Total number of clocks sources listed in RM */
+#define S32GEN1_CLK_NUM_PROVIDERS		(64)
+#define S32GEN1_PERIPH_CLK(N)			(S32GEN1_CLK_NUM_PROVIDERS + \
+						 (N) + S32GEN1_CLK_ID_BASE)
+#define S32GEN1_PLAT_CLK_ID_BASE		(20000)
+#define S32GEN1_PLAT_CLK(N)			(S32GEN1_PLAT_CLK_ID_BASE + (N))
+#define S32GEN1_PLAT_ARRAY_INDEX(N)		((N) - S32GEN1_PLAT_CLK_ID_BASE)
+
+/* Software defined clocks */
+/* ARM PLL */
+#define S32GEN1_CLK_ARM_PLL_MUX			S32GEN1_PERIPH_CLK(0)
+#define S32GEN1_CLK_ARM_PLL_VCO			S32GEN1_PERIPH_CLK(1)
+
+/* ARM CGM1 clocks */
+#define S32GEN1_CLK_MC_CGM1_MUX0		S32GEN1_PERIPH_CLK(2)
+#define S32GEN1_CLK_A53_CORE			S32GEN1_PERIPH_CLK(3)
+#define S32GEN1_CLK_A53_CORE_DIV2		S32GEN1_PERIPH_CLK(4)
+#define S32GEN1_CLK_A53_CORE_DIV10		S32GEN1_PERIPH_CLK(5)
+
+/* ARM CGM0 clocks */
+#define S32GEN1_CLK_MC_CGM0_MUX0		S32GEN1_PERIPH_CLK(6)
+#define S32GEN1_CLK_XBAR_2X			S32GEN1_PERIPH_CLK(7)
+#define S32GEN1_CLK_XBAR			S32GEN1_PERIPH_CLK(8)
+#define S32GEN1_CLK_XBAR_DIV2			S32GEN1_PERIPH_CLK(9)
+#define S32GEN1_CLK_XBAR_DIV3			S32GEN1_PERIPH_CLK(10)
+#define S32GEN1_CLK_XBAR_DIV4			S32GEN1_PERIPH_CLK(11)
+#define S32GEN1_CLK_XBAR_DIV6			S32GEN1_PERIPH_CLK(12)
+
+/* PERIPH PLL */
+#define S32GEN1_CLK_PERIPH_PLL_MUX		S32GEN1_PERIPH_CLK(13)
+#define S32GEN1_CLK_PERIPH_PLL_VCO		S32GEN1_PERIPH_CLK(14)
+
+/* PERIPH CGM0 clocks */
+#define S32GEN1_CLK_SERDES_REF			S32GEN1_PERIPH_CLK(15)
+#define S32GEN1_CLK_MC_CGM0_MUX3		S32GEN1_PERIPH_CLK(16)
+#define S32GEN1_CLK_PER				S32GEN1_PERIPH_CLK(17)
+#define S32GEN1_CLK_MC_CGM0_MUX4		S32GEN1_PERIPH_CLK(18)
+#define S32GEN1_CLK_FTM0_REF			S32GEN1_PERIPH_CLK(19)
+#define S32GEN1_CLK_MC_CGM0_MUX5		S32GEN1_PERIPH_CLK(20)
+#define S32GEN1_CLK_FTM1_REF			S32GEN1_PERIPH_CLK(21)
+#define S32GEN1_CLK_MC_CGM0_MUX6		S32GEN1_PERIPH_CLK(22)
+#define S32GEN1_CLK_FLEXRAY_PE			S32GEN1_PERIPH_CLK(23)
+#define S32GEN1_CLK_MC_CGM0_MUX7		S32GEN1_PERIPH_CLK(24)
+#define S32GEN1_CLK_CAN_PE			S32GEN1_PERIPH_CLK(25)
+#define S32GEN1_CLK_MC_CGM0_MUX8		S32GEN1_PERIPH_CLK(26)
+#define S32GEN1_CLK_LIN_BAUD			S32GEN1_PERIPH_CLK(27)
+#define S32GEN1_CLK_LINFLEXD			S32GEN1_PERIPH_CLK(28)
+#define S32GEN1_CLK_MC_CGM0_MUX1		S32GEN1_PERIPH_CLK(29)
+#define S32GEN1_CLK_MC_CGM0_MUX2		S32GEN1_PERIPH_CLK(30)
+#define S32GEN1_CLK_MC_CGM0_MUX9		S32GEN1_PERIPH_CLK(31)
+#define S32GEN1_CLK_MC_CGM0_MUX10		S32GEN1_PERIPH_CLK(32)
+#define S32GEN1_CLK_MC_CGM0_MUX11		S32GEN1_PERIPH_CLK(33)
+#define S32GEN1_CLK_MC_CGM0_MUX12		S32GEN1_PERIPH_CLK(34)
+#define S32GEN1_CLK_MC_CGM0_MUX13		S32GEN1_PERIPH_CLK(35)
+#define S32GEN1_CLK_MC_CGM0_MUX14		S32GEN1_PERIPH_CLK(36)
+#define S32GEN1_CLK_MC_CGM0_MUX15		S32GEN1_PERIPH_CLK(37)
+#define S32GEN1_CLK_MC_CGM0_MUX16		S32GEN1_PERIPH_CLK(38)
+#define S32GEN1_CLK_SPI				S32GEN1_PERIPH_CLK(39)
+#define S32GEN1_CLK_QSPI_2X			S32GEN1_PERIPH_CLK(40)
+#define S32GEN1_CLK_QSPI			S32GEN1_PERIPH_CLK(41)
+#define S32GEN1_CLK_SDHC			S32GEN1_PERIPH_CLK(42)
+
+/* DDR PLL */
+#define S32GEN1_CLK_DDR_PLL_MUX			S32GEN1_PERIPH_CLK(43)
+#define S32GEN1_CLK_DDR_PLL_VCO			S32GEN1_PERIPH_CLK(44)
+#define S32GEN1_CLK_MC_CGM5_MUX0		S32GEN1_PERIPH_CLK(45)
+#define S32GEN1_CLK_DDR				S32GEN1_PERIPH_CLK(46)
+
+/* ACCEL PLL */
+#define S32GEN1_CLK_ACCEL_PLL_MUX		S32GEN1_PERIPH_CLK(47)
+#define S32GEN1_CLK_ACCEL_PLL_VCO		S32GEN1_PERIPH_CLK(48)
+
+/* CLKOUT */
+#define S32GEN1_CLK_CLKOUT0			S32GEN1_PERIPH_CLK(49)
+#define S32GEN1_CLK_CLKOUT1			S32GEN1_PERIPH_CLK(50)
+
+/* GMAC0 */
+#define S32GEN1_CLK_GMAC0_TS			S32GEN1_PERIPH_CLK(51)
+#define S32GEN1_CLK_GMAC0_TX			S32GEN1_PERIPH_CLK(52)
+#define S32GEN1_CLK_GMAC0_RX			S32GEN1_PERIPH_CLK(53)
+#define S32GEN1_CLK_GMAC0_REF			S32GEN1_PERIPH_CLK(54)
+
+#endif
diff --git a/include/dt-bindings/clock/s32gen1-scmi-clock.h b/include/dt-bindings/clock/s32gen1-scmi-clock.h
new file mode 100644
index 000000000..40a0c9267
--- /dev/null
+++ b/include/dt-bindings/clock/s32gen1-scmi-clock.h
@@ -0,0 +1,119 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Copyright 2020 NXP
+ */
+#ifndef __DT_BINDINGS_SCMI_CLOCK_S32GEN1_H
+#define __DT_BINDINGS_SCMI_CLOCK_S32GEN1_H
+
+#define S32GEN1_SCMI_COMPLEX_CLK		0xFFFFFFFFU
+#define S32GEN1_SCMI_NOT_IMPLEMENTED_CLK	0xFFFFFFFEU
+
+#define S32GEN1_SCMI_CLK_BASE_ID	0U
+#define S32GEN1_SCMI_CLK(N)		((N) + S32GEN1_SCMI_CLK_BASE_ID)
+#define S32GEN1_PLAT_SCMI_CLK(N)	((N) + S32GEN1_SCMI_PLAT_CLK_BASE_ID)
+
+#define S32GEN1_SCMI_CLK_VERSION_MAJOR	(1)
+#define S32GEN1_SCMI_CLK_VERSION_MINOR	(0)
+
+/* A53 */
+#define S32GEN1_SCMI_CLK_A53		S32GEN1_SCMI_CLK(0)
+/* SERDES */
+#define S32GEN1_SCMI_CLK_SERDES_AXI	S32GEN1_SCMI_CLK(1)
+#define S32GEN1_SCMI_CLK_SERDES_AUX	S32GEN1_SCMI_CLK(2)
+#define S32GEN1_SCMI_CLK_SERDES_APB	S32GEN1_SCMI_CLK(3)
+#define S32GEN1_SCMI_CLK_SERDES_REF	S32GEN1_SCMI_CLK(4)
+#define S32GEN1_SCMI_CLK_SERDES_PAD_REF	S32GEN1_SCMI_CLK(5)
+/* FTM0 */
+#define S32GEN1_SCMI_CLK_FTM0_SYS	S32GEN1_SCMI_CLK(6)
+#define S32GEN1_SCMI_CLK_FTM0_EXT	S32GEN1_SCMI_CLK(7)
+/* FTM1 */
+#define S32GEN1_SCMI_CLK_FTM1_SYS	S32GEN1_SCMI_CLK(8)
+#define S32GEN1_SCMI_CLK_FTM1_EXT	S32GEN1_SCMI_CLK(9)
+/* FlexCAN */
+#define S32GEN1_SCMI_CLK_FLEXCAN_REG	S32GEN1_SCMI_CLK(10)
+#define S32GEN1_SCMI_CLK_FLEXCAN_SYS	S32GEN1_SCMI_CLK(11)
+#define S32GEN1_SCMI_CLK_FLEXCAN_CAN	S32GEN1_SCMI_CLK(12)
+#define S32GEN1_SCMI_CLK_FLEXCAN_TS	S32GEN1_SCMI_CLK(13)
+/* LINFlexD */
+#define S32GEN1_SCMI_CLK_LINFLEX_XBAR	S32GEN1_SCMI_CLK(14)
+#define S32GEN1_SCMI_CLK_LINFLEX_LIN	S32GEN1_SCMI_CLK(15)
+/* GMAC0 - SGMII */
+#define S32GEN1_SCMI_CLK_GMAC0_RX_SGMII	S32GEN1_SCMI_CLK(16)
+#define S32GEN1_SCMI_CLK_GMAC0_TX_SGMII	S32GEN1_SCMI_CLK(17)
+#define S32GEN1_SCMI_CLK_GMAC0_TS_SGMII	S32GEN1_SCMI_CLK(18)
+/* GMAC0 - RGMII */
+#define S32GEN1_SCMI_CLK_GMAC0_RX_RGMII	S32GEN1_SCMI_CLK(19)
+#define S32GEN1_SCMI_CLK_GMAC0_TX_RGMII	S32GEN1_SCMI_CLK(20)
+#define S32GEN1_SCMI_CLK_GMAC0_TS_RGMII	S32GEN1_SCMI_CLK(21)
+/* GMAC0 - RMII */
+#define S32GEN1_SCMI_CLK_GMAC0_RX_RMII	S32GEN1_SCMI_CLK(22)
+#define S32GEN1_SCMI_CLK_GMAC0_TX_RMII	S32GEN1_SCMI_CLK(23)
+#define S32GEN1_SCMI_CLK_GMAC0_TS_RMII	S32GEN1_SCMI_CLK(24)
+/* GMAC0 - MII */
+#define S32GEN1_SCMI_CLK_GMAC0_RX_MII	S32GEN1_SCMI_CLK(25)
+#define S32GEN1_SCMI_CLK_GMAC0_TX_MII	S32GEN1_SCMI_CLK(26)
+#define S32GEN1_SCMI_CLK_GMAC0_TS_MII	S32GEN1_SCMI_CLK(27)
+#define S32GEN1_SCMI_CLK_GMAC0_AXI	S32GEN1_SCMI_CLK(28)
+/* SPI */
+#define S32GEN1_SCMI_CLK_SPI_REG	S32GEN1_SCMI_CLK(29)
+#define S32GEN1_SCMI_CLK_SPI_MODULE	S32GEN1_SCMI_CLK(30)
+/* QSPI */
+#define S32GEN1_SCMI_CLK_QSPI_REG	S32GEN1_SCMI_CLK(31)
+#define S32GEN1_SCMI_CLK_QSPI_AHB	S32GEN1_SCMI_CLK(32)
+#define S32GEN1_SCMI_CLK_QSPI_FLASH2X	S32GEN1_SCMI_CLK(33)
+#define S32GEN1_SCMI_CLK_QSPI_FLASH1X	S32GEN1_SCMI_CLK(34)
+/* uSDHC */
+#define S32GEN1_SCMI_CLK_USDHC_AHB	S32GEN1_SCMI_CLK(35)
+#define S32GEN1_SCMI_CLK_USDHC_MODULE	S32GEN1_SCMI_CLK(36)
+#define S32GEN1_SCMI_CLK_USDHC_CORE	S32GEN1_SCMI_CLK(37)
+#define S32GEN1_SCMI_CLK_USDHC_MOD32K	S32GEN1_SCMI_CLK(38)
+/* DDR */
+#define S32GEN1_SCMI_CLK_DDR_REG	S32GEN1_SCMI_CLK(39)
+#define S32GEN1_SCMI_CLK_DDR_PLL_REF	S32GEN1_SCMI_CLK(40)
+#define S32GEN1_SCMI_CLK_DDR_AXI	S32GEN1_SCMI_CLK(41)
+/* SRAM */
+#define S32GEN1_SCMI_CLK_SRAM_AXI	S32GEN1_SCMI_CLK(42)
+#define S32GEN1_SCMI_CLK_SRAM_REG	S32GEN1_SCMI_CLK(43)
+/* I2C */
+#define S32GEN1_SCMI_CLK_I2C_REG	S32GEN1_SCMI_CLK(44)
+#define S32GEN1_SCMI_CLK_I2C_MODULE	S32GEN1_SCMI_CLK(45)
+/* SIUL2 */
+#define S32GEN1_SCMI_CLK_SIUL2_REG	S32GEN1_SCMI_CLK(46)
+#define S32GEN1_SCMI_CLK_SIUL2_FILTER	S32GEN1_SCMI_CLK(47)
+/* CRC */
+#define S32GEN1_SCMI_CLK_CRC_REG	S32GEN1_SCMI_CLK(48)
+#define S32GEN1_SCMI_CLK_CRC_MODULE	S32GEN1_SCMI_CLK(49)
+/* EIM0 */
+#define S32GEN1_SCMI_CLK_EIM0_REG	S32GEN1_SCMI_CLK(50)
+#define S32GEN1_SCMI_CLK_EIM0_MODULE	S32GEN1_SCMI_CLK(51)
+/* EIM0 */
+#define S32GEN1_SCMI_CLK_EIM123_REG	S32GEN1_SCMI_CLK(52)
+#define S32GEN1_SCMI_CLK_EIM123_MODULE	S32GEN1_SCMI_CLK(53)
+/* EIM */
+#define S32GEN1_SCMI_CLK_EIM_REG	S32GEN1_SCMI_CLK(54)
+#define S32GEN1_SCMI_CLK_EIM_MODULE	S32GEN1_SCMI_CLK(55)
+/* FCCU */
+#define S32GEN1_SCMI_CLK_FCCU_MODULE	S32GEN1_SCMI_CLK(56)
+#define S32GEN1_SCMI_CLK_FCCU_SAFE	S32GEN1_SCMI_CLK(57)
+/* RTC */
+#define S32GEN1_SCMI_CLK_RTC_REG	S32GEN1_SCMI_CLK(58)
+#define S32GEN1_SCMI_CLK_RTC_SIRC	S32GEN1_SCMI_CLK(59)
+#define S32GEN1_SCMI_CLK_RTC_FIRC	S32GEN1_SCMI_CLK(60)
+/* SWT */
+#define S32GEN1_SCMI_CLK_SWT_MODULE	S32GEN1_SCMI_CLK(61)
+#define S32GEN1_SCMI_CLK_SWT_COUNTER	S32GEN1_SCMI_CLK(62)
+/* STM */
+#define S32GEN1_SCMI_CLK_STM_MODULE	S32GEN1_SCMI_CLK(63)
+#define S32GEN1_SCMI_CLK_STM_REG	S32GEN1_SCMI_CLK(64)
+/* PIT */
+#define S32GEN1_SCMI_CLK_PIT_MODULE	S32GEN1_SCMI_CLK(65)
+#define S32GEN1_SCMI_CLK_PIT_REG	S32GEN1_SCMI_CLK(66)
+/* eDMA */
+#define S32GEN1_SCMI_CLK_EDMA_MODULE	S32GEN1_SCMI_CLK(67)
+#define S32GEN1_SCMI_CLK_EDMA_AHB	S32GEN1_SCMI_CLK(68)
+
+#define S32GEN1_SCMI_PLAT_CLK_BASE_ID	S32GEN1_SCMI_CLK(69)
+
+#define S32GEN1_SCMI_CLK_MAX_ID		S32GEN1_PLAT_SCMI_CLK(30)
+
+#endif
-- 
2.17.1

