{
  "name": "Verilog-parser",
  "tagline": "A verilog parser",
  "body": "<div class=\"row\">\r\n<article>\r\n\r\n<div style=\"text-align:center; margin-bottom:30px;\">\r\n<h1>A Verilog parser</h1>\r\n</div>\r\n\r\n<h1>Table of contents</h1>\r\n<div class=\"all-questions\">\r\n\r\n<h1 class=\"cudd\" id=\"cudd1\">Overview</h1>\r\nThe Verilog parser is a program that to extracts information from multi-level combinational logic circuits written in Verilog.\r\nThis parser is developed in C, tokenizes a Verilog file, and invoke various callback methods.\r\nThe information that the parser extracts include:\r\n<ul>\r\n\t<li>The module name</li>\r\n\t<li>The list of instantiations in the module</li>\r\n\t<li>The list of inputs</li>\r\n\t<li>The list of outputs</li>\r\n\t<li>The list of internal wires</li>\r\n\t<li>The list of logic gates</li>\r\n</ul>\r\n\r\n<h1 class=\"cudd\" id=\"cudd2\">Highlights</h1>\r\n<ul>\r\n\t<li>Parses structural subset of Verilog-95, Verilog-2001 and Verilog 2005</li>\r\n\t<li>Only applies to combinational logic circuits</li>\r\n</ul> \r\n\r\n<h1 class=\"cudd\" id=\"cudd3\">What is a Verilog parser?</h1>\r\nParsing is the process of analyzing text made of a sequence of tokens to determine its grammatical structure on a given formal grammar.\r\nIn computing, a parser is a program which analyses files to identify the parts. \r\nIn this application to Verilog, the parser then builds a data structure based on the tokens and keywords in the netlist.\r\n\r\n<h1 class=\"cudd\" id=\"cudd4\">How does the parser works</h1>\r\nThe parser traverses the Verilog file line by line and stores all the lines starting with a Verilog keyword such as input, output, wire, reg, XOR, AND etc.\r\nThe parser skips comment lines, empty lines or spaces. \r\nThe parser tokenizes the valid lines and extracts all the data\r\n\r\n<h1 class=\"cudd\" id=\"cudd5\">Where to download the Verilog parser?</h1>\r\nThe repository containing the program is available at <a href=\"https://github.com/davidkebo/verilog-parser\">https://github.com/davidkebo/verilog-parser</a>\r\n\r\n</div>\r\n</article>\r\n</div>",
  "note": "Don't delete this file! It's used internally to help with page regeneration."
}