
---------- Begin Simulation Statistics ----------
final_tick                               1291375607500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109338                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423172                       # Number of bytes of host memory used
host_op_rate                                   181023                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13718.92                       # Real time elapsed on the host
host_tick_rate                               25487879                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2483437480                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.349666                       # Number of seconds simulated
sim_ticks                                349666133500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       643596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1287172                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    181660828                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     25271050                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    155945846                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     63142662                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    181660828                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    118518166                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       219038426                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        28133656                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     18223333                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         583890281                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        447450185                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     25271107                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           90226165                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      49693298                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           57                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    725888451                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      934722711                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    576362066                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.621763                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.447068                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    284698667     49.40%     49.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    117728278     20.43%     69.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     42020356      7.29%     77.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     37778488      6.55%     83.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     19622810      3.40%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11492289      1.99%     89.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7175975      1.25%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6151905      1.07%     91.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     49693298      8.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    576362066                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            2503238                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14615792                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         928328232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             132591045                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      5023334      0.54%      0.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    726187170     77.69%     78.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      4388245      0.47%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv     10284516      1.10%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       121356      0.01%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           24      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       557676      0.06%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          104      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       184226      0.02%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       178980      0.02%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       449876      0.05%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         1979      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    131924807     14.11%     94.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54415373      5.82%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       666238      0.07%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       338806      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    934722710                       # Class of committed instruction
system.switch_cpus.commit.refs              187345224                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             934722710                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.398665                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.398665                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     181775099                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1997643232                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        189251459                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         262019151                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       25291152                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      31103771                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           187335775                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                301803                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            72842946                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 17587                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           219038426                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         170159540                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             439977649                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       8343563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          309                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1159530130                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          303                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          455                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        50582304                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.313211                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    224170776                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     91276318                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.658053                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    689440644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.153735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.583121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        349631180     50.71%     50.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         21349125      3.10%     53.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         15689424      2.28%     56.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         16330998      2.37%     58.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         21312436      3.09%     61.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         20568686      2.98%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         25138384      3.65%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         21694697      3.15%     71.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        197725714     28.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    689440644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           4900940                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2958928                       # number of floating regfile writes
system.switch_cpus.idleCycles                 9891623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     29815352                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        119051983                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.901942                       # Inst execution rate
system.switch_cpus.iew.exec_refs            260232888                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           72832954                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        99393822                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     240287057                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        10571                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1791389                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     98966518                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1660609238                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     187399934                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     54965257                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1330089458                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         275249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1423452                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       25291152                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1789719                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        49991                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     21154249                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       182513                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        32657                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       120075                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    107696001                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     44212339                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        32657                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     23634017                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6181335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1603108871                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1308143474                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.604970                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         969832778                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.870561                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1317332055                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2007940239                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1140035988                       # number of integer regfile writes
system.switch_cpus.ipc                       0.714968                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.714968                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10187019      0.74%      0.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1079633783     77.95%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4594096      0.33%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      10757738      0.78%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       392079      0.03%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           24      0.00%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1339672      0.10%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2793      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       225640      0.02%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       194437      0.01%     79.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       516494      0.04%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         1979      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    197915541     14.29%     94.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     77503012      5.60%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1171216      0.08%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       619195      0.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1385054718                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4580933                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9089278                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3739145                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      8251446                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            15139763                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010931                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12622158     83.37%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              3      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           958      0.01%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2018901     13.34%     96.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        396547      2.62%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        38046      0.25%     99.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        63150      0.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1385426529                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3470890522                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1304404329                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2378272796                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1660577392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1385054718                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        31846                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    725886477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      5289960                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        31789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined   1072071704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    689440644                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.008954                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.283251                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    291146900     42.23%     42.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     80657235     11.70%     53.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     69329355     10.06%     63.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     68236997      9.90%     73.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     59422932      8.62%     82.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     47037841      6.82%     89.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     38914630      5.64%     94.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     22898963      3.32%     98.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     11795791      1.71%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    689440644                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.980539                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           170159642                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   205                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     10763582                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9683444                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    240287057                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     98966518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       510256637                       # number of misc regfile reads
system.switch_cpus.numCycles                699332267                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       139179262                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1161773612                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       28237185                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        209169618                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2759029                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       1372446                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4691495107                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1886725726                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2254928063                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         269858395                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10560032                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       25291152                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      45942182                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1093154380                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8139837                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   3009196734                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           24                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          89026245                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2187276030                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3435916688                       # The number of ROB writes
system.switch_cpus.timesIdled                  630952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5296010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       213973                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10592020                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         213973                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             575105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       108814                       # Transaction distribution
system.membus.trans_dist::CleanEvict           534782                       # Transaction distribution
system.membus.trans_dist::ReadExReq             68471                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        575105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1930748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1930748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1930748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     48152960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     48152960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48152960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            643576                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  643576    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              643576                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1898302000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3463196750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1291375607500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4607102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1815546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2303975                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2021487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           688908                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          688908                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2303975                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2303127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6911925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8976105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15888030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    294908800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    300721088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              595629888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          844998                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6964096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6141008                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034844                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.183384                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5927033     96.52%     96.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 213975      3.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6141008                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9306717000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4488229645                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3458860692                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      2204464                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2447970                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4652434                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      2204464                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2447970                       # number of overall hits
system.l2.overall_hits::total                 4652434                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst        99511                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       544065                       # number of demand (read+write) misses
system.l2.demand_misses::total                 643576                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst        99511                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       544065                       # number of overall misses
system.l2.overall_misses::total                643576                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   8080722500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  43725285500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      51806008000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   8080722500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  43725285500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     51806008000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      2303975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2992035                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5296010                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      2303975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2992035                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5296010                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.043191                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.181838                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.043191                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.181838                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81204.314096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80367.760286                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80497.109898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81204.314096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80367.760286                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80497.109898                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              108814                       # number of writebacks
system.l2.writebacks::total                    108814                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst        99511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       544065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            643576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        99511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       544065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           643576                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   7085612500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  38284635500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45370248000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   7085612500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  38284635500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45370248000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.043191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.181838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.121521                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.043191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.181838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.121521                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71204.314096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70367.760286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70497.109898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71204.314096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70367.760286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70497.109898                       # average overall mshr miss latency
system.l2.replacements                         844998                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1706732                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1706732                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1706732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1706732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2303974                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2303974                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2303974                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2303974                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        12571                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12571                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       620437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                620437                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        68471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               68471                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   4209886000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4209886000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       688908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            688908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.099391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.099391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 61484.219597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61484.219597                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        68471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          68471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3525176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3525176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.099391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.099391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 51484.219597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51484.219597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      2204464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2204464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        99511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   8080722500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8080722500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      2303975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2303975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.043191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81204.314096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81204.314096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        99511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        99511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   7085612500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7085612500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.043191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71204.314096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71204.314096                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1827533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1827533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       475594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          475594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  39515399500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39515399500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2303127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2303127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.206499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.206499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83086.412991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83086.412991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       475594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       475594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34759459500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34759459500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.206499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.206499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73086.412991                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73086.412991                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    10718561                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    844998                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.684718                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     178.293961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.826162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        68.340020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    59.152584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   714.387273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.174115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.066738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.057766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.697644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85581142                       # Number of tag accesses
system.l2.tags.data_accesses                 85581142                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      6368704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     34820160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41188864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      6368704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6368704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6964096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6964096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        99511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       544065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              643576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       108814                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             108814                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     18213671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     99581162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             117794834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     18213671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18213671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19916415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19916415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19916415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     18213671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     99581162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137711249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    102199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     99511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    487690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001940200500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5814                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5814                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1367890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              96451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      643576                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     108814                       # Number of write requests accepted
system.mem_ctrls.readBursts                    643576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   108814                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  56375                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6615                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             88120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            50087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14819                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8430317000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2936005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19440335750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14356.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33106.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   268815                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83059                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                643576                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               108814                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  527408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       337504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.724756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.611344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.881015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       247791     73.42%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        52742     15.63%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11253      3.33%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7311      2.17%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4393      1.30%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3800      1.13%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2939      0.87%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1834      0.54%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5441      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       337504                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     100.992432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.500083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.514553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              2      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           134      2.30%      2.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           306      5.26%      7.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           657     11.30%     18.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           984     16.92%     35.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           970     16.68%     52.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          671     11.54%     64.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          640     11.01%     75.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          549      9.44%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          353      6.07%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          206      3.54%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          140      2.41%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           73      1.26%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           40      0.69%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           36      0.62%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           17      0.29%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            9      0.15%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            9      0.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            6      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            4      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5814                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.574647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.549246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.931981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1362     23.43%     23.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              135      2.32%     25.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3989     68.61%     94.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              277      4.76%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.77%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5814                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37580864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3608000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6539456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41188864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6964096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       107.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    117.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  349665142500                       # Total gap between requests
system.mem_ctrls.avgGap                     464739.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      6368704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31212160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6539456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 18213671.241913396865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 89262748.117984384298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18701999.917873088270                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        99511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       544065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       108814                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2990835500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16449500250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8314773840000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30055.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30234.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  76412721.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1767307080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            939338400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2546495280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313090380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27602253120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     133790380620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21606092160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       188564957040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.271433                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54984585750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11676080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 283005467750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            642485760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            341489280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1646119860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          220284000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27602253120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78132411420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      68475708480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       177060751920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.370892                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 177221505750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11676080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 160768547750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    941709474000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   349666133500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1334589249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    167463372                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1502052621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1334589249                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    167463372                       # number of overall hits
system.cpu.icache.overall_hits::total      1502052621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       114971                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      2696164                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2811135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       114971                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      2696164                       # number of overall misses
system.cpu.icache.overall_misses::total       2811135                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  42208866499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  42208866499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  42208866499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  42208866499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1334704220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    170159536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1504863756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1334704220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    170159536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1504863756                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.015845                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001868                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.015845                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001868                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 15655.155435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15014.884201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 15655.155435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15014.884201                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          191                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               363                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.829201                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    47.750000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2418690                       # number of writebacks
system.cpu.icache.writebacks::total           2418690                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       392189                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       392189                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       392189                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       392189                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      2303975                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2303975                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      2303975                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2303975                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  34960521499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34960521499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  34960521499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34960521499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.013540                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001531                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.013540                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001531                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 15174.002105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15174.002105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 15174.002105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15174.002105                       # average overall mshr miss latency
system.cpu.icache.replacements                2418690                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1334589249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    167463372                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1502052621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       114971                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      2696164                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2811135                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  42208866499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  42208866499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1334704220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    170159536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1504863756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.015845                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001868                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 15655.155435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15014.884201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       392189                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       392189                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      2303975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2303975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  34960521499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34960521499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.013540                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 15174.002105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15174.002105                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.603914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1503209731                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2418690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            621.497476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   201.840545                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    52.763369                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.788440                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.206107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3012146458                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3012146458                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    443879071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    215136241                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        659015312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    443879097                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    215136790                       # number of overall hits
system.cpu.dcache.overall_hits::total       659015887                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3029957                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5437790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8467747                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3029961                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5437891                       # number of overall misses
system.cpu.dcache.overall_misses::total       8467852                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 136800633463                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136800633463                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 136800633463                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136800633463                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    446909028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    220574031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    667483059                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    446909058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    220574681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    667483739                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012686                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012686                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 25157.395461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16155.493718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25156.928203                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16155.293392                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       997414                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1449                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             56923                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.522162                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           63                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4544080                       # number of writebacks
system.cpu.dcache.writebacks::total           4544080                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2445807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2445807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2445807                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2445807                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2991983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2991983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2992035                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2992035                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  74432455968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74432455968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  74435994468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74435994468                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.013565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004482                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.013565                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004483                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24877.299092                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24877.299092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24878.049377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24878.049377                       # average overall mshr miss latency
system.cpu.dcache.replacements                6021740                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    295454816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    161074776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       456529592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1601808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4735091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6336899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 124159677500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 124159677500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    297056624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    165809867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    462866491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005392                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.028557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26221.180860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19593.128674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2431842                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2431842                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2303249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2303249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  62647643500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62647643500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27199.683360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27199.683360                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    148424255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54061465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      202485720                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1428149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       702699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2130848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12640955963                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12640955963                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    149852404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     54764164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    204616568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009530                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012831                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17989.147506                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5932.359306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        13965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       688734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       688734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11784812468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11784812468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17110.833018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17110.833018                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          549                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           575                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          101                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          105                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          650                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          680                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.133333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.155385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.154412                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           52                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           52                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3538500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3538500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076471                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 68048.076923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68048.076923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1291375607500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.997844                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           664613286                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6021740                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.368977                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   186.825852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    69.171991                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.270203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1340989474                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1340989474                       # Number of data accesses

---------- End Simulation Statistics   ----------
