****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group comb
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_fir
Version: P-2019.03-SP5
Date   : Wed Mar  8 22:54:36 2023
****************************************


  Startpoint: test_se (input port clocked by CLK)
  Endpoint: test_so (output port clocked by CLK)
  Path Group: comb
  Path Type: max

  Point                               Fanout    Cap      Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                    1.1364400387 1.1364400387
  input external delay                                           0.0799999982 1.2164400369 r
  test_se (in)                                        0.2000000030 0.0000250340 & 1.2164650708 r
  test_se (net)                          1 2510.4511718750 
  I1025_W_test_se/PADIO (I1025_EW)                    0.0000000000 0.0199999809 * 1.2364650518 r
  I1025_W_test_se/DOUT (I1025_EW)                     0.0000000000 0.5099999905 * 1.7464650422 r
  hvoHier_test_se (net)                 35 151.1372833252 
  U2794/S0 (MUX21X1_HVT)                              0.0000000000 0.1199998856 * 1.8664649278 r
  U2794/Y (MUX21X1_HVT)                               0.0000000000 0.3099999428 * 2.1764648706 f
  n3235 (net)                            1 3.5258135796 
  placeBUFT_RR_57/A (NBUFFX8_HVT)                     0.0000000000 0.0000000000 * 2.1764648706 f
  placeBUFT_RR_57/Y (NBUFFX8_HVT)                     0.0000000000 0.1199998856 * 2.2964647561 f
  BUF_net_57 (net)                       1 35.8957901001 
  placeBINV_RR_97/A (INVX8_HVT)                       0.0000000000 0.0099999905 * 2.3064647466 f
  placeBINV_RR_97/Y (INVX8_HVT)                       0.0000000000 0.0799999237 * 2.3864646703 r
  net_net_96 (net)                       1 48.4098701477 
  placeBINV_RR_96/A (INVX16_HVT)                      0.0000000000 0.0099999905 * 2.3964646608 r
  placeBINV_RR_96/Y (INVX16_HVT)                      0.0000000000 0.0700000525 * 2.4664647132 f
  n3206 (net)                            1 67.3676757812 
  D4I1025_W_test_so/DIN (D4I1025_EW)                  0.0000000000 0.0299999714 * 2.4964646846 f
  D4I1025_W_test_so/PADIO (D4I1025_EW)                0.0000000000 1.8400000334 * 4.3364647180 f
  test_so (net)                          1 3769.1469726562 
  test_so (inout)                                     0.0000000000 0.0000000000 * 4.3364647180 f
  data arrival time                                                         4.3364648819

  clock CLK (rise edge)                               0.0000000000 8.0000000000 8.0000000000
  clock network delay (ideal)                                    1.1364400387 9.1364400387
  clock reconvergence pessimism                                  0.0000000000 9.1364400387
  output external delay                                          -0.1199999973 9.0164400414
  data required time                                                        9.0164403915
  -------------------------------------------------------------------------------------
  data required time                                                        9.0164403915
  data arrival time                                                         -4.3364648819
  -------------------------------------------------------------------------------------
  slack (MET)                                                               4.6799755096


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group inputs
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_fir
Version: P-2019.03-SP5
Date   : Wed Mar  8 22:54:36 2023
****************************************


  Startpoint: tap2[0] (input port clocked by CLK)
  Endpoint: fir_inst_acc2_regx15x
               (rising edge-triggered flip-flop clocked by CLK)
  Path Group: inputs
  Path Type: max

  Point                                 Fanout    Cap      Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                      1.1364400387 1.1364400387
  input external delay                                             0.0799999982 1.2164400369 r
  tap2[0] (in)                                          0.2000000030 0.0000252724 & 1.2164653093 r
  tap2[0] (net)                            1 2510.4450683594 
  I1025_W_tap2x0x/PADIO (I1025_EW)                      0.0000000000 0.0199999809 * 1.2364652902 r
  I1025_W_tap2x0x/DOUT (I1025_EW)                       0.0000000000 0.4799997807 * 1.7164650708 r
  hvoHier_tap2[0] (net)                   16 76.3823089600 
  U1323/A1 (AND2X1_HVT)                                 0.0000000000 0.0299999714 * 1.7464650422 r
  U1323/Y (AND2X1_HVT)                                  0.0000000000 0.1700000763 * 1.9164651185 r
  fir_inst_N49 (net)                       2 5.4067564011 
  U1324/A3 (NAND3X0_HVT)                                0.0000000000 0.0000000000 * 1.9164651185 r
  U1324/Y (NAND3X0_HVT)                                 0.0000000000 0.1799998283 * 2.0964649469 f
  n1509 (net)                              2 3.0001313686 
  U1915/A (INVX0_HVT)                                   0.0000000000 0.0000000000 * 2.0964649469 f
  U1915/Y (INVX0_HVT)                                   0.0000000000 0.1500000954 * 2.2464650422 r
  n1922 (net)                              1 3.7829532623 
  intadd_4_U15/B (FADDX1_HVT)                           0.0000000000 0.0000000000 * 2.2464650422 r
  intadd_4_U15/CO (FADDX1_HVT)                          0.0000000000 0.2000000477 * 2.4464650899 r
  intadd_4_n14 (net)                       1 2.1746520996 
  intadd_4_U14/CI (FADDX1_HVT)                          0.0000000000 0.0000000000 * 2.4464650899 r
  intadd_4_U14/CO (FADDX1_HVT)                          0.0000000000 0.1700000763 * 2.6164651662 r
  intadd_4_n13 (net)                       1 3.4771714211 
  intadd_4_U13/CI (FADDX1_HVT)                          0.0000000000 0.0000000000 * 2.6164651662 r
  intadd_4_U13/CO (FADDX1_HVT)                          0.0000000000 0.1800000668 * 2.7964652330 r
  intadd_4_n12 (net)                       1 3.8660159111 
  intadd_4_U12/CI (FADDX1_HVT)                          0.0000000000 0.0000000000 * 2.7964652330 r
  intadd_4_U12/CO (FADDX1_HVT)                          0.0000000000 0.1700000763 * 2.9664653093 r
  intadd_4_n11 (net)                       1 2.7329826355 
  intadd_4_U11/CI (FADDX1_HVT)                          0.0000000000 0.0000000000 * 2.9664653093 r
  intadd_4_U11/CO (FADDX1_HVT)                          0.0000000000 0.1700000763 * 3.1364653856 r
  intadd_4_n10 (net)                       1 3.0340480804 
  intadd_4_U10/CI (FADDX1_HVT)                          0.0000000000 0.0000000000 * 3.1364653856 r
  intadd_4_U10/CO (FADDX1_HVT)                          0.0000000000 0.1600000858 * 3.2964654714 r
  intadd_4_n9 (net)                        1 2.7052042484 
  intadd_4_U9/CI (FADDX1_HVT)                           0.0000000000 0.0000000000 * 3.2964654714 r
  intadd_4_U9/CO (FADDX1_HVT)                           0.0000000000 0.1600000858 * 3.4564655572 r
  intadd_4_n8 (net)                        1 2.1778044701 
  intadd_4_U8/CI (FADDX1_HVT)                           0.0000000000 0.0000000000 * 3.4564655572 r
  intadd_4_U8/CO (FADDX1_HVT)                           0.0000000000 0.1500000954 * 3.6064656526 r
  intadd_4_n7 (net)                        1 1.9845302105 
  intadd_4_U7/CI (FADDX1_HVT)                           0.0000000000 0.0000000000 * 3.6064656526 r
  intadd_4_U7/CO (FADDX1_HVT)                           0.0000000000 0.1700000763 * 3.7764657289 r
  intadd_4_n6 (net)                        1 3.4777078629 
  intadd_4_U6/CI (FADDX1_HVT)                           0.0000000000 0.0000000000 * 3.7764657289 r
  intadd_4_U6/CO (FADDX1_HVT)                           0.0000000000 0.1800000668 * 3.9564657956 r
  intadd_4_n5 (net)                        1 3.7363548279 
  intadd_4_U5/CI (FADDX1_HVT)                           0.0000000000 0.0000000000 * 3.9564657956 r
  intadd_4_U5/CO (FADDX1_HVT)                           0.0000000000 0.1699998379 * 4.1264656335 r
  intadd_4_n4 (net)                        1 2.9063937664 
  intadd_4_U4/CI (FADDX2_HVT)                           0.0000000000 0.0000000000 * 4.1264656335 r
  intadd_4_U4/CO (FADDX2_HVT)                           0.0000000000 0.1700000763 * 4.2964657098 r
  intadd_4_n3 (net)                        1 2.9405415058 
  intadd_4_U3/CI (FADDX2_HVT)                           0.0000000000 0.0000000000 * 4.2964657098 r
  intadd_4_U3/CO (FADDX2_HVT)                           0.0000000000 0.1599998474 * 4.4564655572 r
  intadd_4_n2 (net)                        1 2.3694596291 
  U1310/A1 (XOR2X1_HVT)                                 0.0000000000 0.0000000000 * 4.4564655572 r
  U1310/Y (XOR2X1_HVT)                                  0.0000000000 0.1999998093 * 4.6564653665 f
  n1399 (net)                              1 3.3641529083 
  U1316/A (FADDX2_HVT)                                  0.0000000000 0.0000000000 * 4.6564653665 f
  U1316/S (FADDX2_HVT)                                  0.0000000000 0.2800002098 * 4.9364655763 f
  n1401 (net)                              1 2.7776839733 
  U1318/B (FADDX1_HVT)                                  0.0000000000 0.0000000000 * 4.9364655763 f
  U1318/S (FADDX1_HVT)                                  0.0000000000 0.2399997711 * 5.1764653474 f
  n3176 (net)                              1 2.4302606583 
  U1319/CI (FADDX2_HVT)                                 0.0000000000 0.0000000000 * 5.1764653474 f
  U1319/S (FADDX2_HVT)                                  0.0000000000 0.2699999809 * 5.4464653283 f
  fir_inst_N64 (net)                       1 4.1976137161 
  fir_inst_acc2_regx15x/D (SDFFARX1_HVT)                0.0000000000 0.0000000000 * 5.4464653283 f
  data arrival time                                                           5.4464654922

  clock CLK (rise edge)                                 0.0000000000 8.0000000000 8.0000000000
  clock network delay (propagated)                                 1.2000201941 * 9.2000201941
  clock reconvergence pessimism                                    0.0000000000 9.2000201941
  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                                    9.2000201941 r
  library setup time                                               -0.1599999964 * 9.0400201976
  data required time                                                          9.0400199890
  ---------------------------------------------------------------------------------------
  data required time                                                          9.0400199890
  data arrival time                                                           -5.4464654922
  ---------------------------------------------------------------------------------------
  slack (MET)                                                                 3.5935549736


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group output
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_fir
Version: P-2019.03-SP5
Date   : Wed Mar  8 22:54:36 2023
****************************************


  Startpoint: fir_inst_yout_regx14x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: yout[14] (output port clocked by CLK)
  Path Group: output
  Path Type: max

  Point                                      Fanout    Cap      Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                      1.0000202656 * 1.0000202656
  fir_inst_yout_regx14x/CLK (SDFFARX1_HVT)                   0.0000000000 0.0000000000 1.0000202656 r
  fir_inst_yout_regx14x/Q (SDFFARX1_HVT)                     0.0000000000 0.3199999332 * 1.3200201988 f
  n3192 (net)                                   2 5.4114699364 
  placeBINV_R_6/A (INVX0_HVT)                                0.0000000000 0.0000000000 * 1.3200201988 f
  placeBINV_R_6/Y (INVX0_HVT)                                0.0000000000 0.0699999332 * 1.3900201321 r
  BUF_net_6 (net)                               1 1.7094202042 
  clock_optctmTdsLR_1_7023/A (NBUFFX4_HVT)                   0.0000000000 0.0000000000 * 1.3900201321 r
  clock_optctmTdsLR_1_7023/Y (NBUFFX4_HVT)                   0.0000000000 0.1099998951 * 1.5000200272 r
  net_net_53 (net)                              1 22.1689796448 
  clock_optZBUF_11_inst_7025/A (NBUFFX32_HVT)                0.0000000000 0.0000000000 * 1.5000200272 r
  clock_optZBUF_11_inst_7025/Y (NBUFFX32_HVT)                0.0000000000 0.1099998951 * 1.6100199223 r
  clock_optZBUF_11_7 (net)                      1 121.8691177368 
  placeBINV_RR_53/A (INVX16_HVT)                             0.0000000000 0.0899999142 * 1.7000198364 r
  placeBINV_RR_53/Y (INVX16_HVT)                             0.0000000000 0.0999999046 * 1.8000197411 f
  n2199 (net)                                   1 72.8151473999 
  placeBINV_RR_63/A (INVX8_HVT)                              0.0000000000 0.0299999714 * 1.8300197124 f
  placeBINV_RR_63/Y (INVX8_HVT)                              0.0000000000 0.0999999046 * 1.9300196171 r
  net_net_62 (net)                              1 50.4118957520 
  placeBINV_RR_62/A (INVX2_HVT)                              0.0000000000 0.0199999809 * 1.9500195980 r
  placeBINV_RR_62/Y (INVX2_HVT)                              0.0000000000 0.0499999523 * 2.0000195503 f
  n1894 (net)                                   1 2.0015821457 
  clock_optgre_mt_inst_7086/A (NBUFFX2_HVT)                  0.0000000000 0.0000000000 * 2.0000195503 f
  clock_optgre_mt_inst_7086/Y (NBUFFX2_HVT)                  0.0000000000 0.1299998760 * 2.1300194263 f
  gre_net_210 (net)                             1 13.9971408844 
  clock_optgre_mt_inst_7085/A (NBUFFX2_HVT)                  0.0000000000 0.0000000000 * 2.1300194263 f
  clock_optgre_mt_inst_7085/Y (NBUFFX2_HVT)                  0.0000000000 0.1400001049 * 2.2700195312 f
  gre_net_209 (net)                             1 11.8573856354 
  clock_optgre_mt_inst_7084/A (NBUFFX2_HVT)                  0.0000000000 0.0000000000 * 2.2700195312 f
  clock_optgre_mt_inst_7084/Y (NBUFFX2_HVT)                  0.0000000000 0.1300001144 * 2.4000196457 f
  gre_net_208 (net)                             1 11.8839197159 
  clock_optgre_mt_inst_7083/A (NBUFFX2_HVT)                  0.0000000000 0.0000000000 * 2.4000196457 f
  clock_optgre_mt_inst_7083/Y (NBUFFX2_HVT)                  0.0000000000 0.1300001144 * 2.5300197601 f
  gre_net_207 (net)                             1 10.9403686523 
  clock_optgre_mt_inst_7082/A (NBUFFX2_HVT)                  0.0000000000 0.0000000000 * 2.5300197601 f
  clock_optgre_mt_inst_7082/Y (NBUFFX2_HVT)                  0.0000000000 0.1199998856 * 2.6500196457 f
  gre_net_206 (net)                             1 8.7754974365 
  clock_optgre_mt_inst_7081/A (NBUFFX2_HVT)                  0.0000000000 0.0000000000 * 2.6500196457 f
  clock_optgre_mt_inst_7081/Y (NBUFFX2_HVT)                  0.0000000000 0.1099998951 * 2.7600195408 f
  gre_net_205 (net)                             1 8.7013244629 
  clock_optgre_mt_inst_7080/A (NBUFFX4_HVT)                  0.0000000000 0.0000000000 * 2.7600195408 f
  clock_optgre_mt_inst_7080/Y (NBUFFX4_HVT)                  0.0000000000 0.1299999952 * 2.8900195360 f
  gre_net_204 (net)                             1 24.1179122925 
  D4I1025_S_youtx14x/DIN (D4I1025_NS)                        0.0000000000 0.0000000000 * 2.8900195360 f
  D4I1025_S_youtx14x/PADIO (D4I1025_NS)                      0.0000000000 1.8400000334 * 4.7300195694 f
  yout[14] (net)                                1 3769.1469726562 
  yout[14] (inout)                                           0.0000000000 0.0000000000 * 4.7300195694 f
  data arrival time                                                                4.7300195694

  clock CLK (rise edge)                                      0.0000000000 8.0000000000 8.0000000000
  clock network delay (ideal)                                           1.1364400387 9.1364400387
  clock reconvergence pessimism                                         0.0000000000 9.1364400387
  output external delay                                                 -0.1199999973 9.0164400414
  data required time                                                               9.0164403915
  --------------------------------------------------------------------------------------------
  data required time                                                               9.0164403915
  data arrival time                                                                -4.7300195694
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                      4.2864203453


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group reg2reg
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_fir
Version: P-2019.03-SP5
Date   : Wed Mar  8 22:54:36 2023
****************************************


  Startpoint: fir_inst_acc4_regx0x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fir_inst_acc2_regx15x
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: clk
  Path Group: reg2reg
  Path Type: max

  Point                                      Fanout    Cap      Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                      1.2000201941 * 1.2000201941
  fir_inst_acc4_regx0x/CLK (SDFFARX2_HVT)                    0.0000000000 0.0000000000 1.2000201941 r
  fir_inst_acc4_regx0x/Q (SDFFARX2_HVT)                      0.0000000000 0.3600001335 * 1.5600203276 r
  fir_inst_acc4[0] (net)                        7 14.1752948761 
  clock_optZBUF_451_inst_6955/A (NBUFFX2_HVT)                0.0000000000 0.0000000000 * 1.5600203276 r
  clock_optZBUF_451_inst_6955/Y (NBUFFX2_HVT)                0.0000000000 0.1300001144 * 1.6900204420 r
  clock_optZBUF_451_6 (net)                    10 12.2012510300 
  U1330/A2 (AND2X1_HVT)                                      0.0000000000 0.0000000000 * 1.6900204420 r
  U1330/Y (AND2X1_HVT)                                       0.0000000000 0.1300001144 * 1.8200205564 r
  intadd_4_B[0] (net)                           2 4.3079805374 
  U1331/A3 (NAND3X0_HVT)                                     0.0000000000 0.0000000000 * 1.8200205564 r
  U1331/Y (NAND3X0_HVT)                                      0.0000000000 0.2400000095 * 2.0600205660 f
  n1553 (net)                                   2 4.9496593475 
  U1344/A (FADDX1_HVT)                                       0.0000000000 0.0000000000 * 2.0600205660 f
  U1344/S (FADDX1_HVT)                                       0.0000000000 0.2999999523 * 2.3600205183 f
  n1417 (net)                                   1 2.3569512367 
  U1931/A (INVX0_HVT)                                        0.0000000000 0.0000000000 * 2.3600205183 f
  U1931/Y (INVX0_HVT)                                        0.0000000000 0.0799999237 * 2.4400204420 r
  n1938 (net)                                   1 3.6995739937 
  intadd_4_U13/B (FADDX1_HVT)                                0.0000000000 0.0000000000 * 2.4400204420 r
  intadd_4_U13/CO (FADDX1_HVT)                               0.0000000000 0.1800000668 * 2.6200205088 r
  intadd_4_n12 (net)                            1 3.8660159111 
  intadd_4_U12/CI (FADDX1_HVT)                               0.0000000000 0.0000000000 * 2.6200205088 r
  intadd_4_U12/CO (FADDX1_HVT)                               0.0000000000 0.1700000763 * 2.7900205851 r
  intadd_4_n11 (net)                            1 2.7329826355 
  intadd_4_U11/CI (FADDX1_HVT)                               0.0000000000 0.0000000000 * 2.7900205851 r
  intadd_4_U11/CO (FADDX1_HVT)                               0.0000000000 0.1700000763 * 2.9600206614 r
  intadd_4_n10 (net)                            1 3.0340480804 
  intadd_4_U10/CI (FADDX1_HVT)                               0.0000000000 0.0000000000 * 2.9600206614 r
  intadd_4_U10/CO (FADDX1_HVT)                               0.0000000000 0.1600000858 * 3.1200207472 r
  intadd_4_n9 (net)                             1 2.7052042484 
  intadd_4_U9/CI (FADDX1_HVT)                                0.0000000000 0.0000000000 * 3.1200207472 r
  intadd_4_U9/CO (FADDX1_HVT)                                0.0000000000 0.1600000858 * 3.2800208330 r
  intadd_4_n8 (net)                             1 2.1778044701 
  intadd_4_U8/CI (FADDX1_HVT)                                0.0000000000 0.0000000000 * 3.2800208330 r
  intadd_4_U8/CO (FADDX1_HVT)                                0.0000000000 0.1500000954 * 3.4300209284 r
  intadd_4_n7 (net)                             1 1.9845302105 
  intadd_4_U7/CI (FADDX1_HVT)                                0.0000000000 0.0000000000 * 3.4300209284 r
  intadd_4_U7/CO (FADDX1_HVT)                                0.0000000000 0.1700000763 * 3.6000210047 r
  intadd_4_n6 (net)                             1 3.4777078629 
  intadd_4_U6/CI (FADDX1_HVT)                                0.0000000000 0.0000000000 * 3.6000210047 r
  intadd_4_U6/CO (FADDX1_HVT)                                0.0000000000 0.1800000668 * 3.7800210714 r
  intadd_4_n5 (net)                             1 3.7363548279 
  intadd_4_U5/CI (FADDX1_HVT)                                0.0000000000 0.0000000000 * 3.7800210714 r
  intadd_4_U5/CO (FADDX1_HVT)                                0.0000000000 0.1700000763 * 3.9500211477 r
  intadd_4_n4 (net)                             1 2.9063937664 
  intadd_4_U4/CI (FADDX2_HVT)                                0.0000000000 0.0000000000 * 3.9500211477 r
  intadd_4_U4/CO (FADDX2_HVT)                                0.0000000000 0.1700000763 * 4.1200212240 r
  intadd_4_n3 (net)                             1 2.9405415058 
  intadd_4_U3/CI (FADDX2_HVT)                                0.0000000000 0.0000000000 * 4.1200212240 r
  intadd_4_U3/CO (FADDX2_HVT)                                0.0000000000 0.1599998474 * 4.2800210714 r
  intadd_4_n2 (net)                             1 2.3694596291 
  U1310/A1 (XOR2X1_HVT)                                      0.0000000000 0.0000000000 * 4.2800210714 r
  U1310/Y (XOR2X1_HVT)                                       0.0000000000 0.1999998093 * 4.4800208807 f
  n1399 (net)                                   1 3.3641529083 
  U1316/A (FADDX2_HVT)                                       0.0000000000 0.0000000000 * 4.4800208807 f
  U1316/S (FADDX2_HVT)                                       0.0000000000 0.2800002098 * 4.7600210905 f
  n1401 (net)                                   1 2.7776839733 
  U1318/B (FADDX1_HVT)                                       0.0000000000 0.0000000000 * 4.7600210905 f
  U1318/S (FADDX1_HVT)                                       0.0000000000 0.2399997711 * 5.0000208616 f
  n3176 (net)                                   1 2.4302606583 
  U1319/CI (FADDX2_HVT)                                      0.0000000000 0.0000000000 * 5.0000208616 f
  U1319/S (FADDX2_HVT)                                       0.0000000000 0.2699999809 * 5.2700208426 f
  fir_inst_N64 (net)                            1 4.1976137161 
  fir_inst_acc2_regx15x/D (SDFFARX1_HVT)                     0.0000000000 0.0000000000 * 5.2700208426 f
  data arrival time                                                                5.2700209618

  clock CLK (rise edge)                                      0.0000000000 8.0000000000 8.0000000000
  clock network delay (propagated)                                      1.2000201941 * 9.2000201941
  clock reconvergence pessimism                                         0.0000000000 9.2000201941
  fir_inst_acc2_regx15x/CLK (SDFFARX1_HVT)                                         9.2000201941 r
  library setup time                                                    -0.1599999964 * 9.0400201976
  data required time                                                               9.0400199890
  --------------------------------------------------------------------------------------------
  data required time                                                               9.0400199890
  data arrival time                                                                -5.2700209618
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                      3.7699992657


1
