

================================================================
== Vitis HLS Report for 'assign_swap_endianness_1'
================================================================
* Date:           Sat Dec 10 14:02:52 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    102|    -|
|Register         |        -|    -|     197|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     197|    175|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |p_Val2_s_fu_162_p2  |         +|   0|  0|  71|          64|          64|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  73|          65|          65|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  48|          9|    1|          9|
    |ap_done           |   9|          2|    1|          2|
    |ciphertext_blk_n  |   9|          2|    1|          2|
    |gmem_blk_n_AW     |   9|          2|    1|          2|
    |gmem_blk_n_B      |   9|          2|    1|          2|
    |gmem_blk_n_W      |   9|          2|    1|          2|
    |i_blk_n           |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 102|         21|    7|         21|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |tmp_10_i_reg_423     |   8|   0|    8|          0|
    |tmp_11_i_reg_428     |   8|   0|    8|          0|
    |tmp_12_i_reg_433     |   8|   0|    8|          0|
    |tmp_13_i_reg_438     |   8|   0|    8|          0|
    |tmp_14_i_reg_443     |   8|   0|    8|          0|
    |tmp_1_i2_reg_373     |   8|   0|    8|          0|
    |tmp_2_i3_reg_378     |   8|   0|    8|          0|
    |tmp_3_i4_reg_383     |   8|   0|    8|          0|
    |tmp_4_i5_reg_388     |   8|   0|    8|          0|
    |tmp_5_i6_reg_393     |   8|   0|    8|          0|
    |tmp_6_i7_reg_398     |   8|   0|    8|          0|
    |tmp_7_i8_reg_403     |   8|   0|    8|          0|
    |tmp_8_i9_reg_408     |   8|   0|    8|          0|
    |tmp_9_i_reg_413      |   8|   0|    8|          0|
    |tmp_i_reg_418        |   8|   0|    8|          0|
    |trunc_ln628_reg_368  |   8|   0|    8|          0|
    |trunc_ln_reg_363     |  60|   0|   60|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 197|   0|  197|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  assign_swap_endianness.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  assign_swap_endianness.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  assign_swap_endianness.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  assign_swap_endianness.1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  assign_swap_endianness.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  assign_swap_endianness.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  assign_swap_endianness.1|  return value|
|p_read                     |   in|  128|     ap_none|                    p_read|        scalar|
|m_axi_gmem_AWVALID         |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREADY         |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWADDR          |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWID            |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLEN           |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWSIZE          |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWBURST         |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLOCK          |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWCACHE         |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWPROT          |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWQOS           |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREGION        |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWUSER          |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WVALID          |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WREADY          |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WDATA           |  out|  128|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WSTRB           |  out|   16|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WLAST           |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WID             |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WUSER           |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARVALID         |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREADY         |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARADDR          |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARID            |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLEN           |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARSIZE          |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARBURST         |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLOCK          |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARCACHE         |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARPROT          |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARQOS           |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREGION        |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARUSER          |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RVALID          |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RREADY          |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RDATA           |   in|  128|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RLAST           |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RID             |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RFIFONUM        |   in|    9|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RUSER           |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RRESP           |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BVALID          |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BREADY          |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BRESP           |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BID             |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BUSER           |   in|    1|       m_axi|                      gmem|       pointer|
|i_dout                     |   in|   60|     ap_fifo|                         i|       pointer|
|i_num_data_valid           |   in|    3|     ap_fifo|                         i|       pointer|
|i_fifo_cap                 |   in|    3|     ap_fifo|                         i|       pointer|
|i_empty_n                  |   in|    1|     ap_fifo|                         i|       pointer|
|i_read                     |  out|    1|     ap_fifo|                         i|       pointer|
|ciphertext_dout            |   in|   64|     ap_fifo|                ciphertext|       pointer|
|ciphertext_num_data_valid  |   in|    4|     ap_fifo|                ciphertext|       pointer|
|ciphertext_fifo_cap        |   in|    4|     ap_fifo|                ciphertext|       pointer|
|ciphertext_empty_n         |   in|    1|     ap_fifo|                ciphertext|       pointer|
|ciphertext_read            |  out|    1|     ap_fifo|                ciphertext|       pointer|
+---------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.15>
ST_1 : Operation 9 [1/1] (3.61ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %ciphertext"   --->   Operation 9 'read' 'ciphertext_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%i_read = read i60 @_ssdm_op_Read.ap_fifo.i60P0A, i60 %i" [hw-impl/src/pynqrypt.cpp:26]   --->   Operation 10 'read' 'i_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %i_read, i4 0" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.52ns)   --->   "%p_Val2_s = add i64 %ciphertext_read, i64 %shl_ln" [hw-impl/src/pynqrypt.cpp:26]   --->   Operation 12 'add' 'p_Val2_s' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_s, i32 4, i32 63"   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 14 [1/1] (3.63ns)   --->   "%p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %p_read_6"   --->   Operation 15 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_i2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 8, i32 15"   --->   Operation 16 'partselect' 'tmp_1_i2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2_i3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 16, i32 23"   --->   Operation 17 'partselect' 'tmp_2_i3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_3_i4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 24, i32 31"   --->   Operation 18 'partselect' 'tmp_3_i4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4_i5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 32, i32 39"   --->   Operation 19 'partselect' 'tmp_4_i5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5_i6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 40, i32 47"   --->   Operation 20 'partselect' 'tmp_5_i6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_6_i7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 48, i32 55"   --->   Operation 21 'partselect' 'tmp_6_i7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_7_i8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 56, i32 63"   --->   Operation 22 'partselect' 'tmp_7_i8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8_i9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 64, i32 71"   --->   Operation 23 'partselect' 'tmp_8_i9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 72, i32 79"   --->   Operation 24 'partselect' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 80, i32 87"   --->   Operation 25 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 88, i32 95"   --->   Operation 26 'partselect' 'tmp_10_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_11_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 96, i32 103"   --->   Operation 27 'partselect' 'tmp_11_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_12_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 104, i32 111"   --->   Operation 28 'partselect' 'tmp_12_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_13_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 112, i32 119"   --->   Operation 29 'partselect' 'tmp_13_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_14_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 120, i32 127"   --->   Operation 30 'partselect' 'tmp_14_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln368 = sext i60 %trunc_ln"   --->   Operation 31 'sext' 'sext_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln368"   --->   Operation 32 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i64 %gmem_addr, i32 1"   --->   Operation 33 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln628, i8 %tmp_1_i2, i8 %tmp_2_i3, i8 %tmp_3_i4, i8 %tmp_4_i5, i8 %tmp_5_i6, i8 %tmp_6_i7, i8 %tmp_7_i8, i8 %tmp_8_i9, i8 %tmp_9_i, i8 %tmp_i, i8 %tmp_10_i, i8 %tmp_11_i, i8 %tmp_12_i, i8 %tmp_13_i, i8 %tmp_14_i"   --->   Operation 34 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (7.30ns)   --->   "%write_ln368 = write void @_ssdm_op_Write.m_axi.i128P1A, i64 %gmem_addr, i128 %p_Result_s, i16 65535"   --->   Operation 35 'write' 'write_ln368' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 36 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem_addr"   --->   Operation 36 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 37 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem_addr"   --->   Operation 37 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 38 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem_addr"   --->   Operation 38 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 39 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem_addr"   --->   Operation 39 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i64 %gmem_addr"   --->   Operation 43 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [hw-impl/src/pynqrypt.cpp:26]   --->   Operation 44 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ciphertext_read   (read          ) [ 000000000]
i_read            (read          ) [ 000000000]
shl_ln            (bitconcatenate) [ 000000000]
p_Val2_s          (add           ) [ 000000000]
trunc_ln          (partselect    ) [ 001000000]
p_read_6          (read          ) [ 000000000]
trunc_ln628       (trunc         ) [ 000100000]
tmp_1_i2          (partselect    ) [ 000100000]
tmp_2_i3          (partselect    ) [ 000100000]
tmp_3_i4          (partselect    ) [ 000100000]
tmp_4_i5          (partselect    ) [ 000100000]
tmp_5_i6          (partselect    ) [ 000100000]
tmp_6_i7          (partselect    ) [ 000100000]
tmp_7_i8          (partselect    ) [ 000100000]
tmp_8_i9          (partselect    ) [ 000100000]
tmp_9_i           (partselect    ) [ 000100000]
tmp_i             (partselect    ) [ 000100000]
tmp_10_i          (partselect    ) [ 000100000]
tmp_11_i          (partselect    ) [ 000100000]
tmp_12_i          (partselect    ) [ 000100000]
tmp_13_i          (partselect    ) [ 000100000]
tmp_14_i          (partselect    ) [ 000100000]
sext_ln368        (sext          ) [ 000000000]
gmem_addr         (getelementptr ) [ 000111111]
gmem_addr_req     (writereq      ) [ 000000000]
p_Result_s        (bitconcatenate) [ 000000000]
write_ln368       (write         ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
gmem_addr_resp    (writeresp     ) [ 000000000]
ret_ln26          (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ciphertext">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i60P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i128P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="ciphertext_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="60" slack="0"/>
<pin id="128" dir="0" index="1" bw="60" slack="0"/>
<pin id="129" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_6_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="128" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_writeresp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="128" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/2 gmem_addr_resp/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln368_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="128" slack="1"/>
<pin id="148" dir="0" index="2" bw="128" slack="0"/>
<pin id="149" dir="0" index="3" bw="1" slack="0"/>
<pin id="150" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln368/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shl_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="60" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="60" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln628_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_1_i2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="128" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="0" index="3" bw="5" slack="0"/>
<pin id="187" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_i2/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_2_i3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2_i3/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_3_i4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="0" index="3" bw="6" slack="0"/>
<pin id="207" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_i4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_4_i5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="128" slack="0"/>
<pin id="215" dir="0" index="2" bw="7" slack="0"/>
<pin id="216" dir="0" index="3" bw="7" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i5/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_5_i6_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="128" slack="0"/>
<pin id="225" dir="0" index="2" bw="7" slack="0"/>
<pin id="226" dir="0" index="3" bw="7" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_i6/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_6_i7_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="128" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="0" index="3" bw="7" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i7/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_7_i8_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="128" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i8/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_8_i9_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="128" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="0" index="3" bw="8" slack="0"/>
<pin id="257" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_i9/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_9_i_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="128" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="0" index="3" bw="8" slack="0"/>
<pin id="267" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="128" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="0" index="3" bw="8" slack="0"/>
<pin id="277" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_10_i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="128" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="0" index="3" bw="8" slack="0"/>
<pin id="287" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_11_i_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="128" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="0" index="3" bw="8" slack="0"/>
<pin id="297" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_i/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_12_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="128" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="8" slack="0"/>
<pin id="307" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12_i/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_13_i_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="128" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="8" slack="0"/>
<pin id="317" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_i/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_14_i_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="128" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="0" index="3" bw="8" slack="0"/>
<pin id="327" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_i/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln368_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="60" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln368/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="gmem_addr_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Result_s_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="128" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="1"/>
<pin id="345" dir="0" index="2" bw="8" slack="1"/>
<pin id="346" dir="0" index="3" bw="8" slack="1"/>
<pin id="347" dir="0" index="4" bw="8" slack="1"/>
<pin id="348" dir="0" index="5" bw="8" slack="1"/>
<pin id="349" dir="0" index="6" bw="8" slack="1"/>
<pin id="350" dir="0" index="7" bw="8" slack="1"/>
<pin id="351" dir="0" index="8" bw="8" slack="1"/>
<pin id="352" dir="0" index="9" bw="8" slack="1"/>
<pin id="353" dir="0" index="10" bw="8" slack="1"/>
<pin id="354" dir="0" index="11" bw="8" slack="1"/>
<pin id="355" dir="0" index="12" bw="8" slack="1"/>
<pin id="356" dir="0" index="13" bw="8" slack="1"/>
<pin id="357" dir="0" index="14" bw="8" slack="1"/>
<pin id="358" dir="0" index="15" bw="8" slack="1"/>
<pin id="359" dir="0" index="16" bw="8" slack="1"/>
<pin id="360" dir="1" index="17" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="363" class="1005" name="trunc_ln_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="60" slack="1"/>
<pin id="365" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="368" class="1005" name="trunc_ln628_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_1_i2_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i2 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_2_i3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_3_i4_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i4 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_4_i5_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i5 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_5_i6_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="1"/>
<pin id="395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i6 "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_6_i7_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i7 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_7_i8_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i8 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_8_i9_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i9 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_9_i_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_10_i_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="1"/>
<pin id="425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_11_i_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="1"/>
<pin id="430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_12_i_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_13_i_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_14_i_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="1"/>
<pin id="445" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="448" class="1005" name="gmem_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="128" slack="1"/>
<pin id="450" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="84" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="86" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="90" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="92" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="153"><net_src comp="94" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="126" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="120" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="154" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="132" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="132" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="132" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="132" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="132" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="132" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="132" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="132" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="132" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="132" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="132" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="62" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="132" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="132" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="132" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="132" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="76" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="78" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="132" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="339"><net_src comp="2" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="335" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="361"><net_src comp="88" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="362"><net_src comp="342" pin="17"/><net_sink comp="145" pin=2"/></net>

<net id="366"><net_src comp="168" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="371"><net_src comp="178" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="376"><net_src comp="182" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="381"><net_src comp="192" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="342" pin=3"/></net>

<net id="386"><net_src comp="202" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="342" pin=4"/></net>

<net id="391"><net_src comp="212" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="342" pin=5"/></net>

<net id="396"><net_src comp="222" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="342" pin=6"/></net>

<net id="401"><net_src comp="232" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="342" pin=7"/></net>

<net id="406"><net_src comp="242" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="342" pin=8"/></net>

<net id="411"><net_src comp="252" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="342" pin=9"/></net>

<net id="416"><net_src comp="262" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="342" pin=10"/></net>

<net id="421"><net_src comp="272" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="342" pin=11"/></net>

<net id="426"><net_src comp="282" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="342" pin=12"/></net>

<net id="431"><net_src comp="292" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="342" pin=13"/></net>

<net id="436"><net_src comp="302" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="342" pin=14"/></net>

<net id="441"><net_src comp="312" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="342" pin=15"/></net>

<net id="446"><net_src comp="322" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="342" pin=16"/></net>

<net id="451"><net_src comp="335" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: assign_swap_endianness.1 : p_read | {2 }
	Port: assign_swap_endianness.1 : gmem | {}
	Port: assign_swap_endianness.1 : i | {1 }
	Port: assign_swap_endianness.1 : ciphertext | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		trunc_ln : 2
	State 2
		gmem_addr : 1
		gmem_addr_req : 2
	State 3
		write_ln368 : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       p_Val2_s_fu_162       |    0    |    71   |
|----------|-----------------------------|---------|---------|
|          | ciphertext_read_read_fu_120 |    0    |    0    |
|   read   |      i_read_read_fu_126     |    0    |    0    |
|          |     p_read_6_read_fu_132    |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_138    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln368_write_fu_145  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_154        |    0    |    0    |
|          |      p_Result_s_fu_342      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       trunc_ln_fu_168       |    0    |    0    |
|          |       tmp_1_i2_fu_182       |    0    |    0    |
|          |       tmp_2_i3_fu_192       |    0    |    0    |
|          |       tmp_3_i4_fu_202       |    0    |    0    |
|          |       tmp_4_i5_fu_212       |    0    |    0    |
|          |       tmp_5_i6_fu_222       |    0    |    0    |
|          |       tmp_6_i7_fu_232       |    0    |    0    |
|partselect|       tmp_7_i8_fu_242       |    0    |    0    |
|          |       tmp_8_i9_fu_252       |    0    |    0    |
|          |        tmp_9_i_fu_262       |    0    |    0    |
|          |         tmp_i_fu_272        |    0    |    0    |
|          |       tmp_10_i_fu_282       |    0    |    0    |
|          |       tmp_11_i_fu_292       |    0    |    0    |
|          |       tmp_12_i_fu_302       |    0    |    0    |
|          |       tmp_13_i_fu_312       |    0    |    0    |
|          |       tmp_14_i_fu_322       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln628_fu_178     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln368_fu_332      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    71   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| gmem_addr_reg_448 |   128  |
|  tmp_10_i_reg_423 |    8   |
|  tmp_11_i_reg_428 |    8   |
|  tmp_12_i_reg_433 |    8   |
|  tmp_13_i_reg_438 |    8   |
|  tmp_14_i_reg_443 |    8   |
|  tmp_1_i2_reg_373 |    8   |
|  tmp_2_i3_reg_378 |    8   |
|  tmp_3_i4_reg_383 |    8   |
|  tmp_4_i5_reg_388 |    8   |
|  tmp_5_i6_reg_393 |    8   |
|  tmp_6_i7_reg_398 |    8   |
|  tmp_7_i8_reg_403 |    8   |
|  tmp_8_i9_reg_408 |    8   |
|  tmp_9_i_reg_413  |    8   |
|   tmp_i_reg_418   |    8   |
|trunc_ln628_reg_368|    8   |
|  trunc_ln_reg_363 |   60   |
+-------------------+--------+
|       Total       |   316  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_138 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_138 |  p1  |   2  |  128 |   256  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   258  ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   316  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   316  |   80   |
+-----------+--------+--------+--------+
