
---------- Begin Simulation Statistics ----------
final_tick                                 2356518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33095                       # Simulator instruction rate (inst/s)
host_mem_usage                                2367372                       # Number of bytes of host memory used
host_op_rate                                    63309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.90                       # Real time elapsed on the host
host_tick_rate                               63855249                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1221332                       # Number of instructions simulated
sim_ops                                       2336360                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002357                       # Number of seconds simulated
sim_ticks                                  2356518000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   2331394                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1439100                       # number of cc regfile writes
system.cpu.committedInsts                     1221332                       # Number of Instructions Simulated
system.cpu.committedOps                       2336360                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.929466                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.929466                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    272618                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   153312                       # number of floating regfile writes
system.cpu.idleCycles                           57803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               135437                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   458362                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.009746                       # Inst execution rate
system.cpu.iew.exec_refs                      1040313                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     395080                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  463444                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                774509                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                347                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1099                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               665041                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6133857                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                645233                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            241866                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4736004                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1002                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 86113                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  93392                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 84423                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            162                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       135144                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            293                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5236987                       # num instructions consuming a value
system.cpu.iew.wb_count                       4634621                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.628865                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3293358                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.966723                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4717921                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6406142                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3609323                       # number of integer regfile writes
system.cpu.ipc                               0.518278                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.518278                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            128432      2.58%      2.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3633079     72.98%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4433      0.09%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3909      0.08%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               11031      0.22%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3055      0.06%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                42837      0.86%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  527      0.01%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15912      0.32%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               19021      0.38%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4718      0.09%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               6      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              28      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             17      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               617585     12.41%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              326090      6.55%     96.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           72477      1.46%     98.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          94675      1.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4977870                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  289392                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              569510                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       249909                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             671097                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      146414                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.029413                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  112709     76.98%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2316      1.58%     78.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    125      0.09%     78.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   111      0.08%     78.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   32      0.02%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3894      2.66%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8863      6.05%     87.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8540      5.83%     93.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             9818      6.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4706460                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11928886                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4384712                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9260388                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6125534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4977870                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                8323                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3797491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             97526                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           8220                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4433041                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2298716                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.165500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.792532                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1263420     54.96%     54.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               93055      4.05%     59.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              105176      4.58%     63.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109177      4.75%     68.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              125974      5.48%     73.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              142010      6.18%     79.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              201572      8.77%     88.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              143102      6.23%     94.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              115230      5.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2298716                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.112383                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              7146                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            94657                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               774509                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              665041                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2095121                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          2356519                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    60                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests        28095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops          514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests        57218                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops           514                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                 1106838                       # Number of BP lookups
system.cpu.branchPred.condPredicted            884458                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             90295                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               115942                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  109711                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.625761                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   51526                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54912                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              13437                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            41475                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1400                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3618583                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             103                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             89561                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      1778609                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.313588                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.429322                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1180640     66.38%     66.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          143913      8.09%     74.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          113569      6.39%     80.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           92345      5.19%     86.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           45809      2.58%     88.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           19660      1.11%     89.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           20268      1.14%     90.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           14110      0.79%     91.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          148295      8.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      1778609                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1221332                       # Number of instructions committed
system.cpu.commit.opsCommitted                2336360                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      423036                       # Number of memory references committed
system.cpu.commit.loads                        267131                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                     261166                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     119749                       # Number of committed floating point instructions.
system.cpu.commit.integer                     2243540                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 13361                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        32964      1.41%      1.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1805430     77.28%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         2158      0.09%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         3876      0.17%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         2870      0.12%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2402      0.10%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        32530      1.39%     80.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          498      0.02%     80.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        12774      0.55%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        16611      0.71%     81.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1145      0.05%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           17      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           12      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       245367     10.50%     92.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       129755      5.55%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        21764      0.93%     98.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        26150      1.12%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      2336360                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        148295                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                   320337                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                859539                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    827173                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                198275                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  93392                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                95250                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1706                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                7827803                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8715                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      648104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      395643                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2762                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1106                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             135198                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        5375789                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1106838                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             174674                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2054823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  189876                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  765                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         12962                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           30                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                    607164                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2001                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            2298716                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.374676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.584636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   774196     33.68%     33.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    60177      2.62%     36.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    71245      3.10%     39.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    91834      4.00%     43.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    61900      2.69%     46.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   101152      4.40%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   104917      4.56%     55.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    71254      3.10%     58.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   962041     41.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              2298716                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.469692                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.281242                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      609384                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2523                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data          649961                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total              649961                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data         658334                       # number of overall hits
system.cpu.l1d.overall_hits::total             658334                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data        111507                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total            111507                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data       111643                       # number of overall misses
system.cpu.l1d.overall_misses::total           111643                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data   5500157000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total   5500157000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data   5500157000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total   5500157000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data       761468                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total          761468                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data       769977                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total         769977                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.146437                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.146437                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.144995                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.144995                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 49325.665653                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 49325.665653                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 49265.578675                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 49265.578675                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  1                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets           42                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks          11328                       # number of writebacks
system.cpu.l1d.writebacks::total                11328                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data        85151                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total          85151                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data        85151                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total         85151                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data        26356                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total        26356                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data        26490                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total        26490                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data   1721152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total   1721152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data   1726449000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total   1726449000                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.034612                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.034612                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.034404                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.034404                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 65303.991501                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 65303.991501                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 65173.612684                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 65173.612684                       # average overall mshr miss latency
system.cpu.l1d.replacements                     25977                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data         504309                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total             504309                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data       101232                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total           101232                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data   4795473000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total   4795473000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data       605541                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total         605541                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.167176                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.167176                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 47371.117828                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 47371.117828                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data        85143                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total         85143                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data        16089                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total        16089                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data   1027200000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total   1027200000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.026570                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.026570                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 63844.862950                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 63844.862950                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data        145652                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total            145652                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data        10275                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total           10275                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data    704684000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total    704684000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data       155927                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total        155927                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.065896                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.065896                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 68582.384428                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 68582.384428                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data        10267                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total        10267                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data    693952000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total    693952000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.065845                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.065845                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 67590.532775                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 67590.532775                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         8373                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             8373                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data          136                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total            136                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         8509                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         8509                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.015983                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.015983                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data          134                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total          134                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data      5297000                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total      5297000                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.015748                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.015748                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 39529.850746                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 39529.850746                       # average SoftPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              504.242406                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs                 443596                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs                25977                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                17.076491                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               166000                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   504.242406                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.984848                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.984848                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses              6186305                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses             6186305                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst          603612                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total              603612                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst         603612                       # number of overall hits
system.cpu.l1i.overall_hits::total             603612                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          3552                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              3552                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         3552                       # number of overall misses
system.cpu.l1i.overall_misses::total             3552                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst    223719000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total    223719000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst    223719000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total    223719000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst       607164                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total          607164                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst       607164                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total         607164                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.005850                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.005850                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.005850                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.005850                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 62983.952703                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 62983.952703                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 62983.952703                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 62983.952703                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_hits::.cpu.inst          919                       # number of demand (read+write) MSHR hits
system.cpu.l1i.demand_mshr_hits::total            919                       # number of demand (read+write) MSHR hits
system.cpu.l1i.overall_mshr_hits::.cpu.inst          919                       # number of overall MSHR hits
system.cpu.l1i.overall_mshr_hits::total           919                       # number of overall MSHR hits
system.cpu.l1i.demand_mshr_misses::.cpu.inst         2633                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         2633                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         2633                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         2633                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst    176171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total    176171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst    176171000                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total    176171000                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.004337                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.004337                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.004337                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.004337                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 66908.849221                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 66908.849221                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 66908.849221                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 66908.849221                       # average overall mshr miss latency
system.cpu.l1i.replacements                      2118                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst         603612                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total             603612                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         3552                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             3552                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst    223719000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total    223719000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst       607164                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total         607164                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.005850                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.005850                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 62983.952703                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 62983.952703                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_hits::.cpu.inst          919                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_hits::total           919                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         2633                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         2633                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst    176171000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total    176171000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.004337                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.004337                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 66908.849221                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 66908.849221                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              506.888107                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                 461823                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 2120                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               217.841038                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                78000                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   506.888107                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.990016                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.990016                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses              4859944                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses             4859944                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       31865                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  507378                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  853                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 162                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 509136                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2356518000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  93392                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   417224                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  678676                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1171                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    915968                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                192285                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                7177393                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 27986                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  22248                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    109                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 134713                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             7798634                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    18098781                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 10525896                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    489783                       # Number of floating rename lookups
system.cpu.rename.committedMaps               2780599                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5018029                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     110                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    436474                       # count of insts added to the skid buffer
system.cpu.rob.reads                          7536858                       # The number of ROB reads
system.cpu.rob.writes                        12433637                       # The number of ROB writes
system.cpu.thread_0.numInsts                  1221332                       # Number of Instructions committed
system.cpu.thread_0.numOps                    2336360                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp            18855                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty        14928                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict          23790                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeReq              1                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeResp             1                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq           10266                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp          10266                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq        18856                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port        78957                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         7382                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total                86339                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port      2420288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       168384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total               2588672                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                          10624                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                   230464                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples           39746                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.013209                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.114170                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0                 39221     98.68%     98.68% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                   525      1.32%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total             39746                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy          68546000                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             2.9                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy         52980998                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            2.2                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy          5265998                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.2                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst             248                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1867                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2115                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            248                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1867                       # number of overall hits
system.l2cache.overall_hits::total               2115                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2384                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         24622                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             27006                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2384                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        24622                       # number of overall misses
system.l2cache.overall_misses::total            27006                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168119000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   1652117000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1820236000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168119000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   1652117000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1820236000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2632                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        26489                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           29121                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2632                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        26489                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          29121                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.905775                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.929518                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.927372                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.905775                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.929518                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.927372                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 70519.714765                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67099.220210                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67401.170110                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 70519.714765                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67099.220210                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67401.170110                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           3600                       # number of writebacks
system.l2cache.writebacks::total                 3600                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2384                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        24622                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        27006                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2384                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        24622                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        27006                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    165736000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1627495000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1793231000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    165736000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1627495000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1793231000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.905775                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.929518                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.927372                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.905775                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.929518                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.927372                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 69520.134228                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 66099.220210                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 66401.207139                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 69520.134228                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 66099.220210                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 66401.207139                       # average overall mshr miss latency
system.l2cache.replacements                     10623                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        11328                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11328                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        11328                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11328                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          512                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          512                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          113                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              113                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        10153                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          10153                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    671981000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    671981000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        10266                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        10266                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.988993                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.988993                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66185.462425                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66185.462425                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        10153                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        10153                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    661828000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    661828000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.988993                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.988993                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65185.462425                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65185.462425                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          248                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1754                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2002                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2384                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        14469                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        16853                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168119000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    980136000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1148255000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2632                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        16223                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18855                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.905775                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.891882                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.893821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70519.714765                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67740.410533                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68133.566724                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2384                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        14469                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        16853                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    165736000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    965667000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1131403000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.905775                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.891882                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.893821                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69520.134228                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66740.410533                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67133.626061                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            13542.305191                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  21071                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10623                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.983526                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     1.170016                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   665.055389                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 12876.079786                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000071                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.040592                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.785894                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.826557                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          618                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2347                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3        13255                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               942367                       # Number of tag accesses
system.l2cache.tags.data_accesses              942367                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples      3600.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2383.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     24621.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000481230810                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           210                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           210                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                57915                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                3342                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        27005                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        3600                       # Number of write requests accepted
system.mem_ctrl.readBursts                      27005                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      3600                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       40.53                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  27005                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  3600                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    21103                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     5547                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      304                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       36                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                      86                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                      95                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                     199                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                     214                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                     211                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                     213                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                     213                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                     212                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                     213                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                     212                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::64                     210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      128.447619                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      46.939399                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1106.350018                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            208     99.05%     99.05% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::15872-16127            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            210                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.876190                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.845509                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.027798                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               119     56.67%     56.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 4      1.90%     58.57% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                81     38.57%     97.14% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 6      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            210                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  1728320                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                230400                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     733.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      97.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                     2356414000                       # Total gap between requests
system.mem_ctrl.avgGap                       76994.41                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       152512                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data      1575744                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks       226816                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 64719217.082152560353                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 668674714.133310198784                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 96250484.825492516160                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2383                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        24622                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks         3600                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     66931442                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    606135256                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks  93491317744                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     28087.05                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     24617.63                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks  25969810.48                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       152512                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data      1575808                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        1728320                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       152512                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       152512                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks       230400                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total       230400                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2383                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        24622                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           27005                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks         3600                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           3600                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst      64719217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     668701873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         733421090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst     64719217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total     64719217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     97771373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         97771373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     97771373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst     64719217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    668701873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        831192463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 27004                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                 3544                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           700                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1           742                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           679                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           783                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4           726                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5           890                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           793                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           762                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8          1022                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9           981                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10          858                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          969                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          922                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13          897                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          964                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15         1018                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::16          966                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::17          840                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::18          768                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::19          821                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::20          982                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::21          820                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::22         1050                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::23          816                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::24          852                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::25          746                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::26          800                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::27          841                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::28          815                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::29          774                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::30          737                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::31          670                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            50                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             5                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2            15                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3           101                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4            70                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5           110                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6            82                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7           127                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8           225                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9           128                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10          133                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11          162                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12          187                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13          190                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14          123                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15          181                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::16           86                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::17           55                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::18           56                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::19           80                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::20          126                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::21          121                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::22          129                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::23          115                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::24          122                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::25           96                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::26           83                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::27          126                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::28          128                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::29           79                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::30          148                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::31          105                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                200712730                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               89977328                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           673066698                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                  7432.70                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            24924.70                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                23563                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                2908                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             87.26                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            82.05                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         4059                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   480.875092                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   291.371638                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   401.310489                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          930     22.91%     22.91% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          840     20.69%     43.61% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          348      8.57%     52.18% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511          223      5.49%     57.67% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639          217      5.35%     63.02% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767          139      3.42%     66.44% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           93      2.29%     68.74% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           79      1.95%     70.68% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1190     29.32%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         4059                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                1728256                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten              226816                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               733.393931                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                96.250485                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     4.32                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 3.82                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.50                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                86.65                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy     5663653.632000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy     7509023.188800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy    57651778.060800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy   7099798.944000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 418384043.414402                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 1332204688.886400                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy 514720493.414399                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   2343233479.540802                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    994.362648                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    779712066                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF    105700000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1471105934                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy     7051498.272000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy     9320974.118400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy    55935600.806400                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy   6220310.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 418384043.414402                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 1658128799.073596                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy 264292928.524800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   2419334155.089600                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower   1026.656344                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    394056762                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF    105700000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1856761238                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16852                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3600                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7021                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10153                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16852                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port        64631                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total        64631                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  64631                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port      1958720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total      1958720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1958720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27005                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27005                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2356518000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            41226000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy           66959302                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
