PPA Report for pll_clock_gen.v (Module: pll_clock_gen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 5
IO Count: 7
Cell Count: 34

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)

POWER METRICS:
-------------
Total Power Consumption: 0.662 W
