NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v3.sv","mvau_stream_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Signals","Signal"],["Testbench","Testbench"]],[[1,0,2,"Testbench","Testbench"],[2,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[3,0,2,"Signals","Signals"],[4,0,3,"rst_n","rst_n"],[5,0,3,"in_v","in_v"],[6,0,3,"weights","weights"],[7,0,3,"in_wgt","in_wgt"],[8,0,3,"in_wgt_um","in_wgt_um"],[9,0,3,"in_mat","in_mat"],[10,0,3,"in_act","in_act"],[11,0,3,"mvau_beh","mvau_beh"],[12,0,3,"out_v","out_v"],[13,0,3,"out","out"],[14,0,3,"out_packed","out_packed"],[15,0,3,"test_count","test_count"],[16,0,3,"latency","latency"],[17,0,3,"sim_start","sim_start"],[18,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[19,0,0,"CLK_GEN","CLK_GEN"],[20,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[21,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[22,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[23,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[24,0,1,"CALC_LATENCY","CALC_LATENCY"]]);