/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect -40 152 136 168)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "D[2..0]" (rect 9 0 43 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -32 512 144 528)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "ES" (rect 9 0 23 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -32 528 144 544)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "/CARREGAR" (rect 9 0 75 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -32 480 144 496)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "/RESET" (rect 9 0 47 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -32 496 144 512)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "CLOCK" (rect 9 0 46 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 1208 184 1384 200)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "SC[23..0]" (rect 90 0 137 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 720 144 880 496)
	(text "PCX" (rect 5 0 29 19)(font "Intel Clear" (font_size 8)))
	(text "pcx_instance" (rect 8 331 68 348)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "El0" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "El0" (rect 21 27 39 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "El1" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "El1" (rect 21 43 39 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "El2" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "El2" (rect 21 59 39 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "El3" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "El3" (rect 21 75 39 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "El4" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "El4" (rect 21 91 39 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "El5" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "El5" (rect 21 107 39 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "El6" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "El6" (rect 21 123 39 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "El7" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "El7" (rect 21 139 39 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "/CARREGAR" (rect 0 0 70 19)(font "Intel Clear" (font_size 8)))
		(text "/CARREGAR" (rect 21 155 91 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "/RESET" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "/RESET" (rect 21 171 64 190)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "CLOCK" (rect 0 0 41 19)(font "Intel Clear" (font_size 8)))
		(text "CLOCK" (rect 21 187 62 206)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 0 208)
		(input)
		(text "EF0" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "EF0" (rect 21 203 43 222)(font "Intel Clear" (font_size 8)))
		(line (pt 0 208)(pt 16 208))
	)
	(port
		(pt 0 224)
		(input)
		(text "EF1" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "EF1" (rect 21 219 43 238)(font "Intel Clear" (font_size 8)))
		(line (pt 0 224)(pt 16 224))
	)
	(port
		(pt 0 240)
		(input)
		(text "EF2" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "EF2" (rect 21 235 43 254)(font "Intel Clear" (font_size 8)))
		(line (pt 0 240)(pt 16 240))
	)
	(port
		(pt 0 256)
		(input)
		(text "EF3" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "EF3" (rect 21 251 43 270)(font "Intel Clear" (font_size 8)))
		(line (pt 0 256)(pt 16 256))
	)
	(port
		(pt 0 272)
		(input)
		(text "EF4" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "EF4" (rect 21 267 43 286)(font "Intel Clear" (font_size 8)))
		(line (pt 0 272)(pt 16 272))
	)
	(port
		(pt 0 288)
		(input)
		(text "EF5" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "EF5" (rect 21 283 43 302)(font "Intel Clear" (font_size 8)))
		(line (pt 0 288)(pt 16 288))
	)
	(port
		(pt 0 304)
		(input)
		(text "EF6" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "EF6" (rect 21 299 43 318)(font "Intel Clear" (font_size 8)))
		(line (pt 0 304)(pt 16 304))
	)
	(port
		(pt 0 320)
		(input)
		(text "EF7" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "EF7" (rect 21 315 43 334)(font "Intel Clear" (font_size 8)))
		(line (pt 0 320)(pt 16 320))
	)
	(port
		(pt 160 32)
		(output)
		(text "S[7..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "S[7..0]" (rect 101 27 139 46)(font "Intel Clear" (font_size 8)))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 336))
	)
)
(symbol
	(rect 952 136 1144 496)
	(text "ALTSYNCRAM" (rect 56 8 159 24)(font "Arial" (font_size 10)))
	(text "uc_rom2" (rect 8 344 57 358)(font "Arial" (font_size 8)))
	(port
		(pt 0 40)
		(input)
		(text "address_a[WIDTHAD_A-1..0]" (rect 24 32 190 46)(font "Arial" (font_size 8)))
		(text "address_a[]" (rect 24 32 92 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "wren_a" (rect 24 64 68 78)(font "Arial" (font_size 8)))
		(text "wren_a" (rect 24 80 68 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88))
		(unused)
	)
	(port
		(pt 0 104)
		(input)
		(text "byteena_a[WIDTH_BYTEENA_A-1..0]" (rect 24 80 235 94)(font "Arial" (font_size 8)))
		(text "byteena_a[]" (rect 24 96 91 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 160)
		(input)
		(text "data_b[WIDTH_B-1..0]" (rect 24 120 149 134)(font "Arial" (font_size 8)))
		(text "data_b[]" (rect 24 152 70 166)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 176)
		(input)
		(text "rden_b" (rect 24 144 64 158)(font "Arial" (font_size 8)))
		(text "rden_b" (rect 24 168 64 182)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
		(unused)
	)
	(port
		(pt 0 192)
		(input)
		(text "wren_b" (rect 24 160 68 174)(font "Arial" (font_size 8)))
		(text "wren_b" (rect 24 184 68 198)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
		(unused)
	)
	(port
		(pt 0 208)
		(input)
		(text "byteena_b[WIDTH_BYTEENA_B-1..0]" (rect 24 176 234 190)(font "Arial" (font_size 8)))
		(text "byteena_b[]" (rect 24 200 91 214)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 16 208)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 248)
		(input)
		(text "clock0" (rect 24 200 60 214)(font "Arial" (font_size 8)))
		(text "clock0" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(line (pt 0 248)(pt 16 248))
	)
	(port
		(pt 0 264)
		(input)
		(text "clocken0" (rect 24 216 74 230)(font "Arial" (font_size 8)))
		(text "clocken0" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 16 264))
		(unused)
	)
	(port
		(pt 0 304)
		(input)
		(text "clock1" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(text "clock1" (rect 24 296 60 310)(font "Arial" (font_size 8)))
		(line (pt 0 304)(pt 16 304))
		(unused)
	)
	(port
		(pt 0 320)
		(input)
		(text "clocken1" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(text "clocken1" (rect 24 312 74 326)(font "Arial" (font_size 8)))
		(line (pt 0 320)(pt 16 320))
		(unused)
	)
	(port
		(pt 112 360)
		(input)
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 112 360)(pt 112 344))
		(unused)
	)
	(port
		(pt 128 360)
		(input)
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 128 360)(pt 128 344))
		(unused)
	)
	(port
		(pt 0 56)
		(input)
		(text "data_a[WIDTH_A-1..0]" (rect 24 48 150 62)(font "Arial" (font_size 8)))
		(text "data_a[]" (rect 24 48 70 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 144)
		(input)
		(text "address_b[WIDTHAD_B-1..0]" (rect 24 104 189 118)(font "Arial" (font_size 8)))
		(text "address_b[]" (rect 24 136 92 150)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 120)
		(input)
		(text "addressstall_a" (rect 24 96 107 110)(font "Arial" (font_size 8)))
		(text "addressstall_a" (rect 24 112 107 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120))
		(unused)
	)
	(port
		(pt 0 224)
		(input)
		(text "addressstall_b" (rect 24 200 107 214)(font "Arial" (font_size 8)))
		(text "addressstall_b" (rect 24 216 107 230)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 16 224))
		(unused)
	)
	(port
		(pt 0 336)
		(input)
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(line (pt 0 336)(pt 16 336))
		(unused)
	)
	(port
		(pt 0 280)
		(input)
		(text "clocken2" (rect 24 280 74 294)(font "Arial" (font_size 8)))
		(text "clocken2" (rect 24 272 74 286)(font "Arial" (font_size 8)))
		(line (pt 0 280)(pt 16 280))
		(unused)
	)
	(port
		(pt 0 72)
		(input)
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72))
		(unused)
	)
	(port
		(pt 192 56)
		(output)
		(text "q_a[WIDTH_A-1..0]" (rect 160 49 268 63)(font "Arial" (font_size 8)))
		(text "q_a[]" (rect 148 49 171 63)(font "Arial" (font_size 8)))
		(line (pt 176 56)(pt 192 56)(line_width 3))
	)
	(port
		(pt 192 80)
		(output)
		(text "q_b[WIDTH_B-1..0]" (rect 144 72 251 86)(font "Arial" (font_size 8)))
		(text "q_b[]" (rect 148 72 171 86)(font "Arial" (font_size 8)))
		(line (pt 192 80)(pt 176 80)(line_width 3))
		(unused)
	)
	(port
		(pt 192 104)
		(output)
		(text "eccstatus[2..0]" (rect 142 96 226 110)(font "Arial" (font_size 8)))
		(text "eccstatus[]" (rect 118 96 171 110)(font "Arial" (font_size 8)))
		(line (pt 192 104)(pt 176 104)(color 128 0 255)(line_width 3))
		(unused)
	)
	(parameter
		"OUTDATA_ACLR_A"
		"NONE"
		"Should aclr affect the output data register A?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_A"
		"24"
		"Data width in bits of A port, any integer > 0"
	)
	(parameter
		"WIDTHAD_A"
		"8"
		"Number of address lines of A port, any integer > 0"
	)
	(parameter
		"WIDTH_B"
		"24"
		"Data width in bits of B port, any integer > 0"
	)
	(parameter
		"WIDTHAD_B"
		"8"
		"Number of address lines of B port, any integer > 0"
	)
	(parameter
		"NUMWORDS_A"
		"2^WIDTHAD_A"
		"Number of memory words for A port, default is 2^WIDTHAD_A"
	)
	(parameter
		"NUMWORDS_B"
		"2^WIDTHAD_B"
		"Number of memory words for port B, default is 2^WIDTHAD_B"
	)
	(parameter
		"OPERATION_MODE"
		"ROM"
		"Mode of operation of the ram. Values are \"ROM\", \"SINGLE_PORT\", \"DUAL_PORT\", \"BIDIR_DUAL_PORT\""
		"\"ROM\"" "\"SINGLE_PORT\"" "\"DUAL_PORT\"" "\"BIDIR_DUAL_PORT\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_A"
		"UNREGISTERED"
		"Should the output data A be registered? Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_A"
		"NONE"
		"Should aclr affect the address register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_A"
		"NONE"
		"Should aclr affect the write enable register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_A"
		"NONE"
		"Should aclr affect the write data register of port A?. Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_A"
		"NONE"
		"Should aclr affect the byte enable register of port A? Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_BYTEENA_A"
		"WIDTH_A / BYTE_SIZE"
		"Width of the byte enable mask of port A. Value is equal to WIDTH_A / BYTE_SIZE"
	)
	(parameter
		"WIDTH_BYTEENA_B"
		"WIDTH_B / BYTE_SIZE"
		"Width of the byte enable mask of port B. Value is equal to WIDTH_B / BYTE_SIZE"
	)
	(parameter
		"RAM_BLOCK_TYPE"
		"AUTO"
		"Which block type should the ram be placed? Values are \"M512\", \"M4K\", \"M-RAM\" or  \"AUTO\" (defaut, compiler automatically chooses the block type)"
		"\"AUTO\"" "\"M512\"" "\"M4K\"" "\"M-RAM\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTE_SIZE"
		"8"
		"Width of a byte for byte enables. Can be 1, 2, 4, 8(default) or 9"
		"8" "1" "2" "4" "9" 
	)
	(parameter
		"READ_DURING_WRITE_MODE_MIXED_PORTS"
		"DONT_CARE"
		"Whats the expected output when reading and writing at the same address through different ports ?. Values are \"OLD_DATA\" or \"DONT_CARE\"(default)"
		"\"DONT_CARE\"" "\"OLD_DATA\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INIT_FILE"
		"mem_programa.mif"
		"File containing initial contents of memory"
	)
	(parameter
		"INIT_FILE_LAYOUT"
		"PORT_A"
		"Layout of the INIT_FILE, is it based on \"PORT_A\" or \"PORT_B\""
		"\"PORT_A\"" "\"PORT_B\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"MAXIMUM_DEPTH"
		"0"
		"Maximum depth of each slice of the ram being created, any integer > 0. Default is the maximum size allowed by the block type"
	)
	(parameter
		"INDATA_REG_B"
		"CLOCK0"
		"Clock used to register data input of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_WRADDRESS_REG_B"
		"CLOCK0"
		"Clock used to register write enable and address registers of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_REG_B"
		"CLOCK0"
		"Clock used to register read enable for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_REG_B"
		"CLOCK0"
		"Clock used to register the address for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_REG_B"
		"CLOCK0"
		"Clock used to register the byte enable masks for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_B"
		"UNREGISTERED"
		"Should the output data of port B be registered?. Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_B"
		"NONE"
		"Should aclr affect the write data register of port B?. Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_B"
		"NONE"
		"Should aclr affect the address register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the write enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_ACLR_B"
		"NONE"
		"Should aclr affect the output data register B?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_B"
		"NONE"
		"Should aclr affect the byte enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the read enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_A"
		"NORMAL"
		"Should clock enable be used on the Input registers of port A? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_A"
		"NORMAL"
		"Should clock enable be used on the Output registers of port A? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_B"
		"BYPASS"
		"Should clock enable be used on the Input registers of port B? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_B"
		"BYPASS"
		"Should clock enable be used on the Output registers of port B? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_A"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of A? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_B"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of B? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_A"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port A? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\", \"OLD_DATA\" and \"DONT_CARE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_B"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port B? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\" and \"OLD_DATA\""
		(type "PARAMETER_STRING")	)
	(parameter
		"ENABLE_ECC"
		"FALSE"
		"Should the error checking and correction feature be enabled? Choices are \"TRUE\" and \"FALSE\""
		(type "PARAMETER_STRING")	)
	(drawing
		(line (pt 16 344)(pt 176 344))
		(line (pt 16 24)(pt 176 24))
		(line (pt 176 24)(pt 176 344))
		(line (pt 16 24)(pt 16 344))
	)
	(annotation_block (parameter)(rect 1144 -688 1576 129))
)
(symbol
	(rect 400 120 592 480)
	(text "ALTSYNCRAM" (rect 56 8 159 24)(font "Arial" (font_size 10)))
	(text "uc_rom1" (rect 8 344 57 358)(font "Arial" (font_size 8)))
	(port
		(pt 0 40)
		(input)
		(text "address_a[WIDTHAD_A-1..0]" (rect 24 32 190 46)(font "Arial" (font_size 8)))
		(text "address_a[]" (rect 24 32 92 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "wren_a" (rect 24 64 68 78)(font "Arial" (font_size 8)))
		(text "wren_a" (rect 24 80 68 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88))
		(unused)
	)
	(port
		(pt 0 104)
		(input)
		(text "byteena_a[WIDTH_BYTEENA_A-1..0]" (rect 24 80 235 94)(font "Arial" (font_size 8)))
		(text "byteena_a[]" (rect 24 96 91 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 160)
		(input)
		(text "data_b[WIDTH_B-1..0]" (rect 24 120 149 134)(font "Arial" (font_size 8)))
		(text "data_b[]" (rect 24 152 70 166)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 176)
		(input)
		(text "rden_b" (rect 24 144 64 158)(font "Arial" (font_size 8)))
		(text "rden_b" (rect 24 168 64 182)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
		(unused)
	)
	(port
		(pt 0 192)
		(input)
		(text "wren_b" (rect 24 160 68 174)(font "Arial" (font_size 8)))
		(text "wren_b" (rect 24 184 68 198)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
		(unused)
	)
	(port
		(pt 0 208)
		(input)
		(text "byteena_b[WIDTH_BYTEENA_B-1..0]" (rect 24 176 234 190)(font "Arial" (font_size 8)))
		(text "byteena_b[]" (rect 24 200 91 214)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 16 208)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 248)
		(input)
		(text "clock0" (rect 24 200 60 214)(font "Arial" (font_size 8)))
		(text "clock0" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(line (pt 0 248)(pt 16 248))
	)
	(port
		(pt 0 264)
		(input)
		(text "clocken0" (rect 24 216 74 230)(font "Arial" (font_size 8)))
		(text "clocken0" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 16 264))
		(unused)
	)
	(port
		(pt 0 304)
		(input)
		(text "clock1" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(text "clock1" (rect 24 296 60 310)(font "Arial" (font_size 8)))
		(line (pt 0 304)(pt 16 304))
		(unused)
	)
	(port
		(pt 0 320)
		(input)
		(text "clocken1" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(text "clocken1" (rect 24 312 74 326)(font "Arial" (font_size 8)))
		(line (pt 0 320)(pt 16 320))
		(unused)
	)
	(port
		(pt 112 360)
		(input)
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 112 360)(pt 112 344))
		(unused)
	)
	(port
		(pt 128 360)
		(input)
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 128 360)(pt 128 344))
		(unused)
	)
	(port
		(pt 0 56)
		(input)
		(text "data_a[WIDTH_A-1..0]" (rect 24 48 150 62)(font "Arial" (font_size 8)))
		(text "data_a[]" (rect 24 48 70 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 144)
		(input)
		(text "address_b[WIDTHAD_B-1..0]" (rect 24 104 189 118)(font "Arial" (font_size 8)))
		(text "address_b[]" (rect 24 136 92 150)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(color 0 128 255)(line_width 3))
		(unused)
	)
	(port
		(pt 0 120)
		(input)
		(text "addressstall_a" (rect 24 96 107 110)(font "Arial" (font_size 8)))
		(text "addressstall_a" (rect 24 112 107 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120))
		(unused)
	)
	(port
		(pt 0 224)
		(input)
		(text "addressstall_b" (rect 24 200 107 214)(font "Arial" (font_size 8)))
		(text "addressstall_b" (rect 24 216 107 230)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 16 224))
		(unused)
	)
	(port
		(pt 0 336)
		(input)
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(line (pt 0 336)(pt 16 336))
		(unused)
	)
	(port
		(pt 0 280)
		(input)
		(text "clocken2" (rect 24 280 74 294)(font "Arial" (font_size 8)))
		(text "clocken2" (rect 24 272 74 286)(font "Arial" (font_size 8)))
		(line (pt 0 280)(pt 16 280))
		(unused)
	)
	(port
		(pt 0 72)
		(input)
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72))
		(unused)
	)
	(port
		(pt 192 56)
		(output)
		(text "q_a[WIDTH_A-1..0]" (rect 160 49 268 63)(font "Arial" (font_size 8)))
		(text "q_a[]" (rect 148 49 171 63)(font "Arial" (font_size 8)))
		(line (pt 176 56)(pt 192 56)(line_width 3))
	)
	(port
		(pt 192 80)
		(output)
		(text "q_b[WIDTH_B-1..0]" (rect 144 72 251 86)(font "Arial" (font_size 8)))
		(text "q_b[]" (rect 148 72 171 86)(font "Arial" (font_size 8)))
		(line (pt 192 80)(pt 176 80)(line_width 3))
		(unused)
	)
	(port
		(pt 192 104)
		(output)
		(text "eccstatus[2..0]" (rect 142 96 226 110)(font "Arial" (font_size 8)))
		(text "eccstatus[]" (rect 118 96 171 110)(font "Arial" (font_size 8)))
		(line (pt 192 104)(pt 176 104)(color 128 0 255)(line_width 3))
		(unused)
	)
	(parameter
		"OUTDATA_ACLR_A"
		"NONE"
		"Should aclr affect the output data register A?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_A"
		"16"
		"Data width in bits of A port, any integer > 0"
	)
	(parameter
		"WIDTHAD_A"
		"3"
		"Number of address lines of A port, any integer > 0"
	)
	(parameter
		"WIDTH_B"
		"16"
		"Data width in bits of B port, any integer > 0"
	)
	(parameter
		"WIDTHAD_B"
		"3"
		"Number of address lines of B port, any integer > 0"
	)
	(parameter
		"NUMWORDS_A"
		"2^WIDTHAD_A"
		"Number of memory words for A port, default is 2^WIDTHAD_A"
	)
	(parameter
		"NUMWORDS_B"
		"2^WIDTHAD_B"
		"Number of memory words for port B, default is 2^WIDTHAD_B"
	)
	(parameter
		"OPERATION_MODE"
		"ROM"
		"Mode of operation of the ram. Values are \"ROM\", \"SINGLE_PORT\", \"DUAL_PORT\", \"BIDIR_DUAL_PORT\""
		"\"ROM\"" "\"SINGLE_PORT\"" "\"DUAL_PORT\"" "\"BIDIR_DUAL_PORT\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_A"
		"UNREGISTERED"
		"Should the output data A be registered? Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_A"
		"NONE"
		"Should aclr affect the address register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_A"
		"NONE"
		"Should aclr affect the write enable register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_A"
		"NONE"
		"Should aclr affect the write data register of port A?. Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_A"
		"NONE"
		"Should aclr affect the byte enable register of port A? Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_BYTEENA_A"
		"WIDTH_A / BYTE_SIZE"
		"Width of the byte enable mask of port A. Value is equal to WIDTH_A / BYTE_SIZE"
	)
	(parameter
		"WIDTH_BYTEENA_B"
		"WIDTH_B / BYTE_SIZE"
		"Width of the byte enable mask of port B. Value is equal to WIDTH_B / BYTE_SIZE"
	)
	(parameter
		"RAM_BLOCK_TYPE"
		"AUTO"
		"Which block type should the ram be placed? Values are \"M512\", \"M4K\", \"M-RAM\" or  \"AUTO\" (defaut, compiler automatically chooses the block type)"
		"\"AUTO\"" "\"M512\"" "\"M4K\"" "\"M-RAM\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTE_SIZE"
		"8"
		"Width of a byte for byte enables. Can be 1, 2, 4, 8(default) or 9"
		"8" "1" "2" "4" "9" 
	)
	(parameter
		"READ_DURING_WRITE_MODE_MIXED_PORTS"
		"DONT_CARE"
		"Whats the expected output when reading and writing at the same address through different ports ?. Values are \"OLD_DATA\" or \"DONT_CARE\"(default)"
		"\"DONT_CARE\"" "\"OLD_DATA\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INIT_FILE"
		"mapeamento.mif"
		"File containing initial contents of memory"
	)
	(parameter
		"INIT_FILE_LAYOUT"
		"PORT_A"
		"Layout of the INIT_FILE, is it based on \"PORT_A\" or \"PORT_B\""
		"\"PORT_A\"" "\"PORT_B\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"MAXIMUM_DEPTH"
		"0"
		"Maximum depth of each slice of the ram being created, any integer > 0. Default is the maximum size allowed by the block type"
	)
	(parameter
		"INDATA_REG_B"
		"CLOCK1"
		"Clock used to register data input of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_WRADDRESS_REG_B"
		"CLOCK1"
		"Clock used to register write enable and address registers of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_REG_B"
		"CLOCK1"
		"Clock used to register read enable for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_REG_B"
		"CLOCK1"
		"Clock used to register the address for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_REG_B"
		"CLOCK1"
		"Clock used to register the byte enable masks for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_B"
		"UNREGISTERED"
		"Should the output data of port B be registered?. Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_B"
		"NONE"
		"Should aclr affect the write data register of port B?. Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_B"
		"NONE"
		"Should aclr affect the address register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the write enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_ACLR_B"
		"NONE"
		"Should aclr affect the output data register B?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_B"
		"NONE"
		"Should aclr affect the byte enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the read enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_A"
		"BYPASS"
		"Should clock enable be used on the Input registers of port A? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_A"
		"BYPASS"
		"Should clock enable be used on the Output registers of port A? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_B"
		"BYPASS"
		"Should clock enable be used on the Input registers of port B? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_B"
		"BYPASS"
		"Should clock enable be used on the Output registers of port B? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_A"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of A? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_B"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of B? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_A"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port A? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\", \"OLD_DATA\" and \"DONT_CARE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_B"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port B? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\" and \"OLD_DATA\""
		(type "PARAMETER_STRING")	)
	(parameter
		"ENABLE_ECC"
		"FALSE"
		"Should the error checking and correction feature be enabled? Choices are \"TRUE\" and \"FALSE\""
		(type "PARAMETER_STRING")	)
	(drawing
		(line (pt 16 344)(pt 176 344))
		(line (pt 16 24)(pt 176 24))
		(line (pt 176 24)(pt 176 344))
		(line (pt 16 24)(pt 16 344))
	)
	(annotation_block (parameter)(rect 592 -704 1024 113))
)
(symbol
	(rect 360 408 392 440)
	(text "GND" (rect 8 16 29 26)(font "Arial" (font_size 6)))
	(text "inst6" (rect 3 21 26 33)(font "Arial" )(invisible))
	(port
		(pt 16 0)
		(output)
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(line (pt 16 8)(pt 16 0))
	)
	(drawing
		(line (pt 8 8)(pt 16 16))
		(line (pt 16 16)(pt 24 8))
		(line (pt 8 8)(pt 24 8))
	)
)
(symbol
	(rect 176 128 312 224)
	(text "RI_RegistradorInstrucoes" (rect 5 0 151 19)(font "Intel Clear" (font_size 8)))
	(text "uc_ri" (rect 8 75 30 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "D[2..0]" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "D[2..0]" (rect 21 27 61 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "ES" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "ES" (rect 21 43 36 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 136 32)
		(output)
		(text "S[2..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "S[2..0]" (rect 77 27 115 46)(font "Intel Clear" (font_size 8)))
		(line (pt 136 32)(pt 120 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 120 80))
	)
)
(symbol
	(rect 784 504 832 536)
	(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
	(text "uc_not" (rect 3 21 36 33)(font "Arial" ))
	(port
		(pt 0 16)
		(input)
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 13 16))
	)
	(port
		(pt 48 16)
		(output)
		(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 32 7 46 19)(font "Courier New" (bold))(invisible))
		(line (pt 39 16)(pt 48 16))
	)
	(drawing
		(line (pt 13 25)(pt 13 7))
		(line (pt 13 7)(pt 31 16))
		(line (pt 13 25)(pt 31 16))
		(circle (rect 31 12 39 20))
	)
)
(connector
	(text "S[7..0]" (rect 890 160 919 177)(font "Intel Clear" ))
	(pt 880 176)
	(pt 952 176)
	(bus)
)
(connector
	(text "q[23..0]" (rect 1154 176 1189 193)(font "Intel Clear" ))
	(pt 1144 192)
	(pt 1208 192)
	(bus)
)
(connector
	(pt 952 384)
	(pt 944 384)
)
(connector
	(pt 400 368)
	(pt 376 368)
)
(connector
	(pt 376 368)
	(pt 376 408)
)
(connector
	(pt 176 176)
	(pt 168 176)
)
(connector
	(pt 168 520)
	(pt 168 176)
)
(connector
	(pt 144 520)
	(pt 168 520)
)
(connector
	(text "address_a[2..0]" (rect 322 144 393 161)(font "Intel Clear" ))
	(pt 312 160)
	(pt 400 160)
	(bus)
)
(connector
	(text "D[2..0]" (rect 138 144 168 161)(font "Intel Clear" ))
	(pt 136 160)
	(pt 176 160)
	(bus)
)
(connector
	(pt 944 384)
	(pt 944 520)
)
(connector
	(pt 944 520)
	(pt 832 520)
)
(connector
	(pt 624 536)
	(pt 144 536)
)
(connector
	(pt 624 536)
	(pt 624 304)
)
(connector
	(pt 624 304)
	(pt 720 304)
)
(connector
	(pt 656 176)
	(pt 656 192)
	(bus)
)
(connector
	(text "E0" (rect 666 160 677 177)(font "Intel Clear" ))
	(pt 720 176)
	(pt 656 176)
)
(connector
	(text "E1" (rect 666 176 677 193)(font "Intel Clear" ))
	(pt 656 192)
	(pt 720 192)
)
(connector
	(pt 144 488)
	(pt 632 488)
)
(connector
	(pt 720 320)
	(pt 632 320)
)
(connector
	(pt 632 320)
	(pt 632 488)
)
(connector
	(pt 720 336)
	(pt 640 336)
)
(connector
	(pt 144 504)
	(pt 640 504)
)
(connector
	(pt 640 336)
	(pt 640 504)
)
(connector
	(pt 640 504)
	(pt 640 520)
)
(connector
	(pt 640 520)
	(pt 784 520)
)
(connector
	(pt 656 448)
	(pt 656 464)
	(bus)
)
(connector
	(pt 656 432)
	(pt 656 448)
	(bus)
)
(connector
	(pt 656 416)
	(pt 656 432)
	(bus)
)
(connector
	(pt 656 400)
	(pt 656 416)
	(bus)
)
(connector
	(pt 656 384)
	(pt 656 400)
	(bus)
)
(connector
	(pt 656 368)
	(pt 656 384)
	(bus)
)
(connector
	(pt 656 352)
	(pt 656 368)
	(bus)
)
(connector
	(pt 656 192)
	(pt 656 208)
	(bus)
)
(connector
	(pt 656 208)
	(pt 656 224)
	(bus)
)
(connector
	(pt 656 224)
	(pt 656 240)
	(bus)
)
(connector
	(pt 656 240)
	(pt 656 256)
	(bus)
)
(connector
	(pt 656 256)
	(pt 656 272)
	(bus)
)
(connector
	(pt 656 288)
	(pt 656 352)
	(bus)
)
(connector
	(pt 656 272)
	(pt 656 288)
	(bus)
)
(connector
	(text "E2" (rect 666 192 677 209)(font "Intel Clear" ))
	(pt 656 208)
	(pt 720 208)
)
(connector
	(text "E3" (rect 666 208 677 225)(font "Intel Clear" ))
	(pt 656 224)
	(pt 720 224)
)
(connector
	(text "E4" (rect 666 224 677 241)(font "Intel Clear" ))
	(pt 720 240)
	(pt 656 240)
)
(connector
	(text "E5" (rect 666 240 677 257)(font "Intel Clear" ))
	(pt 720 256)
	(pt 656 256)
)
(connector
	(text "E6" (rect 666 256 677 273)(font "Intel Clear" ))
	(pt 720 272)
	(pt 656 272)
)
(connector
	(text "E7" (rect 666 272 677 289)(font "Intel Clear" ))
	(pt 720 288)
	(pt 656 288)
)
(connector
	(text "E8" (rect 666 336 677 353)(font "Intel Clear" ))
	(pt 720 352)
	(pt 656 352)
)
(connector
	(text "E9" (rect 666 352 677 369)(font "Intel Clear" ))
	(pt 720 368)
	(pt 656 368)
)
(connector
	(text "E10" (rect 666 368 683 385)(font "Intel Clear" ))
	(pt 720 384)
	(pt 656 384)
)
(connector
	(text "E11" (rect 666 384 683 401)(font "Intel Clear" ))
	(pt 720 400)
	(pt 656 400)
)
(connector
	(text "E12" (rect 666 400 683 417)(font "Intel Clear" ))
	(pt 720 416)
	(pt 656 416)
)
(connector
	(text "E13" (rect 666 416 683 433)(font "Intel Clear" ))
	(pt 720 432)
	(pt 656 432)
)
(connector
	(text "E14" (rect 666 432 683 449)(font "Intel Clear" ))
	(pt 720 448)
	(pt 656 448)
)
(connector
	(text "E[15..0]" (rect 602 160 637 177)(font "Intel Clear" ))
	(pt 592 176)
	(pt 656 176)
	(bus)
)
(connector
	(text "E15" (rect 666 448 683 465)(font "Intel Clear" ))
	(pt 720 464)
	(pt 656 464)
)
(junction (pt 656 192))
(junction (pt 656 176))
(junction (pt 640 504))
(junction (pt 656 448))
(junction (pt 656 432))
(junction (pt 656 416))
(junction (pt 656 400))
(junction (pt 656 384))
(junction (pt 656 368))
(junction (pt 656 352))
(junction (pt 656 208))
(junction (pt 656 224))
(junction (pt 656 240))
(junction (pt 656 256))
(junction (pt 656 272))
(junction (pt 656 288))
