###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin5.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 14:56:50 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         1.619
+ Phase Shift                   4.000
= Required Time                 3.274
- Arrival Time                  4.311
= Slack Time                   -1.037
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.937 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.800 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.477 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |   -0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    0.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.285 | 0.260 |   2.960 |    1.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.221 | 0.201 |   3.160 |    2.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.341 | 0.227 |   3.388 |    2.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.271 | 0.208 |   3.596 |    2.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   4.152 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.245 | 0.159 |   4.311 |    3.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.245 | 0.000 |   4.311 |    3.274 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.137 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.274 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.597 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.038 |   0.893 |    1.930 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         1.582
+ Phase Shift                   4.000
= Required Time                 3.314
- Arrival Time                  4.308
= Slack Time                   -0.994
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.894 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.756 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.434 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |   -0.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.285 | 0.260 |   2.960 |    1.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.221 | 0.201 |   3.160 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.341 | 0.227 |   3.388 |    2.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.271 | 0.208 |   3.596 |    2.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   4.152 |    3.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.155 |   4.307 |    3.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.243 | 0.001 |   4.308 |    3.314 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.094 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.231 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.553 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.041 |   0.896 |    1.889 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         1.571
+ Phase Shift                   4.000
= Required Time                 3.327
- Arrival Time                  4.302
= Slack Time                   -0.975
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.875 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.738 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.416 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |   -0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.285 | 0.260 |   2.960 |    1.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.221 | 0.201 |   3.160 |    2.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.341 | 0.227 |   3.388 |    2.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.271 | 0.208 |   3.596 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   4.152 |    3.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.150 |   4.302 |    3.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.243 | 0.000 |   4.302 |    3.327 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.075 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.212 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.535 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.044 |   0.899 |    1.874 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         1.534
+ Phase Shift                   4.000
= Required Time                 3.357
- Arrival Time                  4.306
= Slack Time                   -0.949
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.849 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.712 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.389 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |   -0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.285 | 0.260 |   2.960 |    2.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.221 | 0.201 |   3.160 |    2.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.341 | 0.227 |   3.388 |    2.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.271 | 0.208 |   3.596 |    2.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   4.152 |    3.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.241 | 0.154 |   4.305 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.241 | 0.000 |   4.306 |    3.357 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.049 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.186 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.509 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.036 |   0.891 |    1.840 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         1.602
+ Phase Shift                   4.000
= Required Time                 3.289
- Arrival Time                  4.220
= Slack Time                   -0.931
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.831 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.694 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.371 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    1.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.279 | 0.300 |   2.528 |    1.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.202 | 0.204 |   2.732 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC36_n172      | A ^ -> Y v     | INVX2    | 0.351 | 0.292 |   3.024 |    2.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.225 | 0.211 |   3.235 |    2.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.239 | 0.172 |   3.408 |    2.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0         | B v -> Y ^     | NOR3X1   | 0.193 | 0.152 |   3.559 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0         | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   4.083 |    3.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230               | B ^ -> Y v     | MUX2X1   | 0.237 | 0.136 |   4.220 |    3.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.237 | 0.000 |   4.220 |    3.289 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.168 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.490 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    1.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.322 | 0.020 |   0.891 |    1.822 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         1.517
+ Phase Shift                   4.000
= Required Time                 3.380
- Arrival Time                  4.301
= Slack Time                   -0.921
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.684 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.362 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |   -0.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.285 | 0.260 |   2.960 |    2.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.221 | 0.201 |   3.160 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.341 | 0.227 |   3.388 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.271 | 0.208 |   3.596 |    2.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   4.152 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.240 | 0.149 |   4.300 |    3.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.240 | 0.000 |   4.301 |    3.380 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.021 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.158 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.481 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.042 |   0.897 |    1.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         1.567
+ Phase Shift                   4.000
= Required Time                 3.321
- Arrival Time                  4.225
= Slack Time                   -0.904
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.804 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.667 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.344 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |   -0.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    1.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.279 | 0.300 |   2.528 |    1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.202 | 0.204 |   2.732 |    1.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC36_n172      | A ^ -> Y v     | INVX2    | 0.351 | 0.292 |   3.024 |    2.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.225 | 0.211 |   3.235 |    2.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.239 | 0.172 |   3.408 |    2.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0         | B v -> Y ^     | NOR3X1   | 0.193 | 0.152 |   3.559 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0         | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   4.083 |    3.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247               | B ^ -> Y v     | MUX2X1   | 0.235 | 0.141 |   4.225 |    3.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.235 | 0.000 |   4.225 |    3.321 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.004 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.141 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.463 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    1.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.321 | 0.017 |   0.888 |    1.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         1.484
+ Phase Shift                   4.000
= Required Time                 3.412
- Arrival Time                  4.299
= Slack Time                   -0.886
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.786 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.649 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.327 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |   -0.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.285 | 0.260 |   2.960 |    2.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.221 | 0.201 |   3.160 |    2.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.341 | 0.227 |   3.388 |    2.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.271 | 0.208 |   3.596 |    2.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   4.152 |    3.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.238 | 0.147 |   4.299 |    3.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.238 | 0.000 |   4.299 |    3.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.986 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.124 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.446 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.041 |   0.896 |    1.783 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         1.448
+ Phase Shift                   4.000
= Required Time                 3.441
- Arrival Time                  4.299
= Slack Time                   -0.859
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.759 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.622 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.299 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.285 | 0.260 |   2.960 |    2.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.221 | 0.201 |   3.160 |    2.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.341 | 0.227 |   3.388 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.271 | 0.208 |   3.596 |    2.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   4.152 |    3.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.236 | 0.148 |   4.299 |    3.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.236 | 0.000 |   4.299 |    3.441 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.959 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.096 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.419 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.353 | 0.033 |   0.888 |    1.747 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         1.514
+ Phase Shift                   4.000
= Required Time                 3.375
- Arrival Time                  4.229
= Slack Time                   -0.854
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.754 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.617 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.294 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    1.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.279 | 0.300 |   2.528 |    1.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.202 | 0.204 |   2.732 |    1.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC36_n172      | A ^ -> Y v     | INVX2    | 0.351 | 0.292 |   3.024 |    2.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.225 | 0.211 |   3.235 |    2.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.239 | 0.172 |   3.408 |    2.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0         | B v -> Y ^     | NOR3X1   | 0.193 | 0.152 |   3.559 |    2.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0         | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   4.083 |    3.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212               | B ^ -> Y v     | MUX2X1   | 0.240 | 0.145 |   4.228 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.240 | 0.000 |   4.229 |    3.375 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.954 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.091 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.414 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    1.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.357 | 0.028 |   0.889 |    1.743 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         1.447
+ Phase Shift                   4.000
= Required Time                 3.451
- Arrival Time                  4.295
= Slack Time                   -0.844
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.744 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.607 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.285 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.285 | 0.260 |   2.960 |    2.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.221 | 0.201 |   3.160 |    2.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.341 | 0.227 |   3.388 |    2.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.271 | 0.208 |   3.596 |    2.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.548 | 0.556 |   4.152 |    3.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.236 | 0.143 |   4.295 |    3.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.236 | 0.000 |   4.295 |    3.451 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.944 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.081 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.404 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.043 |   0.898 |    1.743 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
- Setup                         1.512
+ Phase Shift                   4.000
= Required Time                 3.374
- Arrival Time                  4.213
= Slack Time                   -0.839
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.739 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.602 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.280 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    1.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.279 | 0.300 |   2.528 |    1.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.202 | 0.204 |   2.732 |    1.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC36_n172      | A ^ -> Y v     | INVX2    | 0.351 | 0.292 |   3.024 |    2.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.225 | 0.211 |   3.235 |    2.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.239 | 0.172 |   3.408 |    2.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0         | B v -> Y ^     | NOR3X1   | 0.193 | 0.152 |   3.559 |    2.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0         | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   4.083 |    3.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.233 | 0.129 |   4.213 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.233 | 0.000 |   4.213 |    3.374 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.939 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.077 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.399 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    1.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.320 | 0.014 |   0.886 |    1.725 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         1.124
+ Phase Shift                   4.000
= Required Time                 3.766
- Arrival Time                  4.573
= Slack Time                   -0.807
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.707 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.570 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.248 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.264 | 0.252 |   2.952 |    2.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.136 | 0.290 |   3.242 |    2.435 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.151 |   3.393 |    2.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.242 | 0.161 |   3.553 |    2.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.148 | 0.124 |   3.677 |    2.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.148 | 0.148 |   3.825 |    3.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.172 | 0.121 |   3.945 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   4.436 |    3.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | B ^ -> Y v     | MUX2X1   | 0.215 | 0.137 |   4.573 |    3.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D v            | DFFPOSX1 | 0.215 | 0.000 |   4.573 |    3.766 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.907 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.044 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.367 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    1.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.322 | 0.018 |   0.890 |    1.697 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         1.097
+ Phase Shift                   4.000
= Required Time                 3.774
- Arrival Time                  4.571
= Slack Time                   -0.797
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.697 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.560 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.237 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.264 | 0.252 |   2.952 |    2.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.136 | 0.290 |   3.242 |    2.445 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.151 |   3.393 |    2.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.242 | 0.161 |   3.553 |    2.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.148 | 0.124 |   3.677 |    2.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.148 | 0.148 |   3.825 |    3.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.172 | 0.121 |   3.945 |    3.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   4.436 |    3.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B ^ -> Y v     | MUX2X1   | 0.212 | 0.135 |   4.571 |    3.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D v            | DFFPOSX1 | 0.212 | 0.000 |   4.571 |    3.774 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.897 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.034 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.356 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |    1.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.305 | 0.028 |   0.871 |    1.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         1.449
+ Phase Shift                   4.000
= Required Time                 3.445
- Arrival Time                  4.226
= Slack Time                   -0.781
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.681 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.544 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.222 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    1.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.279 | 0.300 |   2.528 |    1.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.202 | 0.204 |   2.732 |    1.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC36_n172      | A ^ -> Y v     | INVX2    | 0.351 | 0.292 |   3.024 |    2.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.225 | 0.211 |   3.235 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.239 | 0.172 |   3.408 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0         | B v -> Y ^     | NOR3X1   | 0.193 | 0.152 |   3.559 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0         | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   4.083 |    3.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178               | B ^ -> Y v     | MUX2X1   | 0.237 | 0.142 |   4.226 |    3.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.237 | 0.000 |   4.226 |    3.445 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.881 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.019 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.341 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    1.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.359 | 0.032 |   0.893 |    1.675 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         1.446
+ Phase Shift                   4.000
= Required Time                 3.442
- Arrival Time                  4.223
= Slack Time                   -0.781
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.681 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.544 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.222 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    1.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.279 | 0.300 |   2.528 |    1.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.202 | 0.204 |   2.732 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC36_n172      | A ^ -> Y v     | INVX2    | 0.351 | 0.292 |   3.024 |    2.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.225 | 0.211 |   3.235 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.239 | 0.172 |   3.408 |    2.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0         | B v -> Y ^     | NOR3X1   | 0.193 | 0.152 |   3.559 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0         | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   4.083 |    3.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B ^ -> Y v     | MUX2X1   | 0.236 | 0.139 |   4.222 |    3.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.236 | 0.000 |   4.223 |    3.442 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.881 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.018 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.341 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    1.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.357 | 0.027 |   0.888 |    1.669 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         1.095
+ Phase Shift                   4.000
= Required Time                 3.792
- Arrival Time                  4.573
= Slack Time                   -0.781
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.681 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.544 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.221 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.264 | 0.252 |   2.952 |    2.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.136 | 0.290 |   3.242 |    2.461 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.151 |   3.393 |    2.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.242 | 0.161 |   3.553 |    2.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.148 | 0.124 |   3.677 |    2.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.148 | 0.148 |   3.825 |    3.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.172 | 0.121 |   3.945 |    3.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   4.436 |    3.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B ^ -> Y v     | MUX2X1   | 0.213 | 0.136 |   4.572 |    3.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.213 | 0.000 |   4.573 |    3.792 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.881 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.018 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.340 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    1.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.321 | 0.016 |   0.888 |    1.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         1.079
+ Phase Shift                   4.000
= Required Time                 3.810
- Arrival Time                  4.579
= Slack Time                   -0.769
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.669 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.532 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.209 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.264 | 0.252 |   2.952 |    2.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.136 | 0.290 |   3.242 |    2.473 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.151 |   3.393 |    2.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.242 | 0.161 |   3.553 |    2.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.148 | 0.124 |   3.677 |    2.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.148 | 0.148 |   3.825 |    3.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.172 | 0.121 |   3.945 |    3.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   4.436 |    3.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210                 | B ^ -> Y v     | MUX2X1   | 0.216 | 0.142 |   4.578 |    3.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D v            | DFFPOSX1 | 0.216 | 0.000 |   4.579 |    3.810 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.869 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    1.006 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.329 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.352 | 0.033 |   0.888 |    1.657 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
- Setup                         1.054
+ Phase Shift                   4.000
= Required Time                 3.818
- Arrival Time                  4.575
= Slack Time                   -0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.657 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.520 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.198 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.264 | 0.252 |   2.952 |    2.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.136 | 0.290 |   3.242 |    2.485 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.151 |   3.393 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.242 | 0.161 |   3.553 |    2.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.148 | 0.124 |   3.677 |    2.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.148 | 0.148 |   3.825 |    3.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.172 | 0.121 |   3.945 |    3.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   4.436 |    3.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228                 | B ^ -> Y v     | MUX2X1   | 0.214 | 0.139 |   4.575 |    3.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D v            | DFFPOSX1 | 0.214 | 0.000 |   4.575 |    3.818 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.857 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.994 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.317 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.343 | 0.017 |   0.872 |    1.629 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         1.391
+ Phase Shift                   4.000
= Required Time                 3.503
- Arrival Time                  4.223
= Slack Time                   -0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.160 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    1.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.279 | 0.300 |   2.528 |    1.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.202 | 0.204 |   2.732 |    2.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC36_n172      | A ^ -> Y v     | INVX2    | 0.351 | 0.292 |   3.024 |    2.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.225 | 0.211 |   3.235 |    2.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.239 | 0.172 |   3.408 |    2.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0         | B v -> Y ^     | NOR3X1   | 0.193 | 0.152 |   3.559 |    2.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0         | A ^ -> Y ^     | OR2X2    | 0.539 | 0.524 |   4.083 |    3.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | B ^ -> Y v     | MUX2X1   | 0.234 | 0.139 |   4.223 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.234 | 0.000 |   4.223 |    3.503 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.279 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.359 | 0.033 |   0.894 |    1.613 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         1.034
+ Phase Shift                   4.000
= Required Time                 3.848
- Arrival Time                  4.566
= Slack Time                   -0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.481 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.158 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.264 | 0.252 |   2.952 |    2.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.136 | 0.290 |   3.242 |    2.524 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.151 |   3.393 |    2.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.242 | 0.161 |   3.553 |    2.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.148 | 0.124 |   3.677 |    2.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.148 | 0.148 |   3.825 |    3.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.172 | 0.121 |   3.945 |    3.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   4.436 |    3.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193                 | B ^ -> Y v     | MUX2X1   | 0.210 | 0.130 |   4.566 |    3.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D v            | DFFPOSX1 | 0.210 | 0.000 |   4.566 |    3.848 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.277 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.311 | 0.312 |   0.872 |    1.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.319 | 0.010 |   0.882 |    1.600 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.974
+ Phase Shift                   4.000
= Required Time                 3.915
- Arrival Time                  4.570
= Slack Time                   -0.655
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.555 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |   -0.418 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |   -0.095 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    1.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    1.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    1.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    2.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.264 | 0.252 |   2.952 |    2.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.136 | 0.290 |   3.242 |    2.587 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.151 |   3.393 |    2.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.242 | 0.161 |   3.553 |    2.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.148 | 0.124 |   3.677 |    3.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.148 | 0.148 |   3.825 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.172 | 0.121 |   3.945 |    3.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.461 | 0.491 |   4.436 |    3.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176                 | B ^ -> Y v     | MUX2X1   | 0.211 | 0.133 |   4.569 |    3.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D v            | DFFPOSX1 | 0.211 | 0.000 |   4.570 |    3.915 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.755 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.892 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    1.215 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    1.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.353 | 0.034 |   0.889 |    1.544 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q             (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         0.119
+ Phase Shift                   4.000
= Required Time                 4.786
- Arrival Time                  4.949
= Slack Time                   -0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |   -0.062 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.137 |   0.237 |    0.075 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.405 | 0.323 |   0.560 |    0.397 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8   | 0.333 | 0.312 |   0.871 |    0.709 | 
     | I0/LD/CTRL/\curr_state_reg[3]              | CLK ^ -> Q ^   | DFFSR   | 0.177 | 0.581 |   1.452 |    1.290 | 
     | I0/LD/CTRL/FE_OCPC63_curr_state_3_         | A ^ -> Y ^     | BUFX4   | 0.150 | 0.273 |   1.725 |    1.563 | 
     | I0/LD/CTRL/FE_RC_1_0                       | A ^ -> Y v     | INVX2   | 0.068 | 0.073 |   1.799 |    1.636 | 
     | I0/LD/CTRL/FE_RC_0_0                       | B v -> Y v     | AND2X2  | 0.170 | 0.283 |   2.082 |    1.919 | 
     | I0/LD/CTRL/U86                             | B v -> Y ^     | NAND3X1 | 0.277 | 0.239 |   2.320 |    2.158 | 
     | I0/LD/CTRL/U85                             | A ^ -> Y v     | INVX2   | 0.155 | 0.145 |   2.465 |    2.303 | 
     | I0/LD/CTRL/U79                             | A v -> Y ^     | NOR2X1  | 0.282 | 0.231 |   2.696 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.543 | 0.471 |   3.167 |    3.004 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_34_0  | A v -> Y v     | AND2X2  | 0.178 | 0.408 |   3.575 |    3.413 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_40_0  | A v -> Y ^     | XOR2X1  | 0.381 | 0.331 |   3.906 |    3.744 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14         | B ^ -> Y ^     | XOR2X1  | 0.472 | 0.441 |   4.347 |    4.184 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U22              | A ^ -> Y v     | XNOR2X1 | 0.184 | 0.290 |   4.637 |    4.474 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18              | A v -> Y ^     | NAND2X1 | 0.160 | 0.173 |   4.810 |    4.647 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B ^ -> Y v     | NOR2X1  | 0.149 | 0.139 |   4.949 |    4.786 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D v            | DFFSR   | 0.149 | 0.000 |   4.949 |    4.786 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.262 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |    0.400 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |    0.722 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.325 | 0.301 |   0.860 |    1.023 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.361 | 0.045 |   0.905 |    1.067 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.141
+ Phase Shift                   4.000
= Required Time                 4.752
- Arrival Time                  4.759
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.161 |       |   0.100 |    0.093 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.137 |   0.237 |    0.230 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.405 | 0.323 |   0.560 |    0.553 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8   | 0.333 | 0.312 |   0.871 |    0.864 | 
     | I0/LD/CTRL/\curr_state_reg[0]           | CLK ^ -> Q v   | DFFSR   | 0.155 | 0.618 |   1.489 |    1.482 | 
     | I0/LD/CTRL/FE_OCPC78_curr_state_0_      | A v -> Y v     | BUFX2   | 0.064 | 0.183 |   1.673 |    1.666 | 
     | I0/LD/CTRL/FE_OCP_DRV_C54_curr_state_0_ | A v -> Y v     | BUFX2   | 0.315 | 0.372 |   2.044 |    2.037 | 
     | I0/LD/CTRL/U78                          | A v -> Y ^     | INVX2   | 0.275 | 0.272 |   2.317 |    2.310 | 
     | I0/LD/CTRL/U77                          | B ^ -> Y v     | NAND3X1 | 0.697 | 0.467 |   2.784 |    2.777 | 
     | I0/LD/CTRL/U3                           | B v -> Y ^     | NAND3X1 | 0.397 | 0.512 |   3.296 |    3.289 | 
     | I0/LD/T_SR_1/U35                        | A ^ -> Y v     | AOI21X1 | 0.208 | 0.119 |   3.414 |    3.407 | 
     | I0/LD/T_SR_1/FE_OFC115_n13              | A v -> Y v     | BUFX2   | 0.534 | 0.539 |   3.953 |    3.946 | 
     | I0/LD/T_SR_1/U34                        | A v -> Y ^     | NOR2X1  | 0.199 | 0.119 |   4.072 |    4.065 | 
     | I0/LD/T_SR_1/FE_OFC1_n12                | A ^ -> Y ^     | BUFX4   | 0.243 | 0.330 |   4.402 |    4.395 | 
     | I0/LD/T_SR_1/U21                        | B ^ -> Y v     | AOI22X1 | 0.222 | 0.196 |   4.598 |    4.591 | 
     | I0/LD/T_SR_1/U20                        | C v -> Y ^     | OAI21X1 | 0.169 | 0.160 |   4.758 |    4.751 | 
     | I0/LD/T_SR_1/\curr_val_reg[4]           | D ^            | DFFSR   | 0.169 | 0.000 |   4.759 |    4.752 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.107 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |    0.244 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |    0.567 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.333 | 0.312 |   0.871 |    0.878 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.359 | 0.022 |   0.893 |    0.900 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         0.382
+ Phase Shift                   4.000
= Required Time                 4.500
- Arrival Time                  4.503
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.097 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.234 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.557 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    2.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    2.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    2.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.657 | 0.546 |   3.246 |    3.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | D v -> Y ^     | AOI22X1  | 0.270 | 0.274 |   3.520 |    3.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.239 | 0.169 |   3.689 |    3.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.088 | 0.213 |   3.901 |    3.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.140 | 0.126 |   4.027 |    4.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.263 | 0.327 |   4.354 |    4.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.180 | 0.149 |   4.502 |    4.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.180 | 0.001 |   4.503 |    4.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.103 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.240 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.563 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |    0.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.304 | 0.038 |   0.882 |    0.885 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         0.143
+ Phase Shift                   4.000
= Required Time                 4.752
- Arrival Time                  4.751
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.161 |       |   0.100 |    0.101 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.137 |   0.237 |    0.238 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.405 | 0.323 |   0.560 |    0.561 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8   | 0.333 | 0.312 |   0.871 |    0.872 | 
     | I0/LD/CTRL/\curr_state_reg[0]           | CLK ^ -> Q v   | DFFSR   | 0.155 | 0.618 |   1.489 |    1.491 | 
     | I0/LD/CTRL/FE_OCPC78_curr_state_0_      | A v -> Y v     | BUFX2   | 0.064 | 0.183 |   1.673 |    1.674 | 
     | I0/LD/CTRL/FE_OCP_DRV_C54_curr_state_0_ | A v -> Y v     | BUFX2   | 0.315 | 0.372 |   2.044 |    2.046 | 
     | I0/LD/CTRL/U78                          | A v -> Y ^     | INVX2   | 0.275 | 0.272 |   2.317 |    2.318 | 
     | I0/LD/CTRL/U77                          | B ^ -> Y v     | NAND3X1 | 0.697 | 0.467 |   2.784 |    2.785 | 
     | I0/LD/CTRL/U3                           | B v -> Y ^     | NAND3X1 | 0.397 | 0.512 |   3.296 |    3.297 | 
     | I0/LD/T_SR_1/U35                        | A ^ -> Y v     | AOI21X1 | 0.208 | 0.119 |   3.414 |    3.416 | 
     | I0/LD/T_SR_1/FE_OFC115_n13              | A v -> Y v     | BUFX2   | 0.534 | 0.539 |   3.953 |    3.954 | 
     | I0/LD/T_SR_1/U34                        | A v -> Y ^     | NOR2X1  | 0.199 | 0.119 |   4.072 |    4.074 | 
     | I0/LD/T_SR_1/FE_OFC1_n12                | A ^ -> Y ^     | BUFX4   | 0.243 | 0.330 |   4.402 |    4.403 | 
     | I0/LD/T_SR_1/U24                        | B ^ -> Y v     | AOI22X1 | 0.207 | 0.184 |   4.586 |    4.587 | 
     | I0/LD/T_SR_1/U23                        | C v -> Y ^     | OAI21X1 | 0.178 | 0.165 |   4.751 |    4.752 | 
     | I0/LD/T_SR_1/\curr_val_reg[5]           | D ^            | DFFSR   | 0.178 | 0.001 |   4.751 |    4.752 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.099 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |    0.236 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |    0.558 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.333 | 0.312 |   0.871 |    0.870 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.361 | 0.025 |   0.896 |    0.894 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q           (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         0.166
+ Phase Shift                   4.000
= Required Time                 4.728
- Arrival Time                  4.720
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                           | clk ^          |         | 0.161 |       |   0.100 |    0.107 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.137 |   0.237 |    0.245 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8   | 0.405 | 0.323 |   0.560 |    0.567 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8   | 0.333 | 0.312 |   0.871 |    0.879 | 
     | I0/LD/CTRL/\curr_state_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.177 | 0.581 |   1.452 |    1.460 | 
     | I0/LD/CTRL/FE_OCPC63_curr_state_3_        | A ^ -> Y ^     | BUFX4   | 0.150 | 0.273 |   1.725 |    1.733 | 
     | I0/LD/CTRL/FE_RC_1_0                      | A ^ -> Y v     | INVX2   | 0.068 | 0.073 |   1.799 |    1.806 | 
     | I0/LD/CTRL/FE_RC_0_0                      | B v -> Y v     | AND2X2  | 0.170 | 0.283 |   2.082 |    2.089 | 
     | I0/LD/CTRL/U86                            | B v -> Y ^     | NAND3X1 | 0.277 | 0.239 |   2.320 |    2.327 | 
     | I0/LD/CTRL/U85                            | A ^ -> Y v     | INVX2   | 0.155 | 0.145 |   2.465 |    2.473 | 
     | I0/LD/CTRL/U79                            | A v -> Y ^     | NOR2X1  | 0.282 | 0.231 |   2.696 |    2.703 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15             | B ^ -> Y v     | NOR2X1  | 0.543 | 0.471 |   3.167 |    3.174 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_34_0 | A v -> Y v     | AND2X2  | 0.178 | 0.408 |   3.575 |    3.583 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_38_0 | A v -> Y v     | XNOR2X1 | 0.227 | 0.248 |   3.823 |    3.831 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_37_0 | B v -> Y ^     | NAND2X1 | 0.134 | 0.147 |   3.970 |    3.978 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_36_0 | C ^ -> Y v     | OAI21X1 | 0.464 | 0.317 |   4.287 |    4.295 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_54_0      | A v -> Y ^     | NAND2X1 | 0.192 | 0.244 |   4.531 |    4.539 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_53_0      | C ^ -> Y v     | OAI21X1 | 0.323 | 0.187 |   4.718 |    4.726 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2]   | D v            | DFFSR   | 0.323 | 0.002 |   4.720 |    4.728 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.093 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |    0.230 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |    0.552 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.327 | 0.304 |   0.864 |    0.856 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.358 | 0.030 |   0.894 |    0.886 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         0.387
+ Phase Shift                   4.000
= Required Time                 4.512
- Arrival Time                  4.499
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.113 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.250 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.573 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    2.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    2.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    2.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    2.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.657 | 0.546 |   3.246 |    3.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | D v -> Y ^     | AOI22X1  | 0.270 | 0.274 |   3.520 |    3.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.239 | 0.169 |   3.689 |    3.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.088 | 0.213 |   3.901 |    3.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.140 | 0.126 |   4.027 |    4.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.263 | 0.327 |   4.354 |    4.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.171 | 0.145 |   4.498 |    4.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.171 | 0.001 |   4.499 |    4.512 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.087 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.224 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.546 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.322 | 0.295 |   0.855 |    0.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.355 | 0.044 |   0.899 |    0.886 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 4.509
- Arrival Time                  4.492
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.116 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.254 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.576 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    2.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    2.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    2.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    2.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.657 | 0.546 |   3.246 |    3.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | D v -> Y ^     | AOI22X1  | 0.270 | 0.274 |   3.520 |    3.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.239 | 0.169 |   3.689 |    3.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.088 | 0.213 |   3.901 |    3.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.140 | 0.126 |   4.027 |    4.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.263 | 0.327 |   4.354 |    4.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.167 | 0.138 |   4.492 |    4.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.167 | 0.000 |   4.492 |    4.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.084 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.221 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.543 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |    0.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.304 | 0.038 |   0.881 |    0.864 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         0.141
+ Phase Shift                   4.000
= Required Time                 4.754
- Arrival Time                  4.736
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.161 |       |   0.100 |    0.118 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.137 |   0.237 |    0.255 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.405 | 0.323 |   0.560 |    0.577 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8   | 0.333 | 0.312 |   0.871 |    0.889 | 
     | I0/LD/CTRL/\curr_state_reg[0]           | CLK ^ -> Q v   | DFFSR   | 0.155 | 0.618 |   1.489 |    1.507 | 
     | I0/LD/CTRL/FE_OCPC78_curr_state_0_      | A v -> Y v     | BUFX2   | 0.064 | 0.183 |   1.673 |    1.691 | 
     | I0/LD/CTRL/FE_OCP_DRV_C54_curr_state_0_ | A v -> Y v     | BUFX2   | 0.315 | 0.372 |   2.044 |    2.062 | 
     | I0/LD/CTRL/U78                          | A v -> Y ^     | INVX2   | 0.275 | 0.272 |   2.317 |    2.335 | 
     | I0/LD/CTRL/U77                          | B ^ -> Y v     | NAND3X1 | 0.697 | 0.467 |   2.784 |    2.802 | 
     | I0/LD/CTRL/U3                           | B v -> Y ^     | NAND3X1 | 0.397 | 0.512 |   3.296 |    3.313 | 
     | I0/LD/T_SR_1/U35                        | A ^ -> Y v     | AOI21X1 | 0.208 | 0.119 |   3.414 |    3.432 | 
     | I0/LD/T_SR_1/FE_OFC115_n13              | A v -> Y v     | BUFX2   | 0.534 | 0.539 |   3.953 |    3.971 | 
     | I0/LD/T_SR_1/U34                        | A v -> Y ^     | NOR2X1  | 0.199 | 0.119 |   4.072 |    4.090 | 
     | I0/LD/T_SR_1/FE_OFC1_n12                | A ^ -> Y ^     | BUFX4   | 0.243 | 0.330 |   4.402 |    4.420 | 
     | I0/LD/T_SR_1/U18                        | B ^ -> Y v     | AOI22X1 | 0.208 | 0.181 |   4.583 |    4.601 | 
     | I0/LD/T_SR_1/U17                        | C v -> Y ^     | OAI21X1 | 0.166 | 0.153 |   4.736 |    4.754 | 
     | I0/LD/T_SR_1/\curr_val_reg[3]           | D ^            | DFFSR   | 0.166 | 0.000 |   4.736 |    4.754 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.082 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |    0.219 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |    0.542 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.333 | 0.312 |   0.871 |    0.853 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.360 | 0.024 |   0.895 |    0.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         0.368
+ Phase Shift                   4.000
= Required Time                 4.508
- Arrival Time                  4.489
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.119 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.256 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.578 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    2.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    2.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    2.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    2.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.657 | 0.546 |   3.246 |    3.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | D v -> Y ^     | AOI22X1  | 0.270 | 0.274 |   3.520 |    3.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.239 | 0.169 |   3.689 |    3.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.088 | 0.213 |   3.901 |    3.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.140 | 0.126 |   4.027 |    4.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.263 | 0.327 |   4.354 |    4.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.160 | 0.135 |   4.489 |    4.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.160 | 0.000 |   4.489 |    4.508 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.081 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.218 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.541 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |    0.825 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.305 | 0.032 |   0.875 |    0.857 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         0.141
+ Phase Shift                   4.000
= Required Time                 4.754
- Arrival Time                  4.733
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.161 |       |   0.100 |    0.121 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.137 |   0.237 |    0.258 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.405 | 0.323 |   0.560 |    0.580 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8   | 0.333 | 0.312 |   0.871 |    0.892 | 
     | I0/LD/CTRL/\curr_state_reg[0]           | CLK ^ -> Q v   | DFFSR   | 0.155 | 0.618 |   1.489 |    1.510 | 
     | I0/LD/CTRL/FE_OCPC78_curr_state_0_      | A v -> Y v     | BUFX2   | 0.064 | 0.183 |   1.673 |    1.694 | 
     | I0/LD/CTRL/FE_OCP_DRV_C54_curr_state_0_ | A v -> Y v     | BUFX2   | 0.315 | 0.372 |   2.044 |    2.065 | 
     | I0/LD/CTRL/U78                          | A v -> Y ^     | INVX2   | 0.275 | 0.272 |   2.317 |    2.338 | 
     | I0/LD/CTRL/U77                          | B ^ -> Y v     | NAND3X1 | 0.697 | 0.467 |   2.784 |    2.805 | 
     | I0/LD/CTRL/U3                           | B v -> Y ^     | NAND3X1 | 0.397 | 0.512 |   3.296 |    3.316 | 
     | I0/LD/T_SR_1/U35                        | A ^ -> Y v     | AOI21X1 | 0.208 | 0.119 |   3.414 |    3.435 | 
     | I0/LD/T_SR_1/FE_OFC115_n13              | A v -> Y v     | BUFX2   | 0.534 | 0.539 |   3.953 |    3.974 | 
     | I0/LD/T_SR_1/U34                        | A v -> Y ^     | NOR2X1  | 0.199 | 0.119 |   4.072 |    4.093 | 
     | I0/LD/T_SR_1/FE_OFC1_n12                | A ^ -> Y ^     | BUFX4   | 0.243 | 0.330 |   4.402 |    4.423 | 
     | I0/LD/T_SR_1/U33                        | B ^ -> Y v     | AOI22X1 | 0.208 | 0.178 |   4.580 |    4.601 | 
     | I0/LD/T_SR_1/U32                        | C v -> Y ^     | OAI21X1 | 0.165 | 0.152 |   4.732 |    4.753 | 
     | I0/LD/T_SR_1/\curr_val_reg[0]           | D ^            | DFFSR   | 0.165 | 0.000 |   4.733 |    4.754 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.079 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |    0.216 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |    0.539 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.333 | 0.312 |   0.871 |    0.850 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.359 | 0.023 |   0.894 |    0.873 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.381
+ Phase Shift                   4.000
= Required Time                 4.512
- Arrival Time                  4.490
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.122 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.259 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.582 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.226 | 0.381 |   2.872 |    2.894 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.306 | 0.404 |   3.277 |    3.299 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.203 | 0.192 |   3.469 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.271 | 0.162 |   3.630 |    3.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.110 | 0.237 |   3.868 |    3.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.190 | 0.164 |   4.032 |    4.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.235 | 0.324 |   4.356 |    4.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.159 | 0.133 |   4.489 |    4.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.159 | 0.000 |   4.490 |    4.512 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.078 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.215 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.538 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.357 | 0.029 |   0.893 |    0.871 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.141
+ Phase Shift                   4.000
= Required Time                 4.760
- Arrival Time                  4.737
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.161 |       |   0.100 |    0.123 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.137 |   0.237 |    0.260 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.405 | 0.323 |   0.560 |    0.582 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8   | 0.333 | 0.312 |   0.871 |    0.894 | 
     | I0/LD/CTRL/\curr_state_reg[0]           | CLK ^ -> Q v   | DFFSR   | 0.155 | 0.618 |   1.489 |    1.512 | 
     | I0/LD/CTRL/FE_OCPC78_curr_state_0_      | A v -> Y v     | BUFX2   | 0.064 | 0.183 |   1.673 |    1.696 | 
     | I0/LD/CTRL/FE_OCP_DRV_C54_curr_state_0_ | A v -> Y v     | BUFX2   | 0.315 | 0.372 |   2.044 |    2.067 | 
     | I0/LD/CTRL/U78                          | A v -> Y ^     | INVX2   | 0.275 | 0.272 |   2.317 |    2.340 | 
     | I0/LD/CTRL/U77                          | B ^ -> Y v     | NAND3X1 | 0.697 | 0.467 |   2.784 |    2.807 | 
     | I0/LD/CTRL/U3                           | B v -> Y ^     | NAND3X1 | 0.397 | 0.512 |   3.296 |    3.318 | 
     | I0/LD/T_SR_1/U35                        | A ^ -> Y v     | AOI21X1 | 0.208 | 0.119 |   3.414 |    3.437 | 
     | I0/LD/T_SR_1/FE_OFC115_n13              | A v -> Y v     | BUFX2   | 0.534 | 0.539 |   3.953 |    3.976 | 
     | I0/LD/T_SR_1/U34                        | A v -> Y ^     | NOR2X1  | 0.199 | 0.119 |   4.072 |    4.095 | 
     | I0/LD/T_SR_1/FE_OFC1_n12                | A ^ -> Y ^     | BUFX4   | 0.243 | 0.330 |   4.402 |    4.425 | 
     | I0/LD/T_SR_1/U27                        | B ^ -> Y v     | AOI22X1 | 0.209 | 0.186 |   4.588 |    4.611 | 
     | I0/LD/T_SR_1/U26                        | C v -> Y ^     | OAI21X1 | 0.162 | 0.149 |   4.737 |    4.760 | 
     | I0/LD/T_SR_1/\curr_val_reg[6]           | D ^            | DFFSR   | 0.162 | 0.000 |   4.737 |    4.760 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.077 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |    0.214 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |    0.537 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.333 | 0.312 |   0.871 |    0.848 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.363 | 0.029 |   0.900 |    0.878 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.368
+ Phase Shift                   4.000
= Required Time                 4.512
- Arrival Time                  4.489
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.123 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.260 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.583 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    2.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    2.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    2.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    2.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.657 | 0.546 |   3.246 |    3.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | D v -> Y ^     | AOI22X1  | 0.270 | 0.274 |   3.520 |    3.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.239 | 0.169 |   3.689 |    3.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.088 | 0.213 |   3.901 |    3.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.140 | 0.126 |   4.027 |    4.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.263 | 0.327 |   4.354 |    4.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.161 | 0.135 |   4.489 |    4.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.161 | 0.000 |   4.489 |    4.512 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.077 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.214 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.537 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.304 | 0.037 |   0.880 |    0.857 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.369
+ Phase Shift                   4.000
= Required Time                 4.511
- Arrival Time                  4.487
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.124 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.262 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.584 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    2.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    2.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.657 | 0.546 |   3.246 |    3.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | D v -> Y ^     | AOI22X1  | 0.270 | 0.274 |   3.520 |    3.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.239 | 0.169 |   3.689 |    3.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.088 | 0.213 |   3.901 |    3.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.140 | 0.126 |   4.027 |    4.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.263 | 0.327 |   4.354 |    4.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.162 | 0.133 |   4.486 |    4.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.162 | 0.000 |   4.487 |    4.511 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.076 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.213 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.535 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.304 | 0.037 |   0.881 |    0.856 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         0.379
+ Phase Shift                   4.000
= Required Time                 4.513
- Arrival Time                  4.488
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.125 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.262 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.585 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.226 | 0.381 |   2.872 |    2.898 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.306 | 0.404 |   3.277 |    3.302 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.203 | 0.192 |   3.469 |    3.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.271 | 0.162 |   3.630 |    3.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.110 | 0.237 |   3.868 |    3.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.190 | 0.164 |   4.032 |    4.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.235 | 0.324 |   4.356 |    4.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.156 | 0.131 |   4.487 |    4.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.156 | 0.000 |   4.488 |    4.513 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.075 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.212 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.534 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.357 | 0.028 |   0.892 |    0.867 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.368
+ Phase Shift                   4.000
= Required Time                 4.514
- Arrival Time                  4.487
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.126 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.264 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.586 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    2.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    2.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    2.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.657 | 0.546 |   3.246 |    3.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | D v -> Y ^     | AOI22X1  | 0.270 | 0.274 |   3.520 |    3.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.239 | 0.169 |   3.689 |    3.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.088 | 0.213 |   3.901 |    3.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.140 | 0.126 |   4.027 |    4.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.263 | 0.327 |   4.354 |    4.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.160 | 0.133 |   4.487 |    4.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.160 | 0.000 |   4.487 |    4.514 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.074 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.211 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.533 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.292 | 0.284 |   0.843 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.304 | 0.038 |   0.881 |    0.855 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
- Setup                         0.142
+ Phase Shift                   4.000
= Required Time                 4.771
- Arrival Time                  4.735
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.161 |       |   0.100 |    0.135 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.137 |   0.237 |    0.272 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.405 | 0.323 |   0.560 |    0.595 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8   | 0.333 | 0.312 |   0.871 |    0.906 | 
     | I0/LD/CTRL/\curr_state_reg[0]           | CLK ^ -> Q v   | DFFSR   | 0.155 | 0.618 |   1.489 |    1.525 | 
     | I0/LD/CTRL/FE_OCPC78_curr_state_0_      | A v -> Y v     | BUFX2   | 0.064 | 0.183 |   1.673 |    1.708 | 
     | I0/LD/CTRL/FE_OCP_DRV_C54_curr_state_0_ | A v -> Y v     | BUFX2   | 0.315 | 0.372 |   2.044 |    2.080 | 
     | I0/LD/CTRL/U78                          | A v -> Y ^     | INVX2   | 0.275 | 0.272 |   2.317 |    2.352 | 
     | I0/LD/CTRL/U77                          | B ^ -> Y v     | NAND3X1 | 0.697 | 0.467 |   2.784 |    2.819 | 
     | I0/LD/CTRL/U3                           | B v -> Y ^     | NAND3X1 | 0.397 | 0.512 |   3.296 |    3.331 | 
     | I0/LD/T_SR_1/U35                        | A ^ -> Y v     | AOI21X1 | 0.208 | 0.119 |   3.414 |    3.450 | 
     | I0/LD/T_SR_1/FE_OFC115_n13              | A v -> Y v     | BUFX2   | 0.534 | 0.539 |   3.953 |    3.988 | 
     | I0/LD/T_SR_1/U34                        | A v -> Y ^     | NOR2X1  | 0.199 | 0.119 |   4.072 |    4.108 | 
     | I0/LD/T_SR_1/FE_OFC1_n12                | A ^ -> Y ^     | BUFX4   | 0.243 | 0.330 |   4.402 |    4.437 | 
     | I0/LD/T_SR_1/U15                        | B ^ -> Y v     | AOI22X1 | 0.205 | 0.182 |   4.584 |    4.619 | 
     | I0/LD/T_SR_1/U14                        | C v -> Y ^     | OAI21X1 | 0.165 | 0.151 |   4.735 |    4.770 | 
     | I0/LD/T_SR_1/\curr_val_reg[2]           | D ^            | DFFSR   | 0.165 | 0.001 |   4.735 |    4.771 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.065 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |    0.202 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |    0.524 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.333 | 0.312 |   0.871 |    0.836 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.367 | 0.041 |   0.913 |    0.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         0.382
+ Phase Shift                   4.000
= Required Time                 4.525
- Arrival Time                  4.489
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.136 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.273 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.595 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.226 | 0.381 |   2.872 |    2.908 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.306 | 0.404 |   3.277 |    3.312 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.203 | 0.192 |   3.469 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.271 | 0.162 |   3.630 |    3.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.110 | 0.237 |   3.868 |    3.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.190 | 0.164 |   4.032 |    4.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.235 | 0.324 |   4.356 |    4.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199                 | B ^ -> Y v     | MUX2X1   | 0.160 | 0.133 |   4.489 |    4.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.160 | 0.000 |   4.489 |    4.525 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.064 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.201 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.524 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.043 |   0.907 |    0.872 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         0.382
+ Phase Shift                   4.000
= Required Time                 4.530
- Arrival Time                  4.489
= Slack Time                    0.041
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.141 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.278 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.601 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.226 | 0.381 |   2.872 |    2.913 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.306 | 0.404 |   3.277 |    3.317 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.203 | 0.192 |   3.469 |    3.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.271 | 0.162 |   3.630 |    3.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.110 | 0.237 |   3.868 |    3.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.190 | 0.164 |   4.032 |    4.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.235 | 0.324 |   4.356 |    4.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B ^ -> Y v     | MUX2X1   | 0.158 | 0.132 |   4.488 |    4.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.158 | 0.000 |   4.489 |    4.530 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.059 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.196 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.519 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.047 |   0.911 |    0.870 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.380
+ Phase Shift                   4.000
= Required Time                 4.527
- Arrival Time                  4.486
= Slack Time                    0.041
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.141 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.278 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.601 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.226 | 0.381 |   2.872 |    2.913 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.306 | 0.404 |   3.277 |    3.318 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.203 | 0.192 |   3.469 |    3.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.271 | 0.162 |   3.630 |    3.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.110 | 0.237 |   3.868 |    3.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.190 | 0.164 |   4.032 |    4.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.235 | 0.324 |   4.356 |    4.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | B ^ -> Y v     | MUX2X1   | 0.156 | 0.129 |   4.486 |    4.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.156 | 0.000 |   4.486 |    4.527 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.059 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.196 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.519 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.044 |   0.908 |    0.867 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
- Setup                         0.380
+ Phase Shift                   4.000
= Required Time                 4.529
- Arrival Time                  4.485
= Slack Time                    0.044
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.144 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.281 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.603 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    1.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.226 | 0.381 |   2.872 |    2.916 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.306 | 0.404 |   3.277 |    3.320 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.203 | 0.192 |   3.469 |    3.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.271 | 0.162 |   3.630 |    3.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.110 | 0.237 |   3.868 |    3.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.190 | 0.164 |   4.032 |    4.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.235 | 0.324 |   4.356 |    4.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B ^ -> Y v     | MUX2X1   | 0.156 | 0.128 |   4.484 |    4.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.156 | 0.000 |   4.485 |    4.529 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.056 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.193 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.516 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.045 |   0.909 |    0.865 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         0.376
+ Phase Shift                   4.000
= Required Time                 4.527
- Arrival Time                  4.479
= Slack Time                    0.048
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.148 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.285 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.607 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    2.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.226 | 0.381 |   2.872 |    2.920 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.306 | 0.404 |   3.277 |    3.324 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.203 | 0.192 |   3.469 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.271 | 0.162 |   3.630 |    3.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.110 | 0.237 |   3.868 |    3.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.190 | 0.164 |   4.032 |    4.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.235 | 0.324 |   4.356 |    4.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B ^ -> Y v     | MUX2X1   | 0.149 | 0.123 |   4.479 |    4.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.149 | 0.000 |   4.479 |    4.527 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.052 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.190 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.512 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.361 | 0.039 |   0.903 |    0.856 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
- Setup                         0.382
+ Phase Shift                   4.000
= Required Time                 4.530
- Arrival Time                  4.476
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.154 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.291 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.614 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.303 | 0.311 |   0.871 |    0.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.894 | 1.164 |   2.035 |    2.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.229 | 0.210 |   2.244 |    2.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.259 |   2.503 |    2.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.192 | 0.196 |   2.700 |    2.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.657 | 0.546 |   3.246 |    3.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | D v -> Y ^     | AOI22X1  | 0.270 | 0.274 |   3.520 |    3.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.239 | 0.169 |   3.689 |    3.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.088 | 0.213 |   3.901 |    3.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.140 | 0.126 |   4.027 |    4.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.263 | 0.327 |   4.354 |    4.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.156 | 0.122 |   4.476 |    4.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.156 | 0.000 |   4.476 |    4.530 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.046 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.183 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.505 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.333 | 0.312 |   0.871 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.367 | 0.041 |   0.912 |    0.858 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         0.391
+ Phase Shift                   4.000
= Required Time                 4.513
- Arrival Time                  4.444
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.169 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.306 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.628 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    2.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.419 | 0.493 |   2.984 |    3.053 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.151 | 0.324 |   3.308 |    3.377 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.191 | 0.156 |   3.464 |    3.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.151 |   3.615 |    3.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.092 | 0.218 |   3.833 |    3.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.144 | 0.129 |   3.962 |    4.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.271 | 0.331 |   4.294 |    4.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.176 | 0.150 |   4.444 |    4.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.176 | 0.001 |   4.444 |    4.513 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.168 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.491 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.361 | 0.043 |   0.904 |    0.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         0.390
+ Phase Shift                   4.000
= Required Time                 4.508
- Arrival Time                  4.439
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.170 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.307 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.629 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    2.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.419 | 0.493 |   2.984 |    3.053 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.151 | 0.324 |   3.308 |    3.378 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.191 | 0.156 |   3.464 |    3.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.151 |   3.615 |    3.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.092 | 0.218 |   3.833 |    3.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.144 | 0.129 |   3.962 |    4.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.271 | 0.331 |   4.294 |    4.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.174 | 0.145 |   4.438 |    4.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.174 | 0.000 |   4.439 |    4.508 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.030 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.167 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.490 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    0.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.360 | 0.037 |   0.898 |    0.829 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         0.390
+ Phase Shift                   4.000
= Required Time                 4.507
- Arrival Time                  4.437
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.170 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.307 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.630 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    2.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.419 | 0.493 |   2.984 |    3.054 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.151 | 0.324 |   3.308 |    3.379 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.191 | 0.156 |   3.464 |    3.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.151 |   3.615 |    3.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.092 | 0.218 |   3.833 |    3.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.144 | 0.129 |   3.962 |    4.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.271 | 0.331 |   4.294 |    4.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B ^ -> Y v     | MUX2X1   | 0.173 | 0.143 |   4.436 |    4.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.173 | 0.000 |   4.437 |    4.507 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.030 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.167 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.489 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    0.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.360 | 0.036 |   0.897 |    0.827 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
- Setup                         0.116
+ Phase Shift                   4.000
= Required Time                 4.797
- Arrival Time                  4.724
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.161 |       |   0.100 |    0.174 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.137 |   0.237 |    0.311 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.405 | 0.323 |   0.560 |    0.633 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8   | 0.333 | 0.312 |   0.871 |    0.945 | 
     | I0/LD/CTRL/\curr_state_reg[0]           | CLK ^ -> Q ^   | DFFSR   | 0.152 | 0.564 |   1.435 |    1.509 | 
     | I0/LD/CTRL/FE_OCPC78_curr_state_0_      | A ^ -> Y ^     | BUFX2   | 0.067 | 0.186 |   1.621 |    1.695 | 
     | I0/LD/CTRL/FE_OCP_DRV_C54_curr_state_0_ | A ^ -> Y ^     | BUFX2   | 0.318 | 0.353 |   1.974 |    2.048 | 
     | I0/LD/CTRL/U78                          | A ^ -> Y v     | INVX2   | 0.276 | 0.269 |   2.244 |    2.317 | 
     | I0/LD/CTRL/U77                          | B v -> Y ^     | NAND3X1 | 1.006 | 0.745 |   2.988 |    3.062 | 
     | I0/LD/CTRL/U3                           | B ^ -> Y v     | NAND3X1 | 0.424 | 0.159 |   3.147 |    3.221 | 
     | I0/LD/T_SR_1/U35                        | A v -> Y ^     | AOI21X1 | 0.210 | 0.165 |   3.312 |    3.386 | 
     | I0/LD/T_SR_1/FE_OFC115_n13              | A ^ -> Y ^     | BUFX2   | 0.535 | 0.496 |   3.808 |    3.882 | 
     | I0/LD/T_SR_1/U34                        | A ^ -> Y v     | NOR2X1  | 0.230 | 0.279 |   4.088 |    4.161 | 
     | I0/LD/T_SR_1/FE_OFC1_n12                | A v -> Y v     | BUFX4   | 0.242 | 0.360 |   4.448 |    4.521 | 
     | I0/LD/T_SR_1/FE_RC_222_0                | B v -> Y ^     | NAND2X1 | 0.169 | 0.187 |   4.635 |    4.708 | 
     | I0/LD/T_SR_1/FE_RC_221_0                | C ^ -> Y v     | NAND3X1 | 0.140 | 0.088 |   4.723 |    4.797 | 
     | I0/LD/T_SR_1/\curr_val_reg[1]           | D v            | DFFSR   | 0.140 | 0.001 |   4.724 |    4.797 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.026 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.137 |   0.237 |    0.164 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.405 | 0.323 |   0.560 |    0.486 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.333 | 0.312 |   0.871 |    0.798 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.367 | 0.042 |   0.913 |    0.840 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         0.390
+ Phase Shift                   4.000
= Required Time                 4.514
- Arrival Time                  4.440
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.174 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.311 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.633 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.327 | 0.304 |   0.864 |    0.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.769 | 1.088 |   1.952 |    2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.276 | 0.275 |   2.228 |    2.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.388 | 0.263 |   2.491 |    2.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.419 | 0.493 |   2.984 |    3.058 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.151 | 0.324 |   3.308 |    3.382 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.191 | 0.156 |   3.464 |    3.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.151 |   3.615 |    3.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.092 | 0.218 |   3.833 |    3.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.144 | 0.129 |   3.962 |    4.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.271 | 0.331 |   4.294 |    4.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.172 | 0.146 |   4.440 |    4.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.172 | 0.000 |   4.440 |    4.514 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.026 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.137 |   0.237 |    0.163 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.405 | 0.323 |   0.560 |    0.486 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.301 |   0.861 |    0.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.361 | 0.042 |   0.903 |    0.830 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

