

================================================================
== Vitis HLS Report for 'xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s'
================================================================
* Date:           Thu Mar 25 14:57:14 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.529 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2082003|  2082003| 13.881 ms | 13.881 ms |  2082003|  2082003|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_Row_Loop  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- Row_Loop        |  2080080|  2080080|      1926|          -|          -|  1080|    no    |
        | + Col_Loop       |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 5, States = { 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 6 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_harris_mat_419, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_49, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_410, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width"   --->   Operation 15 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_height"   --->   Operation 16 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_0_V = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:326]   --->   Operation 17 'alloca' 'buf_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_1_V = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:326]   --->   Operation 18 'alloca' 'buf_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_2_V = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:326]   --->   Operation 19 'alloca' 'buf_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln332 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:332]   --->   Operation 20 'specmemcore' 'specmemcore_ln332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%br_ln341 = br void %bb2551" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:341]   --->   Operation 21 'br' 'br_ln341' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = phi i11, void %arrayctor.loop, i11 %add_ln695, void %bb2551.split"   --->   Operation 22 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.94ns)   --->   "%icmp_ln341 = icmp_eq  i11 %empty, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:341]   --->   Operation 23 'icmp' 'icmp_ln341' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 24 'add' 'add_ln695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %icmp_ln341, void %bb2551.split, void %._crit_edge2343.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:341]   --->   Operation 25 'br' 'br_ln341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i11 %empty"   --->   Operation 26 'zext' 'zext_ln538' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538"   --->   Operation 27 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.23ns)   --->   "%store_ln324 = store i8, i11 %buf_0_V_addr"   --->   Operation 28 'store' 'store_ln324' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18"   --->   Operation 29 'specpipeline' 'specpipeline_ln304' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20"   --->   Operation 31 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.83ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %in_harris_mat_419" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'tmp_V' <Predicate = (!icmp_ln341)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538"   --->   Operation 33 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_1_V_addr"   --->   Operation 34 'store' 'store_ln324' <Predicate = (!icmp_ln341)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb2551"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln341)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.79>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_56 = alloca i32"   --->   Operation 36 'alloca' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_57 = alloca i32"   --->   Operation 37 'alloca' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_58 = alloca i32"   --->   Operation 38 'alloca' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%img_height_cast2 = zext i11 %img_height_read"   --->   Operation 39 'zext' 'img_height_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln353 = add i12 %img_height_cast2, i12" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:353]   --->   Operation 40 'add' 'add_ln353' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.65ns)   --->   "%br_ln353 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:353]   --->   Operation 41 'br' 'br_ln353' <Predicate = true> <Delay = 0.65>

State 5 <SV = 3> <Delay = 2.65>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_59 = phi i12, void %._crit_edge2343.loopexit, i12 %add_ln695_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit"   --->   Operation 42 'phi' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_60 = phi i13, void %._crit_edge2343.loopexit, i13 %select_ln426, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:426]   --->   Operation 43 'phi' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.97ns)   --->   "%icmp_ln353 = icmp_eq  i12 %empty_59, i12 %add_ln353" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:353]   --->   Operation 44 'icmp' 'icmp_ln353' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln353 = br i1 %icmp_ln353, void %.split11, void %._crit_edge.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:353]   --->   Operation 45 'br' 'br_ln353' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln1620' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 47 'specloopname' 'specloopname_ln1620' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.58ns)   --->   "%switch_ln357 = switch i13 %empty_60, void, i13, void %.split11.bb2550_crit_edge, i13, void %.fold.split" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:357]   --->   Operation 48 'switch' 'switch_ln357' <Predicate = (!icmp_ln353)> <Delay = 0.58>
ST_5 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln324 = store i2, i2 %empty_58"   --->   Operation 49 'store' 'store_ln324' <Predicate = (!icmp_ln353 & empty_60 == 0)> <Delay = 0.67>
ST_5 : Operation 50 [1/1] (0.67ns)   --->   "%store_ln324 = store i2, i2 %empty_57"   --->   Operation 50 'store' 'store_ln324' <Predicate = (!icmp_ln353 & empty_60 == 0)> <Delay = 0.67>
ST_5 : Operation 51 [1/1] (0.67ns)   --->   "%store_ln324 = store i2, i2 %empty_56"   --->   Operation 51 'store' 'store_ln324' <Predicate = (!icmp_ln353 & empty_60 == 0)> <Delay = 0.67>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb2550"   --->   Operation 52 'br' 'br_ln324' <Predicate = (!icmp_ln353 & empty_60 == 0)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln357 = store i2, i2 %empty_58" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:357]   --->   Operation 53 'store' 'store_ln357' <Predicate = (!icmp_ln353 & empty_60 == 2)> <Delay = 0.67>
ST_5 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln357 = store i2, i2 %empty_57" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:357]   --->   Operation 54 'store' 'store_ln357' <Predicate = (!icmp_ln353 & empty_60 == 2)> <Delay = 0.67>
ST_5 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln357 = store i2, i2 %empty_56" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:357]   --->   Operation 55 'store' 'store_ln357' <Predicate = (!icmp_ln353 & empty_60 == 2)> <Delay = 0.67>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln357 = br void %bb2550" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:357]   --->   Operation 56 'br' 'br_ln357' <Predicate = (!icmp_ln353 & empty_60 == 2)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_load36 = load i2 %empty_56" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366]   --->   Operation 57 'load' 'p_load36' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_load34 = load i2 %empty_57" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366]   --->   Operation 58 'load' 'p_load34' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_load = load i2 %empty_58" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366]   --->   Operation 59 'load' 'p_load' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.00ns)   --->   "%icmp_ln874 = icmp_eq  i13 %empty_60, i13"   --->   Operation 60 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.17ns)   --->   "%select_ln366 = select i1 %icmp_ln874, i2, i2 %p_load36" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366]   --->   Operation 61 'select' 'select_ln366' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.17ns)   --->   "%select_ln366_1 = select i1 %icmp_ln874, i2, i2 %p_load34" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366]   --->   Operation 62 'select' 'select_ln366_1' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.17ns)   --->   "%select_ln366_2 = select i1 %icmp_ln874, i2, i2 %p_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366]   --->   Operation 63 'select' 'select_ln366_2' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.67ns)   --->   "%store_ln366 = store i2 %select_ln366_2, i2 %empty_58, i2 %p_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366]   --->   Operation 64 'store' 'store_ln366' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.67>
ST_5 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln366 = store i2 %select_ln366_1, i2 %empty_57, i2 %p_load34" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366]   --->   Operation 65 'store' 'store_ln366' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.67>
ST_5 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln366 = store i2 %select_ln366, i2 %empty_56, i2 %p_load36" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366]   --->   Operation 66 'store' 'store_ln366' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.67>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb2550"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln353 & empty_60 != 2 & empty_60 != 0)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.97ns)   --->   "%cmp_i_i548_i = icmp_ult  i12 %empty_59, i12 %img_height_cast2"   --->   Operation 68 'icmp' 'cmp_i_i548_i' <Predicate = (!icmp_ln353)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i13 %empty_60"   --->   Operation 69 'trunc' 'trunc_ln324' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.65ns)   --->   "%br_ln216 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:216]   --->   Operation 70 'br' 'br_ln216' <Predicate = (!icmp_ln353)> <Delay = 0.65>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln430 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:430]   --->   Operation 71 'ret' 'ret_ln430' <Predicate = (icmp_ln353)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.27>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_61 = phi i11, void %bb2550, i11 %add_ln695_3, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i"   --->   Operation 72 'phi' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.94ns)   --->   "%icmp_ln216 = icmp_eq  i11 %empty_61, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:216]   --->   Operation 73 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.79ns)   --->   "%add_ln695_3 = add i11 %empty_61, i11"   --->   Operation 74 'add' 'add_ln695_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %.split, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2357.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:216]   --->   Operation 75 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %cmp_i_i548_i, void %bb2549, void %bb2548" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:221]   --->   Operation 76 'br' 'br_ln221' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_load38 = load i2 %empty_56, void %store_ln324, void %store_ln357, void %store_ln366"   --->   Operation 77 'load' 'p_load38' <Predicate = (!icmp_ln216 & !cmp_i_i548_i)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.58ns)   --->   "%switch_ln324 = switch i2 %p_load38, void %branch2, i2, void %branch0, i2, void %branch1"   --->   Operation 78 'switch' 'switch_ln324' <Predicate = (!icmp_ln216 & !cmp_i_i548_i)> <Delay = 0.58>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb2547"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln216 & !cmp_i_i548_i)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.58ns)   --->   "%switch_ln324 = switch i2 %trunc_ln324, void %branch5, i2, void %branch3, i2, void %branch4"   --->   Operation 80 'switch' 'switch_ln324' <Predicate = (!icmp_ln216 & cmp_i_i548_i)> <Delay = 0.58>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln222 = br void %bb2547" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:222]   --->   Operation 81 'br' 'br_ln222' <Predicate = (!icmp_ln216 & cmp_i_i548_i)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln216)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.07>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln302 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:302]   --->   Operation 83 'specpipeline' 'specpipeline_ln302' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln302 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:302]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln302' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:302]   --->   Operation 85 'specloopname' 'specloopname_ln302' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i11 %empty_61"   --->   Operation 86 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_1"   --->   Operation 87 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_1"   --->   Operation 88 'getelementptr' 'buf_1_V_addr_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_1"   --->   Operation 89 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln324 = store i8, i11 %buf_1_V_addr_1"   --->   Operation 90 'store' 'store_ln324' <Predicate = (!icmp_ln216 & !cmp_i_i548_i & p_load38 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb254994"   --->   Operation 91 'br' 'br_ln324' <Predicate = (!icmp_ln216 & !cmp_i_i548_i & p_load38 == 1)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln324 = store i8, i11 %buf_0_V_addr_1"   --->   Operation 92 'store' 'store_ln324' <Predicate = (!icmp_ln216 & !cmp_i_i548_i & p_load38 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb254994"   --->   Operation 93 'br' 'br_ln324' <Predicate = (!icmp_ln216 & !cmp_i_i548_i & p_load38 == 0)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln324 = store i8, i11 %buf_2_V_addr"   --->   Operation 94 'store' 'store_ln324' <Predicate = (!icmp_ln216 & !cmp_i_i548_i & p_load38 != 0 & p_load38 != 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb254994"   --->   Operation 95 'br' 'br_ln324' <Predicate = (!icmp_ln216 & !cmp_i_i548_i & p_load38 != 0 & p_load38 != 1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.83ns)   --->   "%tmp_V_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %in_harris_mat_419" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'read' 'tmp_V_1' <Predicate = (!icmp_ln216 & cmp_i_i548_i)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln324 = store i8 %tmp_V_1, i11 %buf_1_V_addr_1"   --->   Operation 97 'store' 'store_ln324' <Predicate = (!icmp_ln216 & cmp_i_i548_i & trunc_ln324 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb254898"   --->   Operation 98 'br' 'br_ln324' <Predicate = (!icmp_ln216 & cmp_i_i548_i & trunc_ln324 == 1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln324 = store i8 %tmp_V_1, i11 %buf_0_V_addr_1"   --->   Operation 99 'store' 'store_ln324' <Predicate = (!icmp_ln216 & cmp_i_i548_i & trunc_ln324 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb254898"   --->   Operation 100 'br' 'br_ln324' <Predicate = (!icmp_ln216 & cmp_i_i548_i & trunc_ln324 == 0)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln324 = store i8 %tmp_V_1, i11 %buf_2_V_addr"   --->   Operation 101 'store' 'store_ln324' <Predicate = (!icmp_ln216 & cmp_i_i548_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb254898"   --->   Operation 102 'br' 'br_ln324' <Predicate = (!icmp_ln216 & cmp_i_i548_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.94ns)   --->   "%icmp_ln874_2 = icmp_eq  i11 %empty_61, i11"   --->   Operation 103 'icmp' 'icmp_ln874_2' <Predicate = (!icmp_ln216)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln874_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit295.i2351, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:241]   --->   Operation 104 'br' 'br_ln241' <Predicate = (!icmp_ln216)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.23>
ST_8 : Operation 105 [2/2] (1.23ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_1, void %store_ln324, void %store_ln324"   --->   Operation 105 'load' 'buf_0_V_load' <Predicate = (!icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 106 [2/2] (1.23ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_1, void %store_ln324, void %store_ln324"   --->   Operation 106 'load' 'buf_1_V_load' <Predicate = (!icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 107 [2/2] (1.23ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr, void %store_ln324, void %store_ln324"   --->   Operation 107 'load' 'buf_2_V_load' <Predicate = (!icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 9 <SV = 7> <Delay = 3.33>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i8, void %bb2550, i8 %src_buf3_0_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i"   --->   Operation 108 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%src_buf2_0_V = phi i8, void %bb2550, i8 %src_buf2_2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i"   --->   Operation 109 'phi' 'src_buf2_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i8, void %bb2550, i8 %src_buf2_0_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i"   --->   Operation 110 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%src_buf3_0_V = phi i8, void %bb2550, i8 %src_buf3_2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i"   --->   Operation 111 'phi' 'src_buf3_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%src_buf1_0_V = phi i8, void %bb2550, i8 %src_buf1_2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i"   --->   Operation 112 'phi' 'src_buf1_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8, void %bb2550, i8 %src_buf1_0_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i"   --->   Operation 113 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%p_load37 = load i2 %empty_56, void %store_ln324, void %store_ln357, void %store_ln366"   --->   Operation 114 'load' 'p_load37' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%p_load35 = load i2 %empty_57, void %store_ln324, void %store_ln357, void %store_ln366"   --->   Operation 115 'load' 'p_load35' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%p_load33 = load i2 %empty_58, void %store_ln324, void %store_ln357, void %store_ln366"   --->   Operation 116 'load' 'p_load33' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_9 : Operation 117 [1/2] (1.23ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_1, void %store_ln324, void %store_ln324"   --->   Operation 117 'load' 'buf_0_V_load' <Predicate = (!icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 118 [1/2] (1.23ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_1, void %store_ln324, void %store_ln324"   --->   Operation 118 'load' 'buf_1_V_load' <Predicate = (!icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 119 [1/2] (1.23ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr, void %store_ln324, void %store_ln324"   --->   Operation 119 'load' 'buf_2_V_load' <Predicate = (!icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 120 [1/1] (0.40ns)   --->   "%src_buf1_2_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load33"   --->   Operation 120 'mux' 'src_buf1_2_V' <Predicate = (!icmp_ln216)> <Delay = 0.40> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.40ns)   --->   "%src_buf2_2_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load35"   --->   Operation 121 'mux' 'src_buf2_2_V' <Predicate = (!icmp_ln216)> <Delay = 0.40> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.40ns)   --->   "%src_buf3_2_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load37"   --->   Operation 122 'mux' 'src_buf3_2_V' <Predicate = (!icmp_ln216)> <Delay = 0.40> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (1.69ns)   --->   "%call_ret = call i32 @xFSobel3x3<1, 1, 0, 3>, i8 %p_Val2_s, i8 %src_buf1_0_V, i8 %src_buf1_2_V, i8 %p_Val2_1, i8 %src_buf2_2_V, i8 %p_Val2_2, i8 %src_buf3_0_V, i8 %src_buf3_2_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:239]   --->   Operation 123 'call' 'call_ret' <Predicate = (!icmp_ln216)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%GradientValuesX_0_V_1 = extractvalue i32 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:239]   --->   Operation 124 'extractvalue' 'GradientValuesX_0_V_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%GradientValuesY_0_V_1 = extractvalue i32 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:239]   --->   Operation 125 'extractvalue' 'GradientValuesY_0_V_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.83>
ST_10 : Operation 126 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %gradx_mat_49, i16 %GradientValuesX_0_V_1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 126 'write' 'write_ln167' <Predicate = (!icmp_ln874_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_10 : Operation 127 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %grady_mat_410, i16 %GradientValuesY_0_V_1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 127 'write' 'write_ln167' <Predicate = (!icmp_ln874_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit451.i"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln874_2)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 3.52>
ST_11 : Operation 129 [1/1] (1.69ns)   --->   "%p_Repl2_s = call i11 @xFGradientX3x3<0, 3>, i8 %p_Val2_s, i8, i8 %p_Val2_1, i8, i8 %p_Val2_2, i8" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:401]   --->   Operation 129 'call' 'p_Repl2_s' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i11 %p_Repl2_s"   --->   Operation 130 'sext' 'sext_ln414' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (1.69ns)   --->   "%p_Repl2_2 = call i11 @xFGradientY3x3<0, 3>, i8 %p_Val2_s, i8 %src_buf1_0_V, i8, i8 %p_Val2_2, i8 %src_buf3_0_V, i8" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:406]   --->   Operation 131 'call' 'p_Repl2_2' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln414_1 = sext i11 %p_Repl2_2"   --->   Operation 132 'sext' 'sext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %gradx_mat_49, i16 %sext_ln414" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 133 'write' 'write_ln167' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 134 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %grady_mat_410, i16 %sext_ln414_1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 134 'write' 'write_ln167' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 135 [1/1] (0.82ns)   --->   "%add_ln695_1 = add i13 %empty_60, i13"   --->   Operation 135 'add' 'add_ln695_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (1.00ns)   --->   "%icmp_ln874_1 = icmp_eq  i13 %add_ln695_1, i13"   --->   Operation 136 'icmp' 'icmp_ln874_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.30ns)   --->   "%select_ln426 = select i1 %icmp_ln874_1, i13, i13 %add_ln695_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:426]   --->   Operation 137 'select' 'select_ln426' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.80ns)   --->   "%add_ln695_2 = add i12 %empty_59, i12"   --->   Operation 138 'add' 'add_ln695_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 139 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('add_ln695') [17]  (0.656 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('add_ln695') [17]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr') [26]  (0 ns)
	'store' operation ('store_ln324') of constant 0 on array 'buf[0].V', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:326 [27]  (1.24 ns)
	blocking operation 1.28 ns on control path)

 <State 3>: 3.08ns
The critical path consists of the following:
	fifo read on port 'in_harris_mat_419' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [28]  (1.84 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf[1].V', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:326 [30]  (1.24 ns)

 <State 4>: 0.798ns
The critical path consists of the following:
	'add' operation ('add_ln353', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:353) [37]  (0.798 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'phi' operation ('empty_60', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:426) with incoming values : ('select_ln426', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:426) [41]  (0 ns)
	'icmp' operation ('icmp_ln874') [62]  (1.01 ns)
	'select' operation ('select_ln366_2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366) [65]  (0.179 ns)
	'store' operation ('store_ln366', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366) of variable 'select_ln366_2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:366 on local variable 'empty_58' [66]  (0.675 ns)
	blocking operation 0.794 ns on control path)

 <State 6>: 1.28ns
The critical path consists of the following:
	'phi' operation ('empty_61') with incoming values : ('add_ln695_3') [81]  (0 ns)
	'icmp' operation ('icmp_ln216', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:216) [82]  (0.944 ns)
	blocking operation 0.335 ns on control path)

 <State 7>: 3.08ns
The critical path consists of the following:
	fifo read on port 'in_harris_mat_419' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [109]  (1.84 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf[0].V', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:326 [115]  (1.24 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load') on array 'buf[0].V', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:326 [126]  (1.24 ns)

 <State 9>: 3.34ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load') on array 'buf[0].V', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:326 [126]  (1.24 ns)
	'mux' operation ('src_buf1[2].V') [129]  (0.409 ns)
	'call' operation ('call_ret', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:239) to 'xFSobel3x3<1, 1, 0, 3>' [132]  (1.69 ns)

 <State 10>: 1.84ns
The critical path consists of the following:
	fifo write on port 'gradx_mat_49' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [138]  (1.84 ns)

 <State 11>: 3.53ns
The critical path consists of the following:
	'call' operation ('__Repl2__', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:401) to 'xFGradientX3x3<0, 3>' [144]  (1.69 ns)
	fifo write on port 'gradx_mat_49' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [148]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
