verilog xil_defaultlib --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/ec67/hdl" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/70cf/hdl" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ip/dma_design_processing_system7_0_0" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/979d/hdl/verilog" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/dma_design/ip/dma_design_processing_system7_0_0/sim/dma_design_processing_system7_0_0.v" \
"../../../bd/dma_design/ip/dma_design_xlconcat_0_0/sim/dma_design_xlconcat_0_0.v" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/sim/bd_f1fb.v" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_f1fb_one_0.v" \

sv xil_defaultlib --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/ec67/hdl" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/70cf/hdl" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ip/dma_design_processing_system7_0_0" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/979d/hdl/verilog" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_f1fb_arsw_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_f1fb_rsw_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_f1fb_awsw_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_f1fb_wsw_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_f1fb_bsw_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_f1fb_s00mmu_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_f1fb_s00tr_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_f1fb_s00sic_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_f1fb_s00a2s_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_f1fb_sarn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_f1fb_srn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_f1fb_sawn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_f1fb_swn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_f1fb_sbn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_f1fb_s01mmu_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_f1fb_s01tr_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_f1fb_s01sic_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_f1fb_s01a2s_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_f1fb_sarn_1.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_f1fb_srn_1.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_f1fb_s02mmu_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_f1fb_s02tr_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_f1fb_s02sic_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_f1fb_s02a2s_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_f1fb_sawn_1.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_f1fb_swn_1.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_f1fb_sbn_1.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_f1fb_m00s2a_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_f1fb_m00arn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_f1fb_m00rn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_f1fb_m00awn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_f1fb_m00wn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_f1fb_m00bn_0.sv" \
"../../../bd/dma_design/ip/dma_design_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_f1fb_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/ec67/hdl" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/70cf/hdl" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ip/dma_design_processing_system7_0_0" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/979d/hdl/verilog" --include "../../../../dma_transfer_2.srcs/sources_1/bd/dma_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/dma_design/ip/dma_design_auto_pc_0/sim/dma_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
