

================================================================
== Vitis HLS Report for 'mlp_Pipeline_FWD_O'
================================================================
* Date:           Wed Nov 19 15:49:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.405 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      131|      131|  0.655 us|  0.655 us|  129|  129|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- FWD_O   |      129|      129|         3|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      258|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|        5|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       36|     -|
|Register             |        -|      -|      138|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      138|      299|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_32_1_1_U1  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_164_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln44_fu_202_p2       |         +|   0|  0|  39|          32|          32|
    |z_o_2_fu_291_p2          |         +|   0|  0|  23|          16|          16|
    |and_ln44_1_fu_311_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_2_fu_353_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_3_fu_367_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_4_fu_401_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_5_fu_407_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_6_fu_419_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_281_p2       |       and|   0|  0|   2|           1|           1|
    |empty_fu_379_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_452_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln35_fu_158_p2      |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln44_1_fu_324_p2    |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln44_2_fu_329_p2    |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln44_3_fu_334_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln44_fu_220_p2      |      icmp|   0|  0|  16|           9|           1|
    |or_ln44_1_fu_390_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_2_fu_433_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_276_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln10_fu_458_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln44_1_fu_359_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln44_2_fu_425_p3  |    select|   0|  0|  17|           1|          15|
    |select_ln44_fu_339_p3    |    select|   0|  0|   2|           1|           1|
    |z_o_3_fu_439_p3          |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_1_fu_347_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_2_fu_373_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln44_3_fu_384_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_4_fu_396_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_5_fu_413_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln44_fu_305_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 258|         131|         136|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_o_1     |   9|          2|    8|         16|
    |o_fu_84                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln44_reg_504                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv7_i_i_cast_reg_474            |  32|   0|   32|          0|
    |icmp_ln44_reg_518                 |   1|   0|    1|          0|
    |mul_ln44_reg_499                  |  32|   0|   32|          0|
    |o_fu_84                           |   8|   0|    8|          0|
    |tmp_7_reg_523                     |   5|   0|    5|          0|
    |tmp_8_reg_528                     |   6|   0|    6|          0|
    |tmp_reg_512                       |   1|   0|    1|          0|
    |zext_ln35_reg_483                 |   8|   0|   64|         56|
    |zext_ln35_reg_483_pp0_iter1_reg   |   8|   0|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 138|   0|  250|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mlp_Pipeline_FWD_O|  return value|
|conv7_i_i            |   in|   16|     ap_none|           conv7_i_i|        scalar|
|layer1_out_address0  |  out|    7|   ap_memory|          layer1_out|         array|
|layer1_out_ce0       |  out|    1|   ap_memory|          layer1_out|         array|
|layer1_out_we0       |  out|    1|   ap_memory|          layer1_out|         array|
|layer1_out_d0        |  out|   15|   ap_memory|          layer1_out|         array|
|P_L0_b_address0      |  out|    7|   ap_memory|              P_L0_b|         array|
|P_L0_b_ce0           |  out|    1|   ap_memory|              P_L0_b|         array|
|P_L0_b_q0            |   in|   16|   ap_memory|              P_L0_b|         array|
|P_L0_W_0_address0    |  out|    7|   ap_memory|            P_L0_W_0|         array|
|P_L0_W_0_ce0         |  out|    1|   ap_memory|            P_L0_W_0|         array|
|P_L0_W_0_q0          |   in|   16|   ap_memory|            P_L0_W_0|         array|
|C_C0_z_address0      |  out|    7|   ap_memory|              C_C0_z|         array|
|C_C0_z_ce0           |  out|    1|   ap_memory|              C_C0_z|         array|
|C_C0_z_we0           |  out|    1|   ap_memory|              C_C0_z|         array|
|C_C0_z_d0            |  out|   16|   ap_memory|              C_C0_z|         array|
+---------------------+-----+-----+------------+--------------------+--------------+

