#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr  3 20:50:38 2018
# Process ID: 8056
# Current directory: C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5304 C:\Users\daniel\Desktop\Lab02 Part2-20180404T033521Z-001\Lab02 Part2\Project 2 2.0\Project 2 2.0.xpr
# Log file: C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/vivado.log
# Journal file: C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0'
INFO: [Project 1-313] Project file moved from 'C:/Users/leexu/Desktop/Lab02 Part2/Project 2 2.0' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v', nor could it be found using path 'C:/Users/leexu/Desktop/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Project 2 2.0.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 731.172 ; gain = 42.285
update_compile_order -fileset sources_1
update_files -from_files {{C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/shiftp.v}} -to_files {{C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v' with file 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/shiftp.v'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto aece112515024657bee3a859f1214302 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port prod on this module [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 762.773 ; gain = 7.844
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_files -from_files {{C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v}} -to_files {{C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/shiftp.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/shiftp.v' with file 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto aece112515024657bee3a859f1214302 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffb.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/daniel/Desktop/Lab02 -notrace
couldn't read file "C:/Users/daniel/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  3 21:04:50 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 770.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 290 adder output = 1 10111111, ph = 1011
                 310 adder output = 1 01011111, ph = 1011
                 350 adder output = 0 00001111, ph = 1011
                 370 adder output = 0 00000111, ph = 1011
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 782.996 ; gain = 12.367
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 782.996 ; gain = 12.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 798.039 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 798.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto aece112515024657bee3a859f1214302 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffb.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 798.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00010110, ph = 0000
                 170 adder output = 0 00010110, ph = 1011
                 190 adder output = 1 11000110, ph = 1011
                 210 adder output = 1 01100011, ph = 1011
                 250 adder output = 0 00010011, ph = 1011
                 270 adder output = 0 00001001, ph = 1011
                 310 adder output = 1 10111001, ph = 1011
                 330 adder output = 1 01011100, ph = 1011
                 370 adder output = 0 00001100, ph = 1011
                 390 adder output = 0 00000110, ph = 1011
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 798.039 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 798.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto aece112515024657bee3a859f1214302 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffb.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Project 2 2.0/Project 2 2.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 290 adder output = 1 10111111, ph = 1011
                 310 adder output = 1 01011111, ph = 1011
                 350 adder output = 0 00001111, ph = 1011
                 370 adder output = 0 00000111, ph = 1011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 800.680 ; gain = 0.000
save_project_as 3.0 {C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0} -force
save_project_as: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 800.680 ; gain = 0.000
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f4ffd4f25be84dcdb9f57adbcf1d704f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port multiplier [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/daniel/Desktop/Lab02 -notrace
couldn't read file "C:/Users/daniel/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  3 22:30:19 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 805.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 290 adder output = 1 10111111, ph = 1011
                 310 adder output = 1 01011111, ph = 1011
                 350 adder output = 0 00001111, ph = 1011
                 370 adder output = 0 00000111, ph = 1011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 805.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 805.473 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f4ffd4f25be84dcdb9f57adbcf1d704f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port P [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 01011000, ph = 1011
                  90 adder output = 0 01011000, ph = 0000
                 130 adder output = 0 00101100, ph = 0000
                 150 adder output = 0 00101100, ph = 1011
                 170 adder output = 1 11011100, ph = 1011
                 190 adder output = 1 01101110, ph = 1011
                 230 adder output = 0 00011110, ph = 1011
                 250 adder output = 0 00001111, ph = 1011
                 290 adder output = 1 10111111, ph = 1011
                 310 adder output = 1 01011111, ph = 1011
                 350 adder output = 0 00001111, ph = 1011
                 370 adder output = 0 00000111, ph = 1011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 805.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f4ffd4f25be84dcdb9f57adbcf1d704f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port P [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v:18]
WARNING: [VRFC 10-1783] select index 4 into upper is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = 1 11011000, ph = 1011
                  90 adder output = 0 11011000, ph = 0000
                 130 adder output = 0 01101100, ph = 0000
                 150 adder output = 1 01101100, ph = 1011
                 170 adder output = 0 00011100, ph = 1011
                 190 adder output = 0 00001110, ph = 1011
                 230 adder output = 1 10111110, ph = 1011
                 250 adder output = 1 11011111, ph = 1011
                 290 adder output = 1 10001111, ph = 1011
                 310 adder output = 1 11000111, ph = 1011
                 350 adder output = 1 01110111, ph = 1011
                 370 adder output = 1 10111011, ph = 1011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 805.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f4ffd4f25be84dcdb9f57adbcf1d704f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port P [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v:18]
WARNING: [VRFC 10-1783] select index 4 into upper is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v:39]
WARNING: [VRFC 10-1783] select index 4 into upper is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 adder output = x xxxxxxxx, ph = 0000
                  10 adder output = 0 00000000, ph = 0000
                  30 adder output = 0 00000000, ph = 1011
                  50 adder output = 1 10110000, ph = 1011
                  70 adder output = x x1011000, ph = 1011
                  90 adder output = x x1011000, ph = 0000
                 110 adder output = x xxxx1000, ph = 0000
                 130 adder output = x xxxxx100, ph = 0000
                 150 adder output = x xxxxx100, ph = 1011
                 190 adder output = x xxxxxx10, ph = 1011
                 250 adder output = x xxxxxxx1, ph = 1011
                 310 adder output = x xxxxxxxx, ph = 1011
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 806.082 ; gain = 0.293
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 806.082 ; gain = 0.293
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 812.121 ; gain = 0.000
exit
