CAPI=1
[main]
name = optimsoc:system:2x2_cccc_dm
depend =
  optimsoc:tile:compute_tile_dm
  optimsoc:debug:debug_interface
  optimsoc:lisnoc:mesh2x2
  opensocdebug:modules:debug_processor
  opensocdebug:modules:debug_processor_source

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/system_2x2_cccc_dm.sv
