module extend_bits(
	input R,
	input G,
	input B,
	output [7:0] R_out,
	output [7:0] G_out,
	output [7:0] B_out);
	
	assign R_out = R ? 8'b11111111 : 8'b00000000;
	assign G_out = G ? 8'b11111111 : 8'b00000000;
	assign B_out = B ? 8'b11111111 : 8'b00000000;
endmodule