# do project.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module project
# 
# Top level modules:
# 	project
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module project_vlg_vec_tst
# 
# Top level modules:
# 	project_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.project_vlg_vec_tst 
# Loading work.project_vlg_vec_tst
# Loading work.project
# Loading altera_ver.dffeas
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /project_vlg_vec_tst/i1/\comb_30|comb_6|scoreboard_rtl_0|auto_generated|ram_block1a0 
#         Searched libraries:
#             c:/altera/13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera/13.1/modelsim_ase/altera/verilog/altera
#             c:/altera/13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera/13.1/modelsim_ase/altera/verilog/220model
#             c:/altera/13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera/13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /project_vlg_vec_tst/i1/\comb_30|comb_7|end_game_image_rtl_0|auto_generated|ram_block1a1 
#         Searched libraries:
#             c:/altera/13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera/13.1/modelsim_ase/altera/verilog/altera
#             c:/altera/13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera/13.1/modelsim_ase/altera/verilog/220model
#             c:/altera/13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera/13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /project_vlg_vec_tst/i1/\comb_30|comb_7|end_game_image_rtl_0|auto_generated|ram_block1a0 
#         Searched libraries:
#             c:/altera/13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera/13.1/modelsim_ase/altera/verilog/altera
#             c:/altera/13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera/13.1/modelsim_ase/altera/verilog/220model
#             c:/altera/13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera/13.1/modelsim_ase/altera/verilog/cyclonev
# Error loading design
