// Generated by CIRCT e2b32a42e
module bsg_mux_one_hot_width_p1_els_p2(	// design.cleaned.mlir:2:3
  input  [1:0] data_i,	// design.cleaned.mlir:2:49
               sel_one_hot_i,	// design.cleaned.mlir:2:66
  output       data_o	// design.cleaned.mlir:2:91
);

  wire _GEN;	// design.cleaned.mlir:13:10
  wire _GEN_0;	// design.cleaned.mlir:10:10
  assign _GEN_0 = data_i[0] & sel_one_hot_i[0];	// design.cleaned.mlir:8:10, :9:10, :10:10
  assign _GEN = data_i[1] & sel_one_hot_i[1];	// design.cleaned.mlir:11:10, :12:10, :13:10
  assign data_o = |({_GEN, 1'h0} | {1'h0, _GEN_0});	// design.cleaned.mlir:4:14, :5:10, :6:10, :7:10, :10:10, :13:10, :14:10, :15:5
endmodule

