
Final_Proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b94  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08008d38  08008d38  00018d38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800919c  0800919c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800919c  0800919c  0001919c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091a4  080091a4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091a4  080091a4  000191a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091a8  080091a8  000191a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080091ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  200001dc  08009388  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000404  08009388  00020404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a28  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024dd  00000000  00000000  00032c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001130  00000000  00000000  00035118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001060  00000000  00000000  00036248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018dbe  00000000  00000000  000372a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ac2  00000000  00000000  00050066  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d1fc  00000000  00000000  00064b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101d24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bac  00000000  00000000  00101d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008d1c 	.word	0x08008d1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008d1c 	.word	0x08008d1c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <_Error_Handler>:
#include "stm32f4xx_hal.h"

#include "bh1750.h"

void _Error_Handler(char * file, int line)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
  while(1)
 8000f06:	e7fe      	b.n	8000f06 <_Error_Handler+0xa>

08000f08 <BH1750_init_i2c>:
  {
  }
}

HAL_StatusTypeDef BH1750_init_i2c(I2C_HandleTypeDef* i2c_handle)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f10:	2300      	movs	r3, #0
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	4b1b      	ldr	r3, [pc, #108]	; (8000f84 <BH1750_init_i2c+0x7c>)
 8000f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f18:	4a1a      	ldr	r2, [pc, #104]	; (8000f84 <BH1750_init_i2c+0x7c>)
 8000f1a:	f043 0302 	orr.w	r3, r3, #2
 8000f1e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f20:	4b18      	ldr	r3, [pc, #96]	; (8000f84 <BH1750_init_i2c+0x7c>)
 8000f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f24:	f003 0302 	and.w	r3, r3, #2
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	68fb      	ldr	r3, [r7, #12]

	i2c_handle->Instance = I2C1;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	4a16      	ldr	r2, [pc, #88]	; (8000f88 <BH1750_init_i2c+0x80>)
 8000f30:	601a      	str	r2, [r3, #0]
	i2c_handle->Init.ClockSpeed = 100000;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a15      	ldr	r2, [pc, #84]	; (8000f8c <BH1750_init_i2c+0x84>)
 8000f36:	605a      	str	r2, [r3, #4]
	i2c_handle->Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	609a      	str	r2, [r3, #8]
	i2c_handle->Init.OwnAddress1 = 0;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2200      	movs	r2, #0
 8000f42:	60da      	str	r2, [r3, #12]
	i2c_handle->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f4a:	611a      	str	r2, [r3, #16]
	i2c_handle->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	615a      	str	r2, [r3, #20]
	i2c_handle->Init.OwnAddress2 = 0;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2200      	movs	r2, #0
 8000f56:	619a      	str	r2, [r3, #24]
	i2c_handle->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	61da      	str	r2, [r3, #28]
	i2c_handle->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2200      	movs	r2, #0
 8000f62:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(i2c_handle) != HAL_OK)
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f002 f815 	bl	8002f94 <HAL_I2C_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d003      	beq.n	8000f78 <BH1750_init_i2c+0x70>
	{
		_Error_Handler(__FILE__, __LINE__);
 8000f70:	211e      	movs	r1, #30
 8000f72:	4807      	ldr	r0, [pc, #28]	; (8000f90 <BH1750_init_i2c+0x88>)
 8000f74:	f7ff ffc2 	bl	8000efc <_Error_Handler>
	}

	return HAL_OK;
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3710      	adds	r7, #16
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40023800 	.word	0x40023800
 8000f88:	40005400 	.word	0x40005400
 8000f8c:	000186a0 	.word	0x000186a0
 8000f90:	08008d38 	.word	0x08008d38

08000f94 <BH1750_send_command>:

HAL_StatusTypeDef BH1750_send_command(BH1750_device_t* dev, uint8_t cmd)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af02      	add	r7, sp, #8
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	70fb      	strb	r3, [r7, #3]
	//TODO hal checks
	if(HAL_I2C_Master_Transmit(
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6858      	ldr	r0, [r3, #4]
			dev->i2c_handle,	//I2C Handle
			dev->address_w,		//I2C addr of dev
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	7a5b      	ldrb	r3, [r3, #9]
	if(HAL_I2C_Master_Transmit(
 8000fa8:	b299      	uxth	r1, r3
 8000faa:	1cfa      	adds	r2, r7, #3
 8000fac:	230a      	movs	r3, #10
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	f002 f933 	bl	800321c <HAL_I2C_Master_Transmit>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <BH1750_send_command+0x2c>
			&cmd,				//CMD to be executed
			1,					//8bit addr
			10					//Wait time
		) != HAL_OK) return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e000      	b.n	8000fc2 <BH1750_send_command+0x2e>

	return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <BH1750_poll_self>:

void BH1750_poll_self(BH1750_device_t* self)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
	BH1750_get_lumen(self);
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f000 f8aa 	bl	800112c <BH1750_get_lumen>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <BH1750_init_dev_struct>:

BH1750_device_t* BH1750_init_dev_struct(I2C_HandleTypeDef* i2c_handle,
		char* name, bool addr_grounded)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	4613      	mov	r3, r2
 8000fec:	71fb      	strb	r3, [r7, #7]
	BH1750_device_t* init =
			(BH1750_device_t*)calloc(1, sizeof(BH1750_device_t));
 8000fee:	2114      	movs	r1, #20
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f004 ff6f 	bl	8005ed4 <calloc>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	617b      	str	r3, [r7, #20]

	if(init == NULL) return NULL;
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d101      	bne.n	8001004 <BH1750_init_dev_struct+0x24>
 8001000:	2300      	movs	r3, #0
 8001002:	e02d      	b.n	8001060 <BH1750_init_dev_struct+0x80>

	if(addr_grounded){
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d006      	beq.n	8001018 <BH1750_init_dev_struct+0x38>
		init->address_r = BH1750_GROUND_ADDR_READ;
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	2247      	movs	r2, #71	; 0x47
 800100e:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_GROUND_ADDR_WRITE;
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	2246      	movs	r2, #70	; 0x46
 8001014:	725a      	strb	r2, [r3, #9]
 8001016:	e005      	b.n	8001024 <BH1750_init_dev_struct+0x44>
	}else{
		init->address_r = BH1750_NO_GROUND_ADDR_READ;
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	22ba      	movs	r2, #186	; 0xba
 800101c:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_NO_GROUND_ADDR_WRITE;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	22b9      	movs	r2, #185	; 0xb9
 8001022:	725a      	strb	r2, [r3, #9]
	}

	init->name = (char*)malloc(sizeof(char) * strlen(name));
 8001024:	68b8      	ldr	r0, [r7, #8]
 8001026:	f7ff f8db 	bl	80001e0 <strlen>
 800102a:	4603      	mov	r3, r0
 800102c:	4618      	mov	r0, r3
 800102e:	f004 ff83 	bl	8005f38 <malloc>
 8001032:	4603      	mov	r3, r0
 8001034:	461a      	mov	r2, r3
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	601a      	str	r2, [r3, #0]

	if(init->name == NULL) return NULL;
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d101      	bne.n	8001046 <BH1750_init_dev_struct+0x66>
 8001042:	2300      	movs	r3, #0
 8001044:	e00c      	b.n	8001060 <BH1750_init_dev_struct+0x80>

	init->i2c_handle = i2c_handle;
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	605a      	str	r2, [r3, #4]

	strcpy(init->name, name);
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	68b9      	ldr	r1, [r7, #8]
 8001052:	4618      	mov	r0, r3
 8001054:	f005 fd10 	bl	8006a78 <strcpy>

	init->poll = &BH1750_poll_self;
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	4a03      	ldr	r2, [pc, #12]	; (8001068 <BH1750_init_dev_struct+0x88>)
 800105c:	611a      	str	r2, [r3, #16]

	return init;
 800105e:	697b      	ldr	r3, [r7, #20]
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	08000fcb 	.word	0x08000fcb

0800106c <BH1750_init_dev>:

HAL_StatusTypeDef BH1750_init_dev(BH1750_device_t* dev)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	BH1750_send_command(dev, CMD_POWER_ON);
 8001074:	2101      	movs	r1, #1
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ff8c 	bl	8000f94 <BH1750_send_command>
	BH1750_send_command(dev, CMD_RESET);
 800107c:	2103      	movs	r1, #3
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ff88 	bl	8000f94 <BH1750_send_command>
	BH1750_send_command(dev, CMD_H_RES_MODE);
 8001084:	2110      	movs	r1, #16
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f7ff ff84 	bl	8000f94 <BH1750_send_command>

	return HAL_OK;
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <BH1750_read_dev>:

HAL_StatusTypeDef BH1750_read_dev(BH1750_device_t* dev)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b084      	sub	sp, #16
 800109a:	af02      	add	r7, sp, #8
 800109c:	6078      	str	r0, [r7, #4]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6858      	ldr	r0, [r3, #4]
			dev->address_r,
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	7a1b      	ldrb	r3, [r3, #8]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 80010a6:	b299      	uxth	r1, r3
			dev->buffer,
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f103 020c 	add.w	r2, r3, #12
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 80010ae:	230a      	movs	r3, #10
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	2302      	movs	r3, #2
 80010b4:	f002 f9b0 	bl	8003418 <HAL_I2C_Master_Receive>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <BH1750_read_dev+0x2c>
			2,
			10
	) != HAL_OK) return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <BH1750_read_dev+0x2e>

	return HAL_OK;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <BH1750_convert>:

HAL_StatusTypeDef BH1750_convert(BH1750_device_t* dev)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	dev->value = dev->buffer[0];
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	7b1b      	ldrb	r3, [r3, #12]
 80010d8:	b29a      	uxth	r2, r3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	815a      	strh	r2, [r3, #10]
	dev->value = (dev->value << 8) | dev->buffer[1];
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	895b      	ldrh	r3, [r3, #10]
 80010e2:	021b      	lsls	r3, r3, #8
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	7b5b      	ldrb	r3, [r3, #13]
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	4313      	orrs	r3, r2
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	b29a      	uxth	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	815a      	strh	r2, [r3, #10]

	//TODO check float stuff
	dev->value/=1.2;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	895b      	ldrh	r3, [r3, #10]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fa1a 	bl	8000534 <__aeabi_i2d>
 8001100:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8001104:	4b08      	ldr	r3, [pc, #32]	; (8001128 <BH1750_convert+0x5c>)
 8001106:	f7ff fba9 	bl	800085c <__aeabi_ddiv>
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	4610      	mov	r0, r2
 8001110:	4619      	mov	r1, r3
 8001112:	f7ff fd51 	bl	8000bb8 <__aeabi_d2uiz>
 8001116:	4603      	mov	r3, r0
 8001118:	b29a      	uxth	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	815a      	strh	r2, [r3, #10]

	return HAL_OK;
 800111e:	2300      	movs	r3, #0
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	3ff33333 	.word	0x3ff33333

0800112c <BH1750_get_lumen>:

HAL_StatusTypeDef BH1750_get_lumen(BH1750_device_t* dev)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	BH1750_read_dev(dev);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ffae 	bl	8001096 <BH1750_read_dev>
	BH1750_convert(dev);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ffc6 	bl	80010cc <BH1750_convert>
	return HAL_OK;
 8001140:	2300      	movs	r3, #0
}
 8001142:	4618      	mov	r0, r3
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <Read_Light>:
char send_temp[30];
char send_Light[50];
char send_Moisture[30];


void Read_Light(){
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
	LightSensor->poll(LightSensor);
 8001152:	4b22      	ldr	r3, [pc, #136]	; (80011dc <Read_Light+0x90>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	691b      	ldr	r3, [r3, #16]
 8001158:	4a20      	ldr	r2, [pc, #128]	; (80011dc <Read_Light+0x90>)
 800115a:	6812      	ldr	r2, [r2, #0]
 800115c:	4610      	mov	r0, r2
 800115e:	4798      	blx	r3
	uint16_t lux = LightSensor->value;
 8001160:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <Read_Light+0x90>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	895b      	ldrh	r3, [r3, #10]
 8001166:	807b      	strh	r3, [r7, #2]
	float light = ((float)lux/500)*100;
 8001168:	887b      	ldrh	r3, [r7, #2]
 800116a:	ee07 3a90 	vmov	s15, r3
 800116e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001172:	eddf 6a1b 	vldr	s13, [pc, #108]	; 80011e0 <Read_Light+0x94>
 8001176:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800117a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80011e4 <Read_Light+0x98>
 800117e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001182:	edc7 7a01 	vstr	s15, [r7, #4]
	if (light > 100){
 8001186:	edd7 7a01 	vldr	s15, [r7, #4]
 800118a:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80011e4 <Read_Light+0x98>
 800118e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001196:	dd01      	ble.n	800119c <Read_Light+0x50>
		light = 100;
 8001198:	4b13      	ldr	r3, [pc, #76]	; (80011e8 <Read_Light+0x9c>)
 800119a:	607b      	str	r3, [r7, #4]
	}
	sprintf(send_Light, "Light Value: %.2f %%\r\n", light);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff f9db 	bl	8000558 <__aeabi_f2d>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	4911      	ldr	r1, [pc, #68]	; (80011ec <Read_Light+0xa0>)
 80011a8:	4811      	ldr	r0, [pc, #68]	; (80011f0 <Read_Light+0xa4>)
 80011aa:	f005 fc45 	bl	8006a38 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)send_Light, strlen(send_Light), HAL_MAX_DELAY);
 80011ae:	4810      	ldr	r0, [pc, #64]	; (80011f0 <Read_Light+0xa4>)
 80011b0:	f7ff f816 	bl	80001e0 <strlen>
 80011b4:	4603      	mov	r3, r0
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	f04f 33ff 	mov.w	r3, #4294967295
 80011bc:	490c      	ldr	r1, [pc, #48]	; (80011f0 <Read_Light+0xa4>)
 80011be:	480d      	ldr	r0, [pc, #52]	; (80011f4 <Read_Light+0xa8>)
 80011c0:	f003 fe5d 	bl	8004e7e <HAL_UART_Transmit>

	l=light;
 80011c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80011c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011cc:	ee17 2a90 	vmov	r2, s15
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <Read_Light+0xac>)
 80011d2:	601a      	str	r2, [r3, #0]
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000364 	.word	0x20000364
 80011e0:	43fa0000 	.word	0x43fa0000
 80011e4:	42c80000 	.word	0x42c80000
 80011e8:	42c80000 	.word	0x42c80000
 80011ec:	08008d50 	.word	0x08008d50
 80011f0:	20000394 	.word	0x20000394
 80011f4:	20000320 	.word	0x20000320
 80011f8:	20000370 	.word	0x20000370

080011fc <Read_Moisture>:

void Read_Moisture(){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
	float moisture;
	HAL_ADC_Start(&hadc1);
 8001202:	482b      	ldr	r0, [pc, #172]	; (80012b0 <Read_Moisture+0xb4>)
 8001204:	f000 ffe8 	bl	80021d8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,1000);
 8001208:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800120c:	4828      	ldr	r0, [pc, #160]	; (80012b0 <Read_Moisture+0xb4>)
 800120e:	f001 f897 	bl	8002340 <HAL_ADC_PollForConversion>
	moisture = HAL_ADC_GetValue(&hadc1);
 8001212:	4827      	ldr	r0, [pc, #156]	; (80012b0 <Read_Moisture+0xb4>)
 8001214:	f001 f91f 	bl	8002456 <HAL_ADC_GetValue>
 8001218:	ee07 0a90 	vmov	s15, r0
 800121c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001220:	edc7 7a01 	vstr	s15, [r7, #4]
	moisture = ((moisture - 3200) / (1300 - 3200)) * 100;
 8001224:	edd7 7a01 	vldr	s15, [r7, #4]
 8001228:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80012b4 <Read_Moisture+0xb8>
 800122c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001230:	eddf 6a21 	vldr	s13, [pc, #132]	; 80012b8 <Read_Moisture+0xbc>
 8001234:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001238:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80012bc <Read_Moisture+0xc0>
 800123c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001240:	edc7 7a01 	vstr	s15, [r7, #4]
	if (moisture > 100){
 8001244:	edd7 7a01 	vldr	s15, [r7, #4]
 8001248:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80012bc <Read_Moisture+0xc0>
 800124c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001254:	dd02      	ble.n	800125c <Read_Moisture+0x60>
		moisture = 100;
 8001256:	4b1a      	ldr	r3, [pc, #104]	; (80012c0 <Read_Moisture+0xc4>)
 8001258:	607b      	str	r3, [r7, #4]
 800125a:	e009      	b.n	8001270 <Read_Moisture+0x74>
	}else if (moisture < 0){ moisture = 0;}
 800125c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001260:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001268:	d502      	bpl.n	8001270 <Read_Moisture+0x74>
 800126a:	f04f 0300 	mov.w	r3, #0
 800126e:	607b      	str	r3, [r7, #4]
	sprintf(send_Moisture, "Moisture = %.2f %%\r\n\n", moisture);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff f971 	bl	8000558 <__aeabi_f2d>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	4912      	ldr	r1, [pc, #72]	; (80012c4 <Read_Moisture+0xc8>)
 800127c:	4812      	ldr	r0, [pc, #72]	; (80012c8 <Read_Moisture+0xcc>)
 800127e:	f005 fbdb 	bl	8006a38 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)send_Moisture, strlen(send_Moisture), HAL_MAX_DELAY);
 8001282:	4811      	ldr	r0, [pc, #68]	; (80012c8 <Read_Moisture+0xcc>)
 8001284:	f7fe ffac 	bl	80001e0 <strlen>
 8001288:	4603      	mov	r3, r0
 800128a:	b29a      	uxth	r2, r3
 800128c:	f04f 33ff 	mov.w	r3, #4294967295
 8001290:	490d      	ldr	r1, [pc, #52]	; (80012c8 <Read_Moisture+0xcc>)
 8001292:	480e      	ldr	r0, [pc, #56]	; (80012cc <Read_Moisture+0xd0>)
 8001294:	f003 fdf3 	bl	8004e7e <HAL_UART_Transmit>

	m=moisture;
 8001298:	edd7 7a01 	vldr	s15, [r7, #4]
 800129c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012a0:	ee17 2a90 	vmov	r2, s15
 80012a4:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <Read_Moisture+0xd4>)
 80012a6:	601a      	str	r2, [r3, #0]
}
 80012a8:	bf00      	nop
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200001f8 	.word	0x200001f8
 80012b4:	45480000 	.word	0x45480000
 80012b8:	c4ed8000 	.word	0xc4ed8000
 80012bc:	42c80000 	.word	0x42c80000
 80012c0:	42c80000 	.word	0x42c80000
 80012c4:	08008d68 	.word	0x08008d68
 80012c8:	200003c8 	.word	0x200003c8
 80012cc:	20000320 	.word	0x20000320
 80012d0:	2000036c 	.word	0x2000036c

080012d4 <delay>:

/*--------------------------------------DS18B20-------------------------------------------------------------*/
void delay (uint16_t time)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	80fb      	strh	r3, [r7, #6]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <delay+0x30>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2200      	movs	r2, #0
 80012e4:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim1))<time);
 80012e6:	bf00      	nop
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <delay+0x30>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d3f9      	bcc.n	80012e8 <delay+0x14>
}
 80012f4:	bf00      	nop
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20000294 	.word	0x20000294

08001308 <Set_Pin_Output>:
float Humidity = 0;
float sum2 = 0;
uint8_t Presence = 0;

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	460b      	mov	r3, r1
 8001312:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001314:	f107 030c 	add.w	r3, r7, #12
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001324:	887b      	ldrh	r3, [r7, #2]
 8001326:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001328:	2301      	movs	r3, #1
 800132a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132c:	2300      	movs	r3, #0
 800132e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001330:	f107 030c 	add.w	r3, r7, #12
 8001334:	4619      	mov	r1, r3
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f001 fc5c 	bl	8002bf4 <HAL_GPIO_Init>
}
 800133c:	bf00      	nop
 800133e:	3720      	adds	r7, #32
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b088      	sub	sp, #32
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	f107 030c 	add.w	r3, r7, #12
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001360:	887b      	ldrh	r3, [r7, #2]
 8001362:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001364:	2300      	movs	r3, #0
 8001366:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001368:	2301      	movs	r3, #1
 800136a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	4619      	mov	r1, r3
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f001 fc3e 	bl	8002bf4 <HAL_GPIO_Init>
}
 8001378:	bf00      	nop
 800137a:	3720      	adds	r7, #32
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <DS18B20_Start>:
#define DS18B20_PORT GPIOA
#define DS18B20_PIN GPIO_PIN_1
uint8_t DS18B20_Start (void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 800138a:	2102      	movs	r1, #2
 800138c:	4813      	ldr	r0, [pc, #76]	; (80013dc <DS18B20_Start+0x5c>)
 800138e:	f7ff ffbb 	bl	8001308 <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 8001392:	2200      	movs	r2, #0
 8001394:	2102      	movs	r1, #2
 8001396:	4811      	ldr	r0, [pc, #68]	; (80013dc <DS18B20_Start+0x5c>)
 8001398:	f001 fdc8 	bl	8002f2c <HAL_GPIO_WritePin>
	delay (480);   // delay according to datasheet
 800139c:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80013a0:	f7ff ff98 	bl	80012d4 <delay>

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 80013a4:	2102      	movs	r1, #2
 80013a6:	480d      	ldr	r0, [pc, #52]	; (80013dc <DS18B20_Start+0x5c>)
 80013a8:	f7ff ffcc 	bl	8001344 <Set_Pin_Input>
	delay (80);    // delay according to datasheet
 80013ac:	2050      	movs	r0, #80	; 0x50
 80013ae:	f7ff ff91 	bl	80012d4 <delay>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 80013b2:	2102      	movs	r1, #2
 80013b4:	4809      	ldr	r0, [pc, #36]	; (80013dc <DS18B20_Start+0x5c>)
 80013b6:	f001 fda1 	bl	8002efc <HAL_GPIO_ReadPin>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d102      	bne.n	80013c6 <DS18B20_Start+0x46>
 80013c0:	2301      	movs	r3, #1
 80013c2:	71fb      	strb	r3, [r7, #7]
 80013c4:	e001      	b.n	80013ca <DS18B20_Start+0x4a>
	else Response = -1;
 80013c6:	23ff      	movs	r3, #255	; 0xff
 80013c8:	71fb      	strb	r3, [r7, #7]

	delay (400); // 480 us delay totally.
 80013ca:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80013ce:	f7ff ff81 	bl	80012d4 <delay>

	return Response;
 80013d2:	79fb      	ldrb	r3, [r7, #7]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40020000 	.word	0x40020000

080013e0 <DS18B20_Write>:
void DS18B20_Write (uint8_t data)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 80013ea:	2102      	movs	r1, #2
 80013ec:	481e      	ldr	r0, [pc, #120]	; (8001468 <DS18B20_Write+0x88>)
 80013ee:	f7ff ff8b 	bl	8001308 <Set_Pin_Output>

	for (int i=0; i<8; i++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	e02e      	b.n	8001456 <DS18B20_Write+0x76>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 80013f8:	79fa      	ldrb	r2, [r7, #7]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	fa42 f303 	asr.w	r3, r2, r3
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	2b00      	cmp	r3, #0
 8001406:	d013      	beq.n	8001430 <DS18B20_Write+0x50>
		{
			// write 1

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 8001408:	2102      	movs	r1, #2
 800140a:	4817      	ldr	r0, [pc, #92]	; (8001468 <DS18B20_Write+0x88>)
 800140c:	f7ff ff7c 	bl	8001308 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001410:	2200      	movs	r2, #0
 8001412:	2102      	movs	r1, #2
 8001414:	4814      	ldr	r0, [pc, #80]	; (8001468 <DS18B20_Write+0x88>)
 8001416:	f001 fd89 	bl	8002f2c <HAL_GPIO_WritePin>
			delay (1);  // wait for 1 us
 800141a:	2001      	movs	r0, #1
 800141c:	f7ff ff5a 	bl	80012d4 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 8001420:	2102      	movs	r1, #2
 8001422:	4811      	ldr	r0, [pc, #68]	; (8001468 <DS18B20_Write+0x88>)
 8001424:	f7ff ff8e 	bl	8001344 <Set_Pin_Input>
			delay (50);  // wait for 60 us
 8001428:	2032      	movs	r0, #50	; 0x32
 800142a:	f7ff ff53 	bl	80012d4 <delay>
 800142e:	e00f      	b.n	8001450 <DS18B20_Write+0x70>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 8001430:	2102      	movs	r1, #2
 8001432:	480d      	ldr	r0, [pc, #52]	; (8001468 <DS18B20_Write+0x88>)
 8001434:	f7ff ff68 	bl	8001308 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001438:	2200      	movs	r2, #0
 800143a:	2102      	movs	r1, #2
 800143c:	480a      	ldr	r0, [pc, #40]	; (8001468 <DS18B20_Write+0x88>)
 800143e:	f001 fd75 	bl	8002f2c <HAL_GPIO_WritePin>
			delay (50);  // wait for 60 us
 8001442:	2032      	movs	r0, #50	; 0x32
 8001444:	f7ff ff46 	bl	80012d4 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8001448:	2102      	movs	r1, #2
 800144a:	4807      	ldr	r0, [pc, #28]	; (8001468 <DS18B20_Write+0x88>)
 800144c:	f7ff ff7a 	bl	8001344 <Set_Pin_Input>
	for (int i=0; i<8; i++)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	3301      	adds	r3, #1
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2b07      	cmp	r3, #7
 800145a:	ddcd      	ble.n	80013f8 <DS18B20_Write+0x18>
		}
	}
}
 800145c:	bf00      	nop
 800145e:	bf00      	nop
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40020000 	.word	0x40020000

0800146c <read>:
uint8_t read (void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8001472:	2300      	movs	r3, #0
 8001474:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8001476:	2102      	movs	r1, #2
 8001478:	481a      	ldr	r0, [pc, #104]	; (80014e4 <read+0x78>)
 800147a:	f7ff ff63 	bl	8001344 <Set_Pin_Input>

	for (int i=0;i<8;i++)
 800147e:	2300      	movs	r3, #0
 8001480:	603b      	str	r3, [r7, #0]
 8001482:	e026      	b.n	80014d2 <read+0x66>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 8001484:	2102      	movs	r1, #2
 8001486:	4817      	ldr	r0, [pc, #92]	; (80014e4 <read+0x78>)
 8001488:	f7ff ff3e 	bl	8001308 <Set_Pin_Output>

		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the data pin LOW
 800148c:	2200      	movs	r2, #0
 800148e:	2102      	movs	r1, #2
 8001490:	4814      	ldr	r0, [pc, #80]	; (80014e4 <read+0x78>)
 8001492:	f001 fd4b 	bl	8002f2c <HAL_GPIO_WritePin>
		delay (2);  // wait for 2 us
 8001496:	2002      	movs	r0, #2
 8001498:	f7ff ff1c 	bl	80012d4 <delay>

		Set_Pin_Input(DS18B20_PORT, DS18B20_PIN); // set as input
 800149c:	2102      	movs	r1, #2
 800149e:	4811      	ldr	r0, [pc, #68]	; (80014e4 <read+0x78>)
 80014a0:	f7ff ff50 	bl	8001344 <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1))  // if the pin is HIGH
 80014a4:	2102      	movs	r1, #2
 80014a6:	480f      	ldr	r0, [pc, #60]	; (80014e4 <read+0x78>)
 80014a8:	f001 fd28 	bl	8002efc <HAL_GPIO_ReadPin>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d009      	beq.n	80014c6 <read+0x5a>
		{
			value |= 1<<i;  // read = 1
 80014b2:	2201      	movs	r2, #1
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	b25a      	sxtb	r2, r3
 80014bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	b25b      	sxtb	r3, r3
 80014c4:	71fb      	strb	r3, [r7, #7]
		}
		delay (60);  // wait for 60 us
 80014c6:	203c      	movs	r0, #60	; 0x3c
 80014c8:	f7ff ff04 	bl	80012d4 <delay>
	for (int i=0;i<8;i++)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	3301      	adds	r3, #1
 80014d0:	603b      	str	r3, [r7, #0]
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	2b07      	cmp	r3, #7
 80014d6:	ddd5      	ble.n	8001484 <read+0x18>
	}
	return value;
 80014d8:	79fb      	ldrb	r3, [r7, #7]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40020000 	.word	0x40020000

080014e8 <Read_Temperature>:

void Read_Temperature(){
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
	float Temperature;
	Presence = DS18B20_Start ();
 80014ee:	f7ff ff47 	bl	8001380 <DS18B20_Start>
 80014f2:	4603      	mov	r3, r0
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b34      	ldr	r3, [pc, #208]	; (80015c8 <Read_Temperature+0xe0>)
 80014f8:	701a      	strb	r2, [r3, #0]
	HAL_Delay (1);
 80014fa:	2001      	movs	r0, #1
 80014fc:	f000 fe04 	bl	8002108 <HAL_Delay>
	DS18B20_Write (0xCC);  // skip ROM
 8001500:	20cc      	movs	r0, #204	; 0xcc
 8001502:	f7ff ff6d 	bl	80013e0 <DS18B20_Write>
	DS18B20_Write (0x44);  // convert t
 8001506:	2044      	movs	r0, #68	; 0x44
 8001508:	f7ff ff6a 	bl	80013e0 <DS18B20_Write>
	HAL_Delay (800);
 800150c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001510:	f000 fdfa 	bl	8002108 <HAL_Delay>

	Presence = DS18B20_Start ();
 8001514:	f7ff ff34 	bl	8001380 <DS18B20_Start>
 8001518:	4603      	mov	r3, r0
 800151a:	461a      	mov	r2, r3
 800151c:	4b2a      	ldr	r3, [pc, #168]	; (80015c8 <Read_Temperature+0xe0>)
 800151e:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001520:	2001      	movs	r0, #1
 8001522:	f000 fdf1 	bl	8002108 <HAL_Delay>
	DS18B20_Write (0xCC);  // skip ROM
 8001526:	20cc      	movs	r0, #204	; 0xcc
 8001528:	f7ff ff5a 	bl	80013e0 <DS18B20_Write>
	DS18B20_Write (0xBE);  // Read Scratch-pad
 800152c:	20be      	movs	r0, #190	; 0xbe
 800152e:	f7ff ff57 	bl	80013e0 <DS18B20_Write>

	Temp_byte1 = read();
 8001532:	f7ff ff9b 	bl	800146c <read>
 8001536:	4603      	mov	r3, r0
 8001538:	461a      	mov	r2, r3
 800153a:	4b24      	ldr	r3, [pc, #144]	; (80015cc <Read_Temperature+0xe4>)
 800153c:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = read();
 800153e:	f7ff ff95 	bl	800146c <read>
 8001542:	4603      	mov	r3, r0
 8001544:	461a      	mov	r2, r3
 8001546:	4b22      	ldr	r3, [pc, #136]	; (80015d0 <Read_Temperature+0xe8>)
 8001548:	701a      	strb	r2, [r3, #0]
	TEMP = (Temp_byte2<<8)|Temp_byte1;
 800154a:	4b21      	ldr	r3, [pc, #132]	; (80015d0 <Read_Temperature+0xe8>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	021b      	lsls	r3, r3, #8
 8001550:	b21a      	sxth	r2, r3
 8001552:	4b1e      	ldr	r3, [pc, #120]	; (80015cc <Read_Temperature+0xe4>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	b21b      	sxth	r3, r3
 8001558:	4313      	orrs	r3, r2
 800155a:	b21b      	sxth	r3, r3
 800155c:	b29a      	uxth	r2, r3
 800155e:	4b1d      	ldr	r3, [pc, #116]	; (80015d4 <Read_Temperature+0xec>)
 8001560:	801a      	strh	r2, [r3, #0]
	Temperature = (float)TEMP/16;
 8001562:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <Read_Temperature+0xec>)
 8001564:	881b      	ldrh	r3, [r3, #0]
 8001566:	ee07 3a90 	vmov	s15, r3
 800156a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800156e:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001572:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001576:	edc7 7a03 	vstr	s15, [r7, #12]
	t = (uint8_t) Temperature;
 800157a:	edd7 7a03 	vldr	s15, [r7, #12]
 800157e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001582:	edc7 7a01 	vstr	s15, [r7, #4]
 8001586:	793b      	ldrb	r3, [r7, #4]
 8001588:	b2db      	uxtb	r3, r3
 800158a:	461a      	mov	r2, r3
 800158c:	4b12      	ldr	r3, [pc, #72]	; (80015d8 <Read_Temperature+0xf0>)
 800158e:	601a      	str	r2, [r3, #0]
	sprintf(send_temp, "Temperature = %u C\r\n", (uint8_t)Temperature);
 8001590:	edd7 7a03 	vldr	s15, [r7, #12]
 8001594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001598:	edc7 7a01 	vstr	s15, [r7, #4]
 800159c:	793b      	ldrb	r3, [r7, #4]
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	461a      	mov	r2, r3
 80015a2:	490e      	ldr	r1, [pc, #56]	; (80015dc <Read_Temperature+0xf4>)
 80015a4:	480e      	ldr	r0, [pc, #56]	; (80015e0 <Read_Temperature+0xf8>)
 80015a6:	f005 fa47 	bl	8006a38 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)send_temp, strlen(send_temp), HAL_MAX_DELAY);
 80015aa:	480d      	ldr	r0, [pc, #52]	; (80015e0 <Read_Temperature+0xf8>)
 80015ac:	f7fe fe18 	bl	80001e0 <strlen>
 80015b0:	4603      	mov	r3, r0
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
 80015b8:	4909      	ldr	r1, [pc, #36]	; (80015e0 <Read_Temperature+0xf8>)
 80015ba:	480a      	ldr	r0, [pc, #40]	; (80015e4 <Read_Temperature+0xfc>)
 80015bc:	f003 fc5f 	bl	8004e7e <HAL_UART_Transmit>
}
 80015c0:	bf00      	nop
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	200003ea 	.word	0x200003ea
 80015cc:	200003e6 	.word	0x200003e6
 80015d0:	200003e7 	.word	0x200003e7
 80015d4:	200003e8 	.word	0x200003e8
 80015d8:	20000368 	.word	0x20000368
 80015dc:	08008d80 	.word	0x08008d80
 80015e0:	20000374 	.word	0x20000374
 80015e4:	20000320 	.word	0x20000320

080015e8 <Read_Sensor>:

void Read_Sensor(){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	Read_Temperature();
 80015ec:	f7ff ff7c 	bl	80014e8 <Read_Temperature>
	Read_Light();
 80015f0:	f7ff fdac 	bl	800114c <Read_Light>
	Read_Moisture();
 80015f4:	f7ff fe02 	bl	80011fc <Read_Moisture>
}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}

080015fc <HAL_UART_RxCpltCallback>:
/*-------------------------------------------------------------------------------------------------*/
uint8_t text;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a13      	ldr	r2, [pc, #76]	; (8001658 <HAL_UART_RxCpltCallback+0x5c>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d120      	bne.n	8001650 <HAL_UART_RxCpltCallback+0x54>
    	HAL_UART_Transmit(&huart2, "start\n\r", sizeof("start\n\r"), 1000);
 800160e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001612:	2208      	movs	r2, #8
 8001614:	4911      	ldr	r1, [pc, #68]	; (800165c <HAL_UART_RxCpltCallback+0x60>)
 8001616:	4812      	ldr	r0, [pc, #72]	; (8001660 <HAL_UART_RxCpltCallback+0x64>)
 8001618:	f003 fc31 	bl	8004e7e <HAL_UART_Transmit>
          HAL_UART_Transmit(&huart1, &t, sizeof(t), 1000);
 800161c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001620:	2204      	movs	r2, #4
 8001622:	4910      	ldr	r1, [pc, #64]	; (8001664 <HAL_UART_RxCpltCallback+0x68>)
 8001624:	4810      	ldr	r0, [pc, #64]	; (8001668 <HAL_UART_RxCpltCallback+0x6c>)
 8001626:	f003 fc2a 	bl	8004e7e <HAL_UART_Transmit>
          HAL_UART_Transmit(&huart1, &m, sizeof(m), 1000);
 800162a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800162e:	2204      	movs	r2, #4
 8001630:	490e      	ldr	r1, [pc, #56]	; (800166c <HAL_UART_RxCpltCallback+0x70>)
 8001632:	480d      	ldr	r0, [pc, #52]	; (8001668 <HAL_UART_RxCpltCallback+0x6c>)
 8001634:	f003 fc23 	bl	8004e7e <HAL_UART_Transmit>
          HAL_UART_Transmit(&huart1, &l, sizeof(l), 1000);
 8001638:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800163c:	2204      	movs	r2, #4
 800163e:	490c      	ldr	r1, [pc, #48]	; (8001670 <HAL_UART_RxCpltCallback+0x74>)
 8001640:	4809      	ldr	r0, [pc, #36]	; (8001668 <HAL_UART_RxCpltCallback+0x6c>)
 8001642:	f003 fc1c 	bl	8004e7e <HAL_UART_Transmit>
          HAL_UART_Receive_IT(&huart1, &text, 1);
 8001646:	2201      	movs	r2, #1
 8001648:	490a      	ldr	r1, [pc, #40]	; (8001674 <HAL_UART_RxCpltCallback+0x78>)
 800164a:	4807      	ldr	r0, [pc, #28]	; (8001668 <HAL_UART_RxCpltCallback+0x6c>)
 800164c:	f003 fca9 	bl	8004fa2 <HAL_UART_Receive_IT>
    }
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40011000 	.word	0x40011000
 800165c:	08008d98 	.word	0x08008d98
 8001660:	20000320 	.word	0x20000320
 8001664:	20000368 	.word	0x20000368
 8001668:	200002dc 	.word	0x200002dc
 800166c:	2000036c 	.word	0x2000036c
 8001670:	20000370 	.word	0x20000370
 8001674:	200003eb 	.word	0x200003eb

08001678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800167c:	f000 fcd2 	bl	8002024 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001680:	f000 f83e 	bl	8001700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001684:	f000 f9ca 	bl	8001a1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001688:	f000 f99e 	bl	80019c8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800168c:	f000 f8a2 	bl	80017d4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001690:	f000 f8f2 	bl	8001878 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001694:	f000 f91e 	bl	80018d4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001698:	f000 f96c 	bl	8001974 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 800169c:	4811      	ldr	r0, [pc, #68]	; (80016e4 <main+0x6c>)
 800169e:	f003 f8f7 	bl	8004890 <HAL_TIM_Base_Start>
  UART_Start_Receive_IT(&huart1, &text, 1);
 80016a2:	2201      	movs	r2, #1
 80016a4:	4910      	ldr	r1, [pc, #64]	; (80016e8 <main+0x70>)
 80016a6:	4811      	ldr	r0, [pc, #68]	; (80016ec <main+0x74>)
 80016a8:	f003 ffc8 	bl	800563c <UART_Start_Receive_IT>
  BH1750_init_i2c(&hi2c1);
 80016ac:	4810      	ldr	r0, [pc, #64]	; (80016f0 <main+0x78>)
 80016ae:	f7ff fc2b 	bl	8000f08 <BH1750_init_i2c>
  LightSensor = BH1750_init_dev_struct(&hi2c1, "LightSensor", true);
 80016b2:	2201      	movs	r2, #1
 80016b4:	490f      	ldr	r1, [pc, #60]	; (80016f4 <main+0x7c>)
 80016b6:	480e      	ldr	r0, [pc, #56]	; (80016f0 <main+0x78>)
 80016b8:	f7ff fc92 	bl	8000fe0 <BH1750_init_dev_struct>
 80016bc:	4603      	mov	r3, r0
 80016be:	4a0e      	ldr	r2, [pc, #56]	; (80016f8 <main+0x80>)
 80016c0:	6013      	str	r3, [r2, #0]
  BH1750_init_dev(LightSensor);
 80016c2:	4b0d      	ldr	r3, [pc, #52]	; (80016f8 <main+0x80>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fcd0 	bl	800106c <BH1750_init_dev>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 80016cc:	2120      	movs	r1, #32
 80016ce:	480b      	ldr	r0, [pc, #44]	; (80016fc <main+0x84>)
 80016d0:	f001 fc45 	bl	8002f5e <HAL_GPIO_TogglePin>
	  Read_Sensor();
 80016d4:	f7ff ff88 	bl	80015e8 <Read_Sensor>
	  HAL_Delay(500);
 80016d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016dc:	f000 fd14 	bl	8002108 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 80016e0:	e7f4      	b.n	80016cc <main+0x54>
 80016e2:	bf00      	nop
 80016e4:	20000294 	.word	0x20000294
 80016e8:	200003eb 	.word	0x200003eb
 80016ec:	200002dc 	.word	0x200002dc
 80016f0:	20000240 	.word	0x20000240
 80016f4:	08008da0 	.word	0x08008da0
 80016f8:	20000364 	.word	0x20000364
 80016fc:	40020000 	.word	0x40020000

08001700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b094      	sub	sp, #80	; 0x50
 8001704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001706:	f107 0320 	add.w	r3, r7, #32
 800170a:	2230      	movs	r2, #48	; 0x30
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f004 fc1a 	bl	8005f48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001724:	2300      	movs	r3, #0
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	4b28      	ldr	r3, [pc, #160]	; (80017cc <SystemClock_Config+0xcc>)
 800172a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172c:	4a27      	ldr	r2, [pc, #156]	; (80017cc <SystemClock_Config+0xcc>)
 800172e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001732:	6413      	str	r3, [r2, #64]	; 0x40
 8001734:	4b25      	ldr	r3, [pc, #148]	; (80017cc <SystemClock_Config+0xcc>)
 8001736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001740:	2300      	movs	r3, #0
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <SystemClock_Config+0xd0>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800174c:	4a20      	ldr	r2, [pc, #128]	; (80017d0 <SystemClock_Config+0xd0>)
 800174e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001752:	6013      	str	r3, [r2, #0]
 8001754:	4b1e      	ldr	r3, [pc, #120]	; (80017d0 <SystemClock_Config+0xd0>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001760:	2301      	movs	r3, #1
 8001762:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001764:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001768:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800176a:	2302      	movs	r3, #2
 800176c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800176e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001772:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001774:	2304      	movs	r3, #4
 8001776:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001778:	2332      	movs	r3, #50	; 0x32
 800177a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800177c:	2302      	movs	r3, #2
 800177e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001780:	2307      	movs	r3, #7
 8001782:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001784:	f107 0320 	add.w	r3, r7, #32
 8001788:	4618      	mov	r0, r3
 800178a:	f002 fb99 	bl	8003ec0 <HAL_RCC_OscConfig>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001794:	f000 f9b0 	bl	8001af8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001798:	230f      	movs	r3, #15
 800179a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800179c:	2302      	movs	r3, #2
 800179e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80017ae:	f107 030c 	add.w	r3, r7, #12
 80017b2:	2101      	movs	r1, #1
 80017b4:	4618      	mov	r0, r3
 80017b6:	f002 fdfb 	bl	80043b0 <HAL_RCC_ClockConfig>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80017c0:	f000 f99a 	bl	8001af8 <Error_Handler>
  }
}
 80017c4:	bf00      	nop
 80017c6:	3750      	adds	r7, #80	; 0x50
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40007000 	.word	0x40007000

080017d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017da:	463b      	mov	r3, r7
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80017e6:	4b21      	ldr	r3, [pc, #132]	; (800186c <MX_ADC1_Init+0x98>)
 80017e8:	4a21      	ldr	r2, [pc, #132]	; (8001870 <MX_ADC1_Init+0x9c>)
 80017ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80017ec:	4b1f      	ldr	r3, [pc, #124]	; (800186c <MX_ADC1_Init+0x98>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017f2:	4b1e      	ldr	r3, [pc, #120]	; (800186c <MX_ADC1_Init+0x98>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80017f8:	4b1c      	ldr	r3, [pc, #112]	; (800186c <MX_ADC1_Init+0x98>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017fe:	4b1b      	ldr	r3, [pc, #108]	; (800186c <MX_ADC1_Init+0x98>)
 8001800:	2200      	movs	r2, #0
 8001802:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001804:	4b19      	ldr	r3, [pc, #100]	; (800186c <MX_ADC1_Init+0x98>)
 8001806:	2200      	movs	r2, #0
 8001808:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800180c:	4b17      	ldr	r3, [pc, #92]	; (800186c <MX_ADC1_Init+0x98>)
 800180e:	2200      	movs	r2, #0
 8001810:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001812:	4b16      	ldr	r3, [pc, #88]	; (800186c <MX_ADC1_Init+0x98>)
 8001814:	4a17      	ldr	r2, [pc, #92]	; (8001874 <MX_ADC1_Init+0xa0>)
 8001816:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001818:	4b14      	ldr	r3, [pc, #80]	; (800186c <MX_ADC1_Init+0x98>)
 800181a:	2200      	movs	r2, #0
 800181c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800181e:	4b13      	ldr	r3, [pc, #76]	; (800186c <MX_ADC1_Init+0x98>)
 8001820:	2201      	movs	r2, #1
 8001822:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001824:	4b11      	ldr	r3, [pc, #68]	; (800186c <MX_ADC1_Init+0x98>)
 8001826:	2200      	movs	r2, #0
 8001828:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800182c:	4b0f      	ldr	r3, [pc, #60]	; (800186c <MX_ADC1_Init+0x98>)
 800182e:	2201      	movs	r2, #1
 8001830:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001832:	480e      	ldr	r0, [pc, #56]	; (800186c <MX_ADC1_Init+0x98>)
 8001834:	f000 fc8c 	bl	8002150 <HAL_ADC_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800183e:	f000 f95b 	bl	8001af8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001842:	2300      	movs	r3, #0
 8001844:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001846:	2301      	movs	r3, #1
 8001848:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800184a:	2300      	movs	r3, #0
 800184c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800184e:	463b      	mov	r3, r7
 8001850:	4619      	mov	r1, r3
 8001852:	4806      	ldr	r0, [pc, #24]	; (800186c <MX_ADC1_Init+0x98>)
 8001854:	f000 fe0c 	bl	8002470 <HAL_ADC_ConfigChannel>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800185e:	f000 f94b 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001862:	bf00      	nop
 8001864:	3710      	adds	r7, #16
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	200001f8 	.word	0x200001f8
 8001870:	40012000 	.word	0x40012000
 8001874:	0f000001 	.word	0x0f000001

08001878 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800187c:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <MX_I2C1_Init+0x50>)
 800187e:	4a13      	ldr	r2, [pc, #76]	; (80018cc <MX_I2C1_Init+0x54>)
 8001880:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001882:	4b11      	ldr	r3, [pc, #68]	; (80018c8 <MX_I2C1_Init+0x50>)
 8001884:	4a12      	ldr	r2, [pc, #72]	; (80018d0 <MX_I2C1_Init+0x58>)
 8001886:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001888:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <MX_I2C1_Init+0x50>)
 800188a:	2200      	movs	r2, #0
 800188c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800188e:	4b0e      	ldr	r3, [pc, #56]	; (80018c8 <MX_I2C1_Init+0x50>)
 8001890:	2200      	movs	r2, #0
 8001892:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <MX_I2C1_Init+0x50>)
 8001896:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800189a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800189c:	4b0a      	ldr	r3, [pc, #40]	; (80018c8 <MX_I2C1_Init+0x50>)
 800189e:	2200      	movs	r2, #0
 80018a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018a2:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <MX_I2C1_Init+0x50>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018a8:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <MX_I2C1_Init+0x50>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018ae:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <MX_I2C1_Init+0x50>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018b4:	4804      	ldr	r0, [pc, #16]	; (80018c8 <MX_I2C1_Init+0x50>)
 80018b6:	f001 fb6d 	bl	8002f94 <HAL_I2C_Init>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018c0:	f000 f91a 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018c4:	bf00      	nop
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000240 	.word	0x20000240
 80018cc:	40005400 	.word	0x40005400
 80018d0:	000186a0 	.word	0x000186a0

080018d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018da:	f107 0308 	add.w	r3, r7, #8
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	609a      	str	r2, [r3, #8]
 80018e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e8:	463b      	mov	r3, r7
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018f0:	4b1e      	ldr	r3, [pc, #120]	; (800196c <MX_TIM1_Init+0x98>)
 80018f2:	4a1f      	ldr	r2, [pc, #124]	; (8001970 <MX_TIM1_Init+0x9c>)
 80018f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50-1;
 80018f6:	4b1d      	ldr	r3, [pc, #116]	; (800196c <MX_TIM1_Init+0x98>)
 80018f8:	2231      	movs	r2, #49	; 0x31
 80018fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018fc:	4b1b      	ldr	r3, [pc, #108]	; (800196c <MX_TIM1_Init+0x98>)
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001902:	4b1a      	ldr	r3, [pc, #104]	; (800196c <MX_TIM1_Init+0x98>)
 8001904:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001908:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800190a:	4b18      	ldr	r3, [pc, #96]	; (800196c <MX_TIM1_Init+0x98>)
 800190c:	2200      	movs	r2, #0
 800190e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001910:	4b16      	ldr	r3, [pc, #88]	; (800196c <MX_TIM1_Init+0x98>)
 8001912:	2200      	movs	r2, #0
 8001914:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001916:	4b15      	ldr	r3, [pc, #84]	; (800196c <MX_TIM1_Init+0x98>)
 8001918:	2200      	movs	r2, #0
 800191a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800191c:	4813      	ldr	r0, [pc, #76]	; (800196c <MX_TIM1_Init+0x98>)
 800191e:	f002 ff67 	bl	80047f0 <HAL_TIM_Base_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001928:	f000 f8e6 	bl	8001af8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800192c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001930:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001932:	f107 0308 	add.w	r3, r7, #8
 8001936:	4619      	mov	r1, r3
 8001938:	480c      	ldr	r0, [pc, #48]	; (800196c <MX_TIM1_Init+0x98>)
 800193a:	f003 f803 	bl	8004944 <HAL_TIM_ConfigClockSource>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001944:	f000 f8d8 	bl	8001af8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001948:	2300      	movs	r3, #0
 800194a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800194c:	2300      	movs	r3, #0
 800194e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001950:	463b      	mov	r3, r7
 8001952:	4619      	mov	r1, r3
 8001954:	4805      	ldr	r0, [pc, #20]	; (800196c <MX_TIM1_Init+0x98>)
 8001956:	f003 f9d7 	bl	8004d08 <HAL_TIMEx_MasterConfigSynchronization>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001960:	f000 f8ca 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001964:	bf00      	nop
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20000294 	.word	0x20000294
 8001970:	40010000 	.word	0x40010000

08001974 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001978:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <MX_USART1_UART_Init+0x4c>)
 800197a:	4a12      	ldr	r2, [pc, #72]	; (80019c4 <MX_USART1_UART_Init+0x50>)
 800197c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800197e:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <MX_USART1_UART_Init+0x4c>)
 8001980:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001984:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001986:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <MX_USART1_UART_Init+0x4c>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800198c:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <MX_USART1_UART_Init+0x4c>)
 800198e:	2200      	movs	r2, #0
 8001990:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001992:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <MX_USART1_UART_Init+0x4c>)
 8001994:	2200      	movs	r2, #0
 8001996:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001998:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <MX_USART1_UART_Init+0x4c>)
 800199a:	220c      	movs	r2, #12
 800199c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800199e:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <MX_USART1_UART_Init+0x4c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019a4:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <MX_USART1_UART_Init+0x4c>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019aa:	4805      	ldr	r0, [pc, #20]	; (80019c0 <MX_USART1_UART_Init+0x4c>)
 80019ac:	f003 fa1a 	bl	8004de4 <HAL_UART_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019b6:	f000 f89f 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	200002dc 	.word	0x200002dc
 80019c4:	40011000 	.word	0x40011000

080019c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019cc:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <MX_USART2_UART_Init+0x4c>)
 80019ce:	4a12      	ldr	r2, [pc, #72]	; (8001a18 <MX_USART2_UART_Init+0x50>)
 80019d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019d2:	4b10      	ldr	r3, [pc, #64]	; (8001a14 <MX_USART2_UART_Init+0x4c>)
 80019d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019da:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <MX_USART2_UART_Init+0x4c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019e0:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <MX_USART2_UART_Init+0x4c>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019e6:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <MX_USART2_UART_Init+0x4c>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019ec:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <MX_USART2_UART_Init+0x4c>)
 80019ee:	220c      	movs	r2, #12
 80019f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019f2:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <MX_USART2_UART_Init+0x4c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <MX_USART2_UART_Init+0x4c>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019fe:	4805      	ldr	r0, [pc, #20]	; (8001a14 <MX_USART2_UART_Init+0x4c>)
 8001a00:	f003 f9f0 	bl	8004de4 <HAL_UART_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a0a:	f000 f875 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000320 	.word	0x20000320
 8001a18:	40004400 	.word	0x40004400

08001a1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a22:	f107 0314 	add.w	r3, r7, #20
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]
 8001a30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	4b2d      	ldr	r3, [pc, #180]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	4a2c      	ldr	r2, [pc, #176]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a3c:	f043 0304 	orr.w	r3, r3, #4
 8001a40:	6313      	str	r3, [r2, #48]	; 0x30
 8001a42:	4b2a      	ldr	r3, [pc, #168]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	613b      	str	r3, [r7, #16]
 8001a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	4b26      	ldr	r3, [pc, #152]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	4a25      	ldr	r2, [pc, #148]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5e:	4b23      	ldr	r3, [pc, #140]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	4b1f      	ldr	r3, [pc, #124]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4a1e      	ldr	r2, [pc, #120]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	60bb      	str	r3, [r7, #8]
 8001a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	4b18      	ldr	r3, [pc, #96]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	4a17      	ldr	r2, [pc, #92]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a90:	f043 0302 	orr.w	r3, r3, #2
 8001a94:	6313      	str	r3, [r2, #48]	; 0x30
 8001a96:	4b15      	ldr	r3, [pc, #84]	; (8001aec <MX_GPIO_Init+0xd0>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|LD2_Pin, GPIO_PIN_RESET);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2122      	movs	r1, #34	; 0x22
 8001aa6:	4812      	ldr	r0, [pc, #72]	; (8001af0 <MX_GPIO_Init+0xd4>)
 8001aa8:	f001 fa40 	bl	8002f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001aac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ab2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	480c      	ldr	r0, [pc, #48]	; (8001af4 <MX_GPIO_Init+0xd8>)
 8001ac4:	f001 f896 	bl	8002bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LD2_Pin;
 8001ac8:	2322      	movs	r3, #34	; 0x22
 8001aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001acc:	2301      	movs	r3, #1
 8001ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	4619      	mov	r1, r3
 8001ade:	4804      	ldr	r0, [pc, #16]	; (8001af0 <MX_GPIO_Init+0xd4>)
 8001ae0:	f001 f888 	bl	8002bf4 <HAL_GPIO_Init>

}
 8001ae4:	bf00      	nop
 8001ae6:	3728      	adds	r7, #40	; 0x28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40020800 	.word	0x40020800

08001af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001afc:	b672      	cpsid	i
}
 8001afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b00:	e7fe      	b.n	8001b00 <Error_Handler+0x8>
	...

08001b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	607b      	str	r3, [r7, #4]
 8001b0e:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <HAL_MspInit+0x4c>)
 8001b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b12:	4a0f      	ldr	r2, [pc, #60]	; (8001b50 <HAL_MspInit+0x4c>)
 8001b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b18:	6453      	str	r3, [r2, #68]	; 0x44
 8001b1a:	4b0d      	ldr	r3, [pc, #52]	; (8001b50 <HAL_MspInit+0x4c>)
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	603b      	str	r3, [r7, #0]
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <HAL_MspInit+0x4c>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2e:	4a08      	ldr	r2, [pc, #32]	; (8001b50 <HAL_MspInit+0x4c>)
 8001b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b34:	6413      	str	r3, [r2, #64]	; 0x40
 8001b36:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <HAL_MspInit+0x4c>)
 8001b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3e:	603b      	str	r3, [r7, #0]
 8001b40:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b42:	2007      	movs	r0, #7
 8001b44:	f000 ff82 	bl	8002a4c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40023800 	.word	0x40023800

08001b54 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08a      	sub	sp, #40	; 0x28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a17      	ldr	r2, [pc, #92]	; (8001bd0 <HAL_ADC_MspInit+0x7c>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d127      	bne.n	8001bc6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	613b      	str	r3, [r7, #16]
 8001b7a:	4b16      	ldr	r3, [pc, #88]	; (8001bd4 <HAL_ADC_MspInit+0x80>)
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7e:	4a15      	ldr	r2, [pc, #84]	; (8001bd4 <HAL_ADC_MspInit+0x80>)
 8001b80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b84:	6453      	str	r3, [r2, #68]	; 0x44
 8001b86:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <HAL_ADC_MspInit+0x80>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8e:	613b      	str	r3, [r7, #16]
 8001b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <HAL_ADC_MspInit+0x80>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	4a0e      	ldr	r2, [pc, #56]	; (8001bd4 <HAL_ADC_MspInit+0x80>)
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba2:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <HAL_ADC_MspInit+0x80>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bba:	f107 0314 	add.w	r3, r7, #20
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4805      	ldr	r0, [pc, #20]	; (8001bd8 <HAL_ADC_MspInit+0x84>)
 8001bc2:	f001 f817 	bl	8002bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bc6:	bf00      	nop
 8001bc8:	3728      	adds	r7, #40	; 0x28
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40012000 	.word	0x40012000
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	40020000 	.word	0x40020000

08001bdc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	; 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a19      	ldr	r2, [pc, #100]	; (8001c60 <HAL_I2C_MspInit+0x84>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d12b      	bne.n	8001c56 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	4a17      	ldr	r2, [pc, #92]	; (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c08:	f043 0302 	orr.w	r3, r3, #2
 8001c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0e:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c1a:	23c0      	movs	r3, #192	; 0xc0
 8001c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c1e:	2312      	movs	r3, #18
 8001c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c26:	2303      	movs	r3, #3
 8001c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c2a:	2304      	movs	r3, #4
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2e:	f107 0314 	add.w	r3, r7, #20
 8001c32:	4619      	mov	r1, r3
 8001c34:	480c      	ldr	r0, [pc, #48]	; (8001c68 <HAL_I2C_MspInit+0x8c>)
 8001c36:	f000 ffdd 	bl	8002bf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c42:	4a08      	ldr	r2, [pc, #32]	; (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c48:	6413      	str	r3, [r2, #64]	; 0x40
 8001c4a:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c56:	bf00      	nop
 8001c58:	3728      	adds	r7, #40	; 0x28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40005400 	.word	0x40005400
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40020400 	.word	0x40020400

08001c6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <HAL_TIM_Base_MspInit+0x3c>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d10d      	bne.n	8001c9a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <HAL_TIM_Base_MspInit+0x40>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c86:	4a09      	ldr	r2, [pc, #36]	; (8001cac <HAL_TIM_Base_MspInit+0x40>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c8e:	4b07      	ldr	r3, [pc, #28]	; (8001cac <HAL_TIM_Base_MspInit+0x40>)
 8001c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40010000 	.word	0x40010000
 8001cac:	40023800 	.word	0x40023800

08001cb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08c      	sub	sp, #48	; 0x30
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb8:	f107 031c 	add.w	r3, r7, #28
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
 8001cc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a36      	ldr	r2, [pc, #216]	; (8001da8 <HAL_UART_MspInit+0xf8>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d135      	bne.n	8001d3e <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61bb      	str	r3, [r7, #24]
 8001cd6:	4b35      	ldr	r3, [pc, #212]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cda:	4a34      	ldr	r2, [pc, #208]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001cdc:	f043 0310 	orr.w	r3, r3, #16
 8001ce0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ce2:	4b32      	ldr	r3, [pc, #200]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce6:	f003 0310 	and.w	r3, r3, #16
 8001cea:	61bb      	str	r3, [r7, #24]
 8001cec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
 8001cf2:	4b2e      	ldr	r3, [pc, #184]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	4a2d      	ldr	r2, [pc, #180]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfe:	4b2b      	ldr	r3, [pc, #172]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d1c:	2307      	movs	r3, #7
 8001d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	4619      	mov	r1, r3
 8001d26:	4822      	ldr	r0, [pc, #136]	; (8001db0 <HAL_UART_MspInit+0x100>)
 8001d28:	f000 ff64 	bl	8002bf4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 1);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	2100      	movs	r1, #0
 8001d30:	2025      	movs	r0, #37	; 0x25
 8001d32:	f000 fe96 	bl	8002a62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d36:	2025      	movs	r0, #37	; 0x25
 8001d38:	f000 feaf 	bl	8002a9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d3c:	e030      	b.n	8001da0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a1c      	ldr	r2, [pc, #112]	; (8001db4 <HAL_UART_MspInit+0x104>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d12b      	bne.n	8001da0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d48:	2300      	movs	r3, #0
 8001d4a:	613b      	str	r3, [r7, #16]
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d50:	4a16      	ldr	r2, [pc, #88]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001d52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d56:	6413      	str	r3, [r2, #64]	; 0x40
 8001d58:	4b14      	ldr	r3, [pc, #80]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d64:	2300      	movs	r3, #0
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	4b10      	ldr	r3, [pc, #64]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6c:	4a0f      	ldr	r2, [pc, #60]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001d6e:	f043 0301 	orr.w	r3, r3, #1
 8001d72:	6313      	str	r3, [r2, #48]	; 0x30
 8001d74:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <HAL_UART_MspInit+0xfc>)
 8001d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d78:	f003 0301 	and.w	r3, r3, #1
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d80:	230c      	movs	r3, #12
 8001d82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d84:	2302      	movs	r3, #2
 8001d86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d90:	2307      	movs	r3, #7
 8001d92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d94:	f107 031c 	add.w	r3, r7, #28
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4805      	ldr	r0, [pc, #20]	; (8001db0 <HAL_UART_MspInit+0x100>)
 8001d9c:	f000 ff2a 	bl	8002bf4 <HAL_GPIO_Init>
}
 8001da0:	bf00      	nop
 8001da2:	3730      	adds	r7, #48	; 0x30
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40011000 	.word	0x40011000
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40020000 	.word	0x40020000
 8001db4:	40004400 	.word	0x40004400

08001db8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dbc:	e7fe      	b.n	8001dbc <NMI_Handler+0x4>

08001dbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dc2:	e7fe      	b.n	8001dc2 <HardFault_Handler+0x4>

08001dc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dc8:	e7fe      	b.n	8001dc8 <MemManage_Handler+0x4>

08001dca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dce:	e7fe      	b.n	8001dce <BusFault_Handler+0x4>

08001dd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <UsageFault_Handler+0x4>

08001dd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e04:	f000 f960 	bl	80020c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e08:	bf00      	nop
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e10:	4802      	ldr	r0, [pc, #8]	; (8001e1c <USART1_IRQHandler+0x10>)
 8001e12:	f003 f8f7 	bl	8005004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	200002dc 	.word	0x200002dc

08001e20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return 1;
 8001e24:	2301      	movs	r3, #1
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <_kill>:

int _kill(int pid, int sig)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e3a:	f004 f853 	bl	8005ee4 <__errno>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2216      	movs	r2, #22
 8001e42:	601a      	str	r2, [r3, #0]
  return -1;
 8001e44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <_exit>:

void _exit (int status)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e58:	f04f 31ff 	mov.w	r1, #4294967295
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff ffe7 	bl	8001e30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e62:	e7fe      	b.n	8001e62 <_exit+0x12>

08001e64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]
 8001e74:	e00a      	b.n	8001e8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e76:	f3af 8000 	nop.w
 8001e7a:	4601      	mov	r1, r0
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	1c5a      	adds	r2, r3, #1
 8001e80:	60ba      	str	r2, [r7, #8]
 8001e82:	b2ca      	uxtb	r2, r1
 8001e84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	617b      	str	r3, [r7, #20]
 8001e8c:	697a      	ldr	r2, [r7, #20]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	dbf0      	blt.n	8001e76 <_read+0x12>
  }

  return len;
 8001e94:	687b      	ldr	r3, [r7, #4]
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3718      	adds	r7, #24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b086      	sub	sp, #24
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	e009      	b.n	8001ec4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	1c5a      	adds	r2, r3, #1
 8001eb4:	60ba      	str	r2, [r7, #8]
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	697a      	ldr	r2, [r7, #20]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	dbf1      	blt.n	8001eb0 <_write+0x12>
  }
  return len;
 8001ecc:	687b      	ldr	r3, [r7, #4]
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <_close>:

int _close(int file)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ede:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
 8001ef6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001efe:	605a      	str	r2, [r3, #4]
  return 0;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <_isatty>:

int _isatty(int file)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f16:	2301      	movs	r3, #1
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3714      	adds	r7, #20
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
	...

08001f40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f48:	4a14      	ldr	r2, [pc, #80]	; (8001f9c <_sbrk+0x5c>)
 8001f4a:	4b15      	ldr	r3, [pc, #84]	; (8001fa0 <_sbrk+0x60>)
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f54:	4b13      	ldr	r3, [pc, #76]	; (8001fa4 <_sbrk+0x64>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d102      	bne.n	8001f62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f5c:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <_sbrk+0x64>)
 8001f5e:	4a12      	ldr	r2, [pc, #72]	; (8001fa8 <_sbrk+0x68>)
 8001f60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f62:	4b10      	ldr	r3, [pc, #64]	; (8001fa4 <_sbrk+0x64>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4413      	add	r3, r2
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d207      	bcs.n	8001f80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f70:	f003 ffb8 	bl	8005ee4 <__errno>
 8001f74:	4603      	mov	r3, r0
 8001f76:	220c      	movs	r2, #12
 8001f78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7e:	e009      	b.n	8001f94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f80:	4b08      	ldr	r3, [pc, #32]	; (8001fa4 <_sbrk+0x64>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f86:	4b07      	ldr	r3, [pc, #28]	; (8001fa4 <_sbrk+0x64>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	4a05      	ldr	r2, [pc, #20]	; (8001fa4 <_sbrk+0x64>)
 8001f90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f92:	68fb      	ldr	r3, [r7, #12]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20018000 	.word	0x20018000
 8001fa0:	00000400 	.word	0x00000400
 8001fa4:	200003ec 	.word	0x200003ec
 8001fa8:	20000408 	.word	0x20000408

08001fac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <SystemInit+0x20>)
 8001fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fb6:	4a05      	ldr	r2, [pc, #20]	; (8001fcc <SystemInit+0x20>)
 8001fb8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002008 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fd4:	480d      	ldr	r0, [pc, #52]	; (800200c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fd6:	490e      	ldr	r1, [pc, #56]	; (8002010 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fd8:	4a0e      	ldr	r2, [pc, #56]	; (8002014 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fdc:	e002      	b.n	8001fe4 <LoopCopyDataInit>

08001fde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fe0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fe2:	3304      	adds	r3, #4

08001fe4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fe6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe8:	d3f9      	bcc.n	8001fde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fea:	4a0b      	ldr	r2, [pc, #44]	; (8002018 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fec:	4c0b      	ldr	r4, [pc, #44]	; (800201c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ff0:	e001      	b.n	8001ff6 <LoopFillZerobss>

08001ff2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ff2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ff4:	3204      	adds	r2, #4

08001ff6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ff6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff8:	d3fb      	bcc.n	8001ff2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ffa:	f7ff ffd7 	bl	8001fac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ffe:	f003 ff77 	bl	8005ef0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002002:	f7ff fb39 	bl	8001678 <main>
  bx  lr    
 8002006:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002008:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800200c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002010:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002014:	080091ac 	.word	0x080091ac
  ldr r2, =_sbss
 8002018:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800201c:	20000404 	.word	0x20000404

08002020 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002020:	e7fe      	b.n	8002020 <ADC_IRQHandler>
	...

08002024 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002028:	4b0e      	ldr	r3, [pc, #56]	; (8002064 <HAL_Init+0x40>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a0d      	ldr	r2, [pc, #52]	; (8002064 <HAL_Init+0x40>)
 800202e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002032:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002034:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <HAL_Init+0x40>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a0a      	ldr	r2, [pc, #40]	; (8002064 <HAL_Init+0x40>)
 800203a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800203e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002040:	4b08      	ldr	r3, [pc, #32]	; (8002064 <HAL_Init+0x40>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a07      	ldr	r2, [pc, #28]	; (8002064 <HAL_Init+0x40>)
 8002046:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800204a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800204c:	2003      	movs	r0, #3
 800204e:	f000 fcfd 	bl	8002a4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002052:	2000      	movs	r0, #0
 8002054:	f000 f808 	bl	8002068 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002058:	f7ff fd54 	bl	8001b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	40023c00 	.word	0x40023c00

08002068 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002070:	4b12      	ldr	r3, [pc, #72]	; (80020bc <HAL_InitTick+0x54>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b12      	ldr	r3, [pc, #72]	; (80020c0 <HAL_InitTick+0x58>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	4619      	mov	r1, r3
 800207a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800207e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002082:	fbb2 f3f3 	udiv	r3, r2, r3
 8002086:	4618      	mov	r0, r3
 8002088:	f000 fd15 	bl	8002ab6 <HAL_SYSTICK_Config>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e00e      	b.n	80020b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2b0f      	cmp	r3, #15
 800209a:	d80a      	bhi.n	80020b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800209c:	2200      	movs	r2, #0
 800209e:	6879      	ldr	r1, [r7, #4]
 80020a0:	f04f 30ff 	mov.w	r0, #4294967295
 80020a4:	f000 fcdd 	bl	8002a62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020a8:	4a06      	ldr	r2, [pc, #24]	; (80020c4 <HAL_InitTick+0x5c>)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ae:	2300      	movs	r3, #0
 80020b0:	e000      	b.n	80020b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	20000000 	.word	0x20000000
 80020c0:	20000008 	.word	0x20000008
 80020c4:	20000004 	.word	0x20000004

080020c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020cc:	4b06      	ldr	r3, [pc, #24]	; (80020e8 <HAL_IncTick+0x20>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	461a      	mov	r2, r3
 80020d2:	4b06      	ldr	r3, [pc, #24]	; (80020ec <HAL_IncTick+0x24>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4413      	add	r3, r2
 80020d8:	4a04      	ldr	r2, [pc, #16]	; (80020ec <HAL_IncTick+0x24>)
 80020da:	6013      	str	r3, [r2, #0]
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	20000008 	.word	0x20000008
 80020ec:	200003f0 	.word	0x200003f0

080020f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  return uwTick;
 80020f4:	4b03      	ldr	r3, [pc, #12]	; (8002104 <HAL_GetTick+0x14>)
 80020f6:	681b      	ldr	r3, [r3, #0]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	200003f0 	.word	0x200003f0

08002108 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002110:	f7ff ffee 	bl	80020f0 <HAL_GetTick>
 8002114:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002120:	d005      	beq.n	800212e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002122:	4b0a      	ldr	r3, [pc, #40]	; (800214c <HAL_Delay+0x44>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	461a      	mov	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4413      	add	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800212e:	bf00      	nop
 8002130:	f7ff ffde 	bl	80020f0 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	429a      	cmp	r2, r3
 800213e:	d8f7      	bhi.n	8002130 <HAL_Delay+0x28>
  {
  }
}
 8002140:	bf00      	nop
 8002142:	bf00      	nop
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000008 	.word	0x20000008

08002150 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002158:	2300      	movs	r3, #0
 800215a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e033      	b.n	80021ce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216a:	2b00      	cmp	r3, #0
 800216c:	d109      	bne.n	8002182 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7ff fcf0 	bl	8001b54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	f003 0310 	and.w	r3, r3, #16
 800218a:	2b00      	cmp	r3, #0
 800218c:	d118      	bne.n	80021c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002196:	f023 0302 	bic.w	r3, r3, #2
 800219a:	f043 0202 	orr.w	r2, r3, #2
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 fa86 	bl	80026b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	f023 0303 	bic.w	r3, r3, #3
 80021b6:	f043 0201 	orr.w	r2, r3, #1
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	641a      	str	r2, [r3, #64]	; 0x40
 80021be:	e001      	b.n	80021c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d101      	bne.n	80021f2 <HAL_ADC_Start+0x1a>
 80021ee:	2302      	movs	r3, #2
 80021f0:	e097      	b.n	8002322 <HAL_ADC_Start+0x14a>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	2b01      	cmp	r3, #1
 8002206:	d018      	beq.n	800223a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f042 0201 	orr.w	r2, r2, #1
 8002216:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002218:	4b45      	ldr	r3, [pc, #276]	; (8002330 <HAL_ADC_Start+0x158>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a45      	ldr	r2, [pc, #276]	; (8002334 <HAL_ADC_Start+0x15c>)
 800221e:	fba2 2303 	umull	r2, r3, r2, r3
 8002222:	0c9a      	lsrs	r2, r3, #18
 8002224:	4613      	mov	r3, r2
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	4413      	add	r3, r2
 800222a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800222c:	e002      	b.n	8002234 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	3b01      	subs	r3, #1
 8002232:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1f9      	bne.n	800222e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f003 0301 	and.w	r3, r3, #1
 8002244:	2b01      	cmp	r3, #1
 8002246:	d15f      	bne.n	8002308 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002250:	f023 0301 	bic.w	r3, r3, #1
 8002254:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002266:	2b00      	cmp	r3, #0
 8002268:	d007      	beq.n	800227a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002272:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002286:	d106      	bne.n	8002296 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228c:	f023 0206 	bic.w	r2, r3, #6
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	645a      	str	r2, [r3, #68]	; 0x44
 8002294:	e002      	b.n	800229c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022a4:	4b24      	ldr	r3, [pc, #144]	; (8002338 <HAL_ADC_Start+0x160>)
 80022a6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80022b0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 031f 	and.w	r3, r3, #31
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d10f      	bne.n	80022de <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d129      	bne.n	8002320 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	e020      	b.n	8002320 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a16      	ldr	r2, [pc, #88]	; (800233c <HAL_ADC_Start+0x164>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d11b      	bne.n	8002320 <HAL_ADC_Start+0x148>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d114      	bne.n	8002320 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	e00b      	b.n	8002320 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	f043 0210 	orr.w	r2, r3, #16
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002318:	f043 0201 	orr.w	r2, r3, #1
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	20000000 	.word	0x20000000
 8002334:	431bde83 	.word	0x431bde83
 8002338:	40012300 	.word	0x40012300
 800233c:	40012000 	.word	0x40012000

08002340 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800234a:	2300      	movs	r3, #0
 800234c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800235c:	d113      	bne.n	8002386 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002368:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800236c:	d10b      	bne.n	8002386 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	f043 0220 	orr.w	r2, r3, #32
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e063      	b.n	800244e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002386:	f7ff feb3 	bl	80020f0 <HAL_GetTick>
 800238a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800238c:	e021      	b.n	80023d2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002394:	d01d      	beq.n	80023d2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d007      	beq.n	80023ac <HAL_ADC_PollForConversion+0x6c>
 800239c:	f7ff fea8 	bl	80020f0 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d212      	bcs.n	80023d2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d00b      	beq.n	80023d2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	f043 0204 	orr.w	r2, r3, #4
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e03d      	b.n	800244e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d1d6      	bne.n	800238e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f06f 0212 	mvn.w	r2, #18
 80023e8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d123      	bne.n	800244c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002408:	2b00      	cmp	r3, #0
 800240a:	d11f      	bne.n	800244c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002412:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002416:	2b00      	cmp	r3, #0
 8002418:	d006      	beq.n	8002428 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002424:	2b00      	cmp	r3, #0
 8002426:	d111      	bne.n	800244c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002438:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d105      	bne.n	800244c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002444:	f043 0201 	orr.w	r2, r3, #1
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002464:	4618      	mov	r0, r3
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002484:	2b01      	cmp	r3, #1
 8002486:	d101      	bne.n	800248c <HAL_ADC_ConfigChannel+0x1c>
 8002488:	2302      	movs	r3, #2
 800248a:	e105      	b.n	8002698 <HAL_ADC_ConfigChannel+0x228>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b09      	cmp	r3, #9
 800249a:	d925      	bls.n	80024e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68d9      	ldr	r1, [r3, #12]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	461a      	mov	r2, r3
 80024aa:	4613      	mov	r3, r2
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	3b1e      	subs	r3, #30
 80024b2:	2207      	movs	r2, #7
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43da      	mvns	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	400a      	ands	r2, r1
 80024c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68d9      	ldr	r1, [r3, #12]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	4618      	mov	r0, r3
 80024d4:	4603      	mov	r3, r0
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4403      	add	r3, r0
 80024da:	3b1e      	subs	r3, #30
 80024dc:	409a      	lsls	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	e022      	b.n	800252e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6919      	ldr	r1, [r3, #16]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	461a      	mov	r2, r3
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	2207      	movs	r2, #7
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43da      	mvns	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	400a      	ands	r2, r1
 800250a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6919      	ldr	r1, [r3, #16]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	b29b      	uxth	r3, r3
 800251c:	4618      	mov	r0, r3
 800251e:	4603      	mov	r3, r0
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	4403      	add	r3, r0
 8002524:	409a      	lsls	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2b06      	cmp	r3, #6
 8002534:	d824      	bhi.n	8002580 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	3b05      	subs	r3, #5
 8002548:	221f      	movs	r2, #31
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43da      	mvns	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	400a      	ands	r2, r1
 8002556:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	3b05      	subs	r3, #5
 8002572:	fa00 f203 	lsl.w	r2, r0, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	635a      	str	r2, [r3, #52]	; 0x34
 800257e:	e04c      	b.n	800261a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b0c      	cmp	r3, #12
 8002586:	d824      	bhi.n	80025d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	3b23      	subs	r3, #35	; 0x23
 800259a:	221f      	movs	r2, #31
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43da      	mvns	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	400a      	ands	r2, r1
 80025a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	4618      	mov	r0, r3
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	3b23      	subs	r3, #35	; 0x23
 80025c4:	fa00 f203 	lsl.w	r2, r0, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	631a      	str	r2, [r3, #48]	; 0x30
 80025d0:	e023      	b.n	800261a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	3b41      	subs	r3, #65	; 0x41
 80025e4:	221f      	movs	r2, #31
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43da      	mvns	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	400a      	ands	r2, r1
 80025f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	4618      	mov	r0, r3
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	3b41      	subs	r3, #65	; 0x41
 800260e:	fa00 f203 	lsl.w	r2, r0, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800261a:	4b22      	ldr	r3, [pc, #136]	; (80026a4 <HAL_ADC_ConfigChannel+0x234>)
 800261c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a21      	ldr	r2, [pc, #132]	; (80026a8 <HAL_ADC_ConfigChannel+0x238>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d109      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1cc>
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b12      	cmp	r3, #18
 800262e:	d105      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a19      	ldr	r2, [pc, #100]	; (80026a8 <HAL_ADC_ConfigChannel+0x238>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d123      	bne.n	800268e <HAL_ADC_ConfigChannel+0x21e>
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2b10      	cmp	r3, #16
 800264c:	d003      	beq.n	8002656 <HAL_ADC_ConfigChannel+0x1e6>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2b11      	cmp	r3, #17
 8002654:	d11b      	bne.n	800268e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b10      	cmp	r3, #16
 8002668:	d111      	bne.n	800268e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800266a:	4b10      	ldr	r3, [pc, #64]	; (80026ac <HAL_ADC_ConfigChannel+0x23c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a10      	ldr	r2, [pc, #64]	; (80026b0 <HAL_ADC_ConfigChannel+0x240>)
 8002670:	fba2 2303 	umull	r2, r3, r2, r3
 8002674:	0c9a      	lsrs	r2, r3, #18
 8002676:	4613      	mov	r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	4413      	add	r3, r2
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002680:	e002      	b.n	8002688 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3b01      	subs	r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f9      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	40012300 	.word	0x40012300
 80026a8:	40012000 	.word	0x40012000
 80026ac:	20000000 	.word	0x20000000
 80026b0:	431bde83 	.word	0x431bde83

080026b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026bc:	4b79      	ldr	r3, [pc, #484]	; (80028a4 <ADC_Init+0x1f0>)
 80026be:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	431a      	orrs	r2, r3
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	6859      	ldr	r1, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	021a      	lsls	r2, r3, #8
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800270c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6859      	ldr	r1, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800272e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6899      	ldr	r1, [r3, #8]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002746:	4a58      	ldr	r2, [pc, #352]	; (80028a8 <ADC_Init+0x1f4>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d022      	beq.n	8002792 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800275a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6899      	ldr	r1, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800277c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6899      	ldr	r1, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	e00f      	b.n	80027b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 0202 	bic.w	r2, r2, #2
 80027c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6899      	ldr	r1, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	7e1b      	ldrb	r3, [r3, #24]
 80027cc:	005a      	lsls	r2, r3, #1
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d01b      	beq.n	8002818 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80027fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6859      	ldr	r1, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280a:	3b01      	subs	r3, #1
 800280c:	035a      	lsls	r2, r3, #13
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	e007      	b.n	8002828 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002826:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002836:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	3b01      	subs	r3, #1
 8002844:	051a      	lsls	r2, r3, #20
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800285c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6899      	ldr	r1, [r3, #8]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800286a:	025a      	lsls	r2, r3, #9
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689a      	ldr	r2, [r3, #8]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002882:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6899      	ldr	r1, [r3, #8]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	029a      	lsls	r2, r3, #10
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	609a      	str	r2, [r3, #8]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	40012300 	.word	0x40012300
 80028a8:	0f000001 	.word	0x0f000001

080028ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028bc:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <__NVIC_SetPriorityGrouping+0x44>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028c8:	4013      	ands	r3, r2
 80028ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028de:	4a04      	ldr	r2, [pc, #16]	; (80028f0 <__NVIC_SetPriorityGrouping+0x44>)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	60d3      	str	r3, [r2, #12]
}
 80028e4:	bf00      	nop
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028f8:	4b04      	ldr	r3, [pc, #16]	; (800290c <__NVIC_GetPriorityGrouping+0x18>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	0a1b      	lsrs	r3, r3, #8
 80028fe:	f003 0307 	and.w	r3, r3, #7
}
 8002902:	4618      	mov	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	e000ed00 	.word	0xe000ed00

08002910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	4603      	mov	r3, r0
 8002918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	2b00      	cmp	r3, #0
 8002920:	db0b      	blt.n	800293a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	f003 021f 	and.w	r2, r3, #31
 8002928:	4907      	ldr	r1, [pc, #28]	; (8002948 <__NVIC_EnableIRQ+0x38>)
 800292a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292e:	095b      	lsrs	r3, r3, #5
 8002930:	2001      	movs	r0, #1
 8002932:	fa00 f202 	lsl.w	r2, r0, r2
 8002936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000e100 	.word	0xe000e100

0800294c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	6039      	str	r1, [r7, #0]
 8002956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295c:	2b00      	cmp	r3, #0
 800295e:	db0a      	blt.n	8002976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	b2da      	uxtb	r2, r3
 8002964:	490c      	ldr	r1, [pc, #48]	; (8002998 <__NVIC_SetPriority+0x4c>)
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	0112      	lsls	r2, r2, #4
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	440b      	add	r3, r1
 8002970:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002974:	e00a      	b.n	800298c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	b2da      	uxtb	r2, r3
 800297a:	4908      	ldr	r1, [pc, #32]	; (800299c <__NVIC_SetPriority+0x50>)
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	3b04      	subs	r3, #4
 8002984:	0112      	lsls	r2, r2, #4
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	440b      	add	r3, r1
 800298a:	761a      	strb	r2, [r3, #24]
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	e000e100 	.word	0xe000e100
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b089      	sub	sp, #36	; 0x24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f1c3 0307 	rsb	r3, r3, #7
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	bf28      	it	cs
 80029be:	2304      	movcs	r3, #4
 80029c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3304      	adds	r3, #4
 80029c6:	2b06      	cmp	r3, #6
 80029c8:	d902      	bls.n	80029d0 <NVIC_EncodePriority+0x30>
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3b03      	subs	r3, #3
 80029ce:	e000      	b.n	80029d2 <NVIC_EncodePriority+0x32>
 80029d0:	2300      	movs	r3, #0
 80029d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d4:	f04f 32ff 	mov.w	r2, #4294967295
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43da      	mvns	r2, r3
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	401a      	ands	r2, r3
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029e8:	f04f 31ff 	mov.w	r1, #4294967295
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa01 f303 	lsl.w	r3, r1, r3
 80029f2:	43d9      	mvns	r1, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f8:	4313      	orrs	r3, r2
         );
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3724      	adds	r7, #36	; 0x24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a18:	d301      	bcc.n	8002a1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e00f      	b.n	8002a3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a1e:	4a0a      	ldr	r2, [pc, #40]	; (8002a48 <SysTick_Config+0x40>)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a26:	210f      	movs	r1, #15
 8002a28:	f04f 30ff 	mov.w	r0, #4294967295
 8002a2c:	f7ff ff8e 	bl	800294c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a30:	4b05      	ldr	r3, [pc, #20]	; (8002a48 <SysTick_Config+0x40>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a36:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <SysTick_Config+0x40>)
 8002a38:	2207      	movs	r2, #7
 8002a3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	e000e010 	.word	0xe000e010

08002a4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7ff ff29 	bl	80028ac <__NVIC_SetPriorityGrouping>
}
 8002a5a:	bf00      	nop
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b086      	sub	sp, #24
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	4603      	mov	r3, r0
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a70:	2300      	movs	r3, #0
 8002a72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a74:	f7ff ff3e 	bl	80028f4 <__NVIC_GetPriorityGrouping>
 8002a78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	68b9      	ldr	r1, [r7, #8]
 8002a7e:	6978      	ldr	r0, [r7, #20]
 8002a80:	f7ff ff8e 	bl	80029a0 <NVIC_EncodePriority>
 8002a84:	4602      	mov	r2, r0
 8002a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ff5d 	bl	800294c <__NVIC_SetPriority>
}
 8002a92:	bf00      	nop
 8002a94:	3718      	adds	r7, #24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b082      	sub	sp, #8
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7ff ff31 	bl	8002910 <__NVIC_EnableIRQ>
}
 8002aae:	bf00      	nop
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7ff ffa2 	bl	8002a08 <SysTick_Config>
 8002ac4:	4603      	mov	r3, r0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b084      	sub	sp, #16
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ada:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002adc:	f7ff fb08 	bl	80020f0 <HAL_GetTick>
 8002ae0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d008      	beq.n	8002b00 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2280      	movs	r2, #128	; 0x80
 8002af2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e052      	b.n	8002ba6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0216 	bic.w	r2, r2, #22
 8002b0e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	695a      	ldr	r2, [r3, #20]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b1e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d103      	bne.n	8002b30 <HAL_DMA_Abort+0x62>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d007      	beq.n	8002b40 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0208 	bic.w	r2, r2, #8
 8002b3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0201 	bic.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b50:	e013      	b.n	8002b7a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b52:	f7ff facd 	bl	80020f0 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b05      	cmp	r3, #5
 8002b5e:	d90c      	bls.n	8002b7a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2220      	movs	r2, #32
 8002b64:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2203      	movs	r2, #3
 8002b6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e015      	b.n	8002ba6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1e4      	bne.n	8002b52 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8c:	223f      	movs	r2, #63	; 0x3f
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	b083      	sub	sp, #12
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d004      	beq.n	8002bcc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2280      	movs	r2, #128	; 0x80
 8002bc6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e00c      	b.n	8002be6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2205      	movs	r2, #5
 8002bd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 0201 	bic.w	r2, r2, #1
 8002be2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
	...

08002bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b089      	sub	sp, #36	; 0x24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61fb      	str	r3, [r7, #28]
 8002c0e:	e159      	b.n	8002ec4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c10:	2201      	movs	r2, #1
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	4013      	ands	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	f040 8148 	bne.w	8002ebe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d005      	beq.n	8002c46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d130      	bne.n	8002ca8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	2203      	movs	r2, #3
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	43db      	mvns	r3, r3
 8002c58:	69ba      	ldr	r2, [r7, #24]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	fa02 f303 	lsl.w	r3, r2, r3
 8002c84:	43db      	mvns	r3, r3
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	091b      	lsrs	r3, r3, #4
 8002c92:	f003 0201 	and.w	r2, r3, #1
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f003 0303 	and.w	r3, r3, #3
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	d017      	beq.n	8002ce4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	2203      	movs	r2, #3
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	689a      	ldr	r2, [r3, #8]
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 0303 	and.w	r3, r3, #3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d123      	bne.n	8002d38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	08da      	lsrs	r2, r3, #3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3208      	adds	r2, #8
 8002cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	f003 0307 	and.w	r3, r3, #7
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	220f      	movs	r2, #15
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4013      	ands	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	691a      	ldr	r2, [r3, #16]
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	f003 0307 	and.w	r3, r3, #7
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	08da      	lsrs	r2, r3, #3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	3208      	adds	r2, #8
 8002d32:	69b9      	ldr	r1, [r7, #24]
 8002d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	2203      	movs	r2, #3
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f003 0203 	and.w	r2, r3, #3
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f000 80a2 	beq.w	8002ebe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	60fb      	str	r3, [r7, #12]
 8002d7e:	4b57      	ldr	r3, [pc, #348]	; (8002edc <HAL_GPIO_Init+0x2e8>)
 8002d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d82:	4a56      	ldr	r2, [pc, #344]	; (8002edc <HAL_GPIO_Init+0x2e8>)
 8002d84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d88:	6453      	str	r3, [r2, #68]	; 0x44
 8002d8a:	4b54      	ldr	r3, [pc, #336]	; (8002edc <HAL_GPIO_Init+0x2e8>)
 8002d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d96:	4a52      	ldr	r2, [pc, #328]	; (8002ee0 <HAL_GPIO_Init+0x2ec>)
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	089b      	lsrs	r3, r3, #2
 8002d9c:	3302      	adds	r3, #2
 8002d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	220f      	movs	r2, #15
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	43db      	mvns	r3, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4013      	ands	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a49      	ldr	r2, [pc, #292]	; (8002ee4 <HAL_GPIO_Init+0x2f0>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d019      	beq.n	8002df6 <HAL_GPIO_Init+0x202>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a48      	ldr	r2, [pc, #288]	; (8002ee8 <HAL_GPIO_Init+0x2f4>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d013      	beq.n	8002df2 <HAL_GPIO_Init+0x1fe>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a47      	ldr	r2, [pc, #284]	; (8002eec <HAL_GPIO_Init+0x2f8>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d00d      	beq.n	8002dee <HAL_GPIO_Init+0x1fa>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a46      	ldr	r2, [pc, #280]	; (8002ef0 <HAL_GPIO_Init+0x2fc>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d007      	beq.n	8002dea <HAL_GPIO_Init+0x1f6>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a45      	ldr	r2, [pc, #276]	; (8002ef4 <HAL_GPIO_Init+0x300>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d101      	bne.n	8002de6 <HAL_GPIO_Init+0x1f2>
 8002de2:	2304      	movs	r3, #4
 8002de4:	e008      	b.n	8002df8 <HAL_GPIO_Init+0x204>
 8002de6:	2307      	movs	r3, #7
 8002de8:	e006      	b.n	8002df8 <HAL_GPIO_Init+0x204>
 8002dea:	2303      	movs	r3, #3
 8002dec:	e004      	b.n	8002df8 <HAL_GPIO_Init+0x204>
 8002dee:	2302      	movs	r3, #2
 8002df0:	e002      	b.n	8002df8 <HAL_GPIO_Init+0x204>
 8002df2:	2301      	movs	r3, #1
 8002df4:	e000      	b.n	8002df8 <HAL_GPIO_Init+0x204>
 8002df6:	2300      	movs	r3, #0
 8002df8:	69fa      	ldr	r2, [r7, #28]
 8002dfa:	f002 0203 	and.w	r2, r2, #3
 8002dfe:	0092      	lsls	r2, r2, #2
 8002e00:	4093      	lsls	r3, r2
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e08:	4935      	ldr	r1, [pc, #212]	; (8002ee0 <HAL_GPIO_Init+0x2ec>)
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	089b      	lsrs	r3, r3, #2
 8002e0e:	3302      	adds	r3, #2
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e16:	4b38      	ldr	r3, [pc, #224]	; (8002ef8 <HAL_GPIO_Init+0x304>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	43db      	mvns	r3, r3
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	4013      	ands	r3, r2
 8002e24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d003      	beq.n	8002e3a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e3a:	4a2f      	ldr	r2, [pc, #188]	; (8002ef8 <HAL_GPIO_Init+0x304>)
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e40:	4b2d      	ldr	r3, [pc, #180]	; (8002ef8 <HAL_GPIO_Init+0x304>)
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	43db      	mvns	r3, r3
 8002e4a:	69ba      	ldr	r2, [r7, #24]
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d003      	beq.n	8002e64 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e64:	4a24      	ldr	r2, [pc, #144]	; (8002ef8 <HAL_GPIO_Init+0x304>)
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e6a:	4b23      	ldr	r3, [pc, #140]	; (8002ef8 <HAL_GPIO_Init+0x304>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	43db      	mvns	r3, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4013      	ands	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e8e:	4a1a      	ldr	r2, [pc, #104]	; (8002ef8 <HAL_GPIO_Init+0x304>)
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e94:	4b18      	ldr	r3, [pc, #96]	; (8002ef8 <HAL_GPIO_Init+0x304>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d003      	beq.n	8002eb8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002eb8:	4a0f      	ldr	r2, [pc, #60]	; (8002ef8 <HAL_GPIO_Init+0x304>)
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	61fb      	str	r3, [r7, #28]
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	2b0f      	cmp	r3, #15
 8002ec8:	f67f aea2 	bls.w	8002c10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ecc:	bf00      	nop
 8002ece:	bf00      	nop
 8002ed0:	3724      	adds	r7, #36	; 0x24
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	40013800 	.word	0x40013800
 8002ee4:	40020000 	.word	0x40020000
 8002ee8:	40020400 	.word	0x40020400
 8002eec:	40020800 	.word	0x40020800
 8002ef0:	40020c00 	.word	0x40020c00
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40013c00 	.word	0x40013c00

08002efc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	460b      	mov	r3, r1
 8002f06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691a      	ldr	r2, [r3, #16]
 8002f0c:	887b      	ldrh	r3, [r7, #2]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d002      	beq.n	8002f1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f14:	2301      	movs	r3, #1
 8002f16:	73fb      	strb	r3, [r7, #15]
 8002f18:	e001      	b.n	8002f1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	807b      	strh	r3, [r7, #2]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f3c:	787b      	ldrb	r3, [r7, #1]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f42:	887a      	ldrh	r2, [r7, #2]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f48:	e003      	b.n	8002f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f4a:	887b      	ldrh	r3, [r7, #2]
 8002f4c:	041a      	lsls	r2, r3, #16
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	619a      	str	r2, [r3, #24]
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr

08002f5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b085      	sub	sp, #20
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
 8002f66:	460b      	mov	r3, r1
 8002f68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f70:	887a      	ldrh	r2, [r7, #2]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	4013      	ands	r3, r2
 8002f76:	041a      	lsls	r2, r3, #16
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	43d9      	mvns	r1, r3
 8002f7c:	887b      	ldrh	r3, [r7, #2]
 8002f7e:	400b      	ands	r3, r1
 8002f80:	431a      	orrs	r2, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	619a      	str	r2, [r3, #24]
}
 8002f86:	bf00      	nop
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
	...

08002f94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e12b      	b.n	80031fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7fe fe0e 	bl	8001bdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2224      	movs	r2, #36	; 0x24
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0201 	bic.w	r2, r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fe6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ff6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ff8:	f001 fbd2 	bl	80047a0 <HAL_RCC_GetPCLK1Freq>
 8002ffc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	4a81      	ldr	r2, [pc, #516]	; (8003208 <HAL_I2C_Init+0x274>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d807      	bhi.n	8003018 <HAL_I2C_Init+0x84>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4a80      	ldr	r2, [pc, #512]	; (800320c <HAL_I2C_Init+0x278>)
 800300c:	4293      	cmp	r3, r2
 800300e:	bf94      	ite	ls
 8003010:	2301      	movls	r3, #1
 8003012:	2300      	movhi	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	e006      	b.n	8003026 <HAL_I2C_Init+0x92>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4a7d      	ldr	r2, [pc, #500]	; (8003210 <HAL_I2C_Init+0x27c>)
 800301c:	4293      	cmp	r3, r2
 800301e:	bf94      	ite	ls
 8003020:	2301      	movls	r3, #1
 8003022:	2300      	movhi	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e0e7      	b.n	80031fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	4a78      	ldr	r2, [pc, #480]	; (8003214 <HAL_I2C_Init+0x280>)
 8003032:	fba2 2303 	umull	r2, r3, r2, r3
 8003036:	0c9b      	lsrs	r3, r3, #18
 8003038:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68ba      	ldr	r2, [r7, #8]
 800304a:	430a      	orrs	r2, r1
 800304c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6a1b      	ldr	r3, [r3, #32]
 8003054:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	4a6a      	ldr	r2, [pc, #424]	; (8003208 <HAL_I2C_Init+0x274>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d802      	bhi.n	8003068 <HAL_I2C_Init+0xd4>
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	3301      	adds	r3, #1
 8003066:	e009      	b.n	800307c <HAL_I2C_Init+0xe8>
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800306e:	fb02 f303 	mul.w	r3, r2, r3
 8003072:	4a69      	ldr	r2, [pc, #420]	; (8003218 <HAL_I2C_Init+0x284>)
 8003074:	fba2 2303 	umull	r2, r3, r2, r3
 8003078:	099b      	lsrs	r3, r3, #6
 800307a:	3301      	adds	r3, #1
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	430b      	orrs	r3, r1
 8003082:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800308e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	495c      	ldr	r1, [pc, #368]	; (8003208 <HAL_I2C_Init+0x274>)
 8003098:	428b      	cmp	r3, r1
 800309a:	d819      	bhi.n	80030d0 <HAL_I2C_Init+0x13c>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	1e59      	subs	r1, r3, #1
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80030aa:	1c59      	adds	r1, r3, #1
 80030ac:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030b0:	400b      	ands	r3, r1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00a      	beq.n	80030cc <HAL_I2C_Init+0x138>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	1e59      	subs	r1, r3, #1
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80030c4:	3301      	adds	r3, #1
 80030c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ca:	e051      	b.n	8003170 <HAL_I2C_Init+0x1dc>
 80030cc:	2304      	movs	r3, #4
 80030ce:	e04f      	b.n	8003170 <HAL_I2C_Init+0x1dc>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d111      	bne.n	80030fc <HAL_I2C_Init+0x168>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	1e58      	subs	r0, r3, #1
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6859      	ldr	r1, [r3, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	440b      	add	r3, r1
 80030e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ea:	3301      	adds	r3, #1
 80030ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	bf0c      	ite	eq
 80030f4:	2301      	moveq	r3, #1
 80030f6:	2300      	movne	r3, #0
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	e012      	b.n	8003122 <HAL_I2C_Init+0x18e>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	1e58      	subs	r0, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6859      	ldr	r1, [r3, #4]
 8003104:	460b      	mov	r3, r1
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	440b      	add	r3, r1
 800310a:	0099      	lsls	r1, r3, #2
 800310c:	440b      	add	r3, r1
 800310e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003112:	3301      	adds	r3, #1
 8003114:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003118:	2b00      	cmp	r3, #0
 800311a:	bf0c      	ite	eq
 800311c:	2301      	moveq	r3, #1
 800311e:	2300      	movne	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d001      	beq.n	800312a <HAL_I2C_Init+0x196>
 8003126:	2301      	movs	r3, #1
 8003128:	e022      	b.n	8003170 <HAL_I2C_Init+0x1dc>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d10e      	bne.n	8003150 <HAL_I2C_Init+0x1bc>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	1e58      	subs	r0, r3, #1
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6859      	ldr	r1, [r3, #4]
 800313a:	460b      	mov	r3, r1
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	440b      	add	r3, r1
 8003140:	fbb0 f3f3 	udiv	r3, r0, r3
 8003144:	3301      	adds	r3, #1
 8003146:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800314a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800314e:	e00f      	b.n	8003170 <HAL_I2C_Init+0x1dc>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	1e58      	subs	r0, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6859      	ldr	r1, [r3, #4]
 8003158:	460b      	mov	r3, r1
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	0099      	lsls	r1, r3, #2
 8003160:	440b      	add	r3, r1
 8003162:	fbb0 f3f3 	udiv	r3, r0, r3
 8003166:	3301      	adds	r3, #1
 8003168:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800316c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003170:	6879      	ldr	r1, [r7, #4]
 8003172:	6809      	ldr	r1, [r1, #0]
 8003174:	4313      	orrs	r3, r2
 8003176:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	69da      	ldr	r2, [r3, #28]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	431a      	orrs	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800319e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	6911      	ldr	r1, [r2, #16]
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	68d2      	ldr	r2, [r2, #12]
 80031aa:	4311      	orrs	r1, r2
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6812      	ldr	r2, [r2, #0]
 80031b0:	430b      	orrs	r3, r1
 80031b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695a      	ldr	r2, [r3, #20]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	431a      	orrs	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	430a      	orrs	r2, r1
 80031ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f042 0201 	orr.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2220      	movs	r2, #32
 80031ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	000186a0 	.word	0x000186a0
 800320c:	001e847f 	.word	0x001e847f
 8003210:	003d08ff 	.word	0x003d08ff
 8003214:	431bde83 	.word	0x431bde83
 8003218:	10624dd3 	.word	0x10624dd3

0800321c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b088      	sub	sp, #32
 8003220:	af02      	add	r7, sp, #8
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	607a      	str	r2, [r7, #4]
 8003226:	461a      	mov	r2, r3
 8003228:	460b      	mov	r3, r1
 800322a:	817b      	strh	r3, [r7, #10]
 800322c:	4613      	mov	r3, r2
 800322e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003230:	f7fe ff5e 	bl	80020f0 <HAL_GetTick>
 8003234:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b20      	cmp	r3, #32
 8003240:	f040 80e0 	bne.w	8003404 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	2319      	movs	r3, #25
 800324a:	2201      	movs	r2, #1
 800324c:	4970      	ldr	r1, [pc, #448]	; (8003410 <HAL_I2C_Master_Transmit+0x1f4>)
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 fc58 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800325a:	2302      	movs	r3, #2
 800325c:	e0d3      	b.n	8003406 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003264:	2b01      	cmp	r3, #1
 8003266:	d101      	bne.n	800326c <HAL_I2C_Master_Transmit+0x50>
 8003268:	2302      	movs	r3, #2
 800326a:	e0cc      	b.n	8003406 <HAL_I2C_Master_Transmit+0x1ea>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b01      	cmp	r3, #1
 8003280:	d007      	beq.n	8003292 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f042 0201 	orr.w	r2, r2, #1
 8003290:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032a0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2221      	movs	r2, #33	; 0x21
 80032a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2210      	movs	r2, #16
 80032ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	893a      	ldrh	r2, [r7, #8]
 80032c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	4a50      	ldr	r2, [pc, #320]	; (8003414 <HAL_I2C_Master_Transmit+0x1f8>)
 80032d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032d4:	8979      	ldrh	r1, [r7, #10]
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	6a3a      	ldr	r2, [r7, #32]
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 fac2 	bl	8003864 <I2C_MasterRequestWrite>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e08d      	b.n	8003406 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ea:	2300      	movs	r3, #0
 80032ec:	613b      	str	r3, [r7, #16]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	695b      	ldr	r3, [r3, #20]
 80032f4:	613b      	str	r3, [r7, #16]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	613b      	str	r3, [r7, #16]
 80032fe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003300:	e066      	b.n	80033d0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	6a39      	ldr	r1, [r7, #32]
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 fcd2 	bl	8003cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00d      	beq.n	800332e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	2b04      	cmp	r3, #4
 8003318:	d107      	bne.n	800332a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003328:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e06b      	b.n	8003406 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003332:	781a      	ldrb	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333e:	1c5a      	adds	r2, r3, #1
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003348:	b29b      	uxth	r3, r3
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003356:	3b01      	subs	r3, #1
 8003358:	b29a      	uxth	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	2b04      	cmp	r3, #4
 800336a:	d11b      	bne.n	80033a4 <HAL_I2C_Master_Transmit+0x188>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003370:	2b00      	cmp	r3, #0
 8003372:	d017      	beq.n	80033a4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003378:	781a      	ldrb	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339c:	3b01      	subs	r3, #1
 800339e:	b29a      	uxth	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033a4:	697a      	ldr	r2, [r7, #20]
 80033a6:	6a39      	ldr	r1, [r7, #32]
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 fcc2 	bl	8003d32 <I2C_WaitOnBTFFlagUntilTimeout>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d00d      	beq.n	80033d0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b8:	2b04      	cmp	r3, #4
 80033ba:	d107      	bne.n	80033cc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e01a      	b.n	8003406 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d194      	bne.n	8003302 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2220      	movs	r2, #32
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003400:	2300      	movs	r3, #0
 8003402:	e000      	b.n	8003406 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003404:	2302      	movs	r3, #2
  }
}
 8003406:	4618      	mov	r0, r3
 8003408:	3718      	adds	r7, #24
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	00100002 	.word	0x00100002
 8003414:	ffff0000 	.word	0xffff0000

08003418 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b08c      	sub	sp, #48	; 0x30
 800341c:	af02      	add	r7, sp, #8
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	607a      	str	r2, [r7, #4]
 8003422:	461a      	mov	r2, r3
 8003424:	460b      	mov	r3, r1
 8003426:	817b      	strh	r3, [r7, #10]
 8003428:	4613      	mov	r3, r2
 800342a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800342c:	f7fe fe60 	bl	80020f0 <HAL_GetTick>
 8003430:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b20      	cmp	r3, #32
 800343c:	f040 820b 	bne.w	8003856 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003442:	9300      	str	r3, [sp, #0]
 8003444:	2319      	movs	r3, #25
 8003446:	2201      	movs	r2, #1
 8003448:	497c      	ldr	r1, [pc, #496]	; (800363c <HAL_I2C_Master_Receive+0x224>)
 800344a:	68f8      	ldr	r0, [r7, #12]
 800344c:	f000 fb5a 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003456:	2302      	movs	r3, #2
 8003458:	e1fe      	b.n	8003858 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003460:	2b01      	cmp	r3, #1
 8003462:	d101      	bne.n	8003468 <HAL_I2C_Master_Receive+0x50>
 8003464:	2302      	movs	r3, #2
 8003466:	e1f7      	b.n	8003858 <HAL_I2C_Master_Receive+0x440>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b01      	cmp	r3, #1
 800347c:	d007      	beq.n	800348e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f042 0201 	orr.w	r2, r2, #1
 800348c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800349c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2222      	movs	r2, #34	; 0x22
 80034a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2210      	movs	r2, #16
 80034aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	893a      	ldrh	r2, [r7, #8]
 80034be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	4a5c      	ldr	r2, [pc, #368]	; (8003640 <HAL_I2C_Master_Receive+0x228>)
 80034ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034d0:	8979      	ldrh	r1, [r7, #10]
 80034d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 fa46 	bl	8003968 <I2C_MasterRequestRead>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e1b8      	b.n	8003858 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d113      	bne.n	8003516 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ee:	2300      	movs	r3, #0
 80034f0:	623b      	str	r3, [r7, #32]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	623b      	str	r3, [r7, #32]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	623b      	str	r3, [r7, #32]
 8003502:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	e18c      	b.n	8003830 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800351a:	2b01      	cmp	r3, #1
 800351c:	d11b      	bne.n	8003556 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800352c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800352e:	2300      	movs	r3, #0
 8003530:	61fb      	str	r3, [r7, #28]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	61fb      	str	r3, [r7, #28]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	61fb      	str	r3, [r7, #28]
 8003542:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	e16c      	b.n	8003830 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800355a:	2b02      	cmp	r3, #2
 800355c:	d11b      	bne.n	8003596 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800356c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800357c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800357e:	2300      	movs	r3, #0
 8003580:	61bb      	str	r3, [r7, #24]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	61bb      	str	r3, [r7, #24]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	61bb      	str	r3, [r7, #24]
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	e14c      	b.n	8003830 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035a4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035a6:	2300      	movs	r3, #0
 80035a8:	617b      	str	r3, [r7, #20]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	617b      	str	r3, [r7, #20]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035bc:	e138      	b.n	8003830 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	f200 80f1 	bhi.w	80037aa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d123      	bne.n	8003618 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 fbed 	bl	8003db4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e139      	b.n	8003858 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	691a      	ldr	r2, [r3, #16]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003616:	e10b      	b.n	8003830 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800361c:	2b02      	cmp	r3, #2
 800361e:	d14e      	bne.n	80036be <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003626:	2200      	movs	r2, #0
 8003628:	4906      	ldr	r1, [pc, #24]	; (8003644 <HAL_I2C_Master_Receive+0x22c>)
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f000 fa6a 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d008      	beq.n	8003648 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e10e      	b.n	8003858 <HAL_I2C_Master_Receive+0x440>
 800363a:	bf00      	nop
 800363c:	00100002 	.word	0x00100002
 8003640:	ffff0000 	.word	0xffff0000
 8003644:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003656:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	691a      	ldr	r2, [r3, #16]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003662:	b2d2      	uxtb	r2, r2
 8003664:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	1c5a      	adds	r2, r3, #1
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003674:	3b01      	subs	r3, #1
 8003676:	b29a      	uxth	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003680:	b29b      	uxth	r3, r3
 8003682:	3b01      	subs	r3, #1
 8003684:	b29a      	uxth	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	1c5a      	adds	r2, r3, #1
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036bc:	e0b8      	b.n	8003830 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c0:	9300      	str	r3, [sp, #0]
 80036c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c4:	2200      	movs	r2, #0
 80036c6:	4966      	ldr	r1, [pc, #408]	; (8003860 <HAL_I2C_Master_Receive+0x448>)
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f000 fa1b 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e0bf      	b.n	8003858 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	691a      	ldr	r2, [r3, #16]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	1c5a      	adds	r2, r3, #1
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003704:	3b01      	subs	r3, #1
 8003706:	b29a      	uxth	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003710:	b29b      	uxth	r3, r3
 8003712:	3b01      	subs	r3, #1
 8003714:	b29a      	uxth	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800371a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003720:	2200      	movs	r2, #0
 8003722:	494f      	ldr	r1, [pc, #316]	; (8003860 <HAL_I2C_Master_Receive+0x448>)
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f000 f9ed 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e091      	b.n	8003858 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003742:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	691a      	ldr	r2, [r3, #16]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	b2d2      	uxtb	r2, r2
 8003750:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003756:	1c5a      	adds	r2, r3, #1
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003760:	3b01      	subs	r3, #1
 8003762:	b29a      	uxth	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800376c:	b29b      	uxth	r3, r3
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003780:	b2d2      	uxtb	r2, r2
 8003782:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003792:	3b01      	subs	r3, #1
 8003794:	b29a      	uxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800379e:	b29b      	uxth	r3, r3
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037a8:	e042      	b.n	8003830 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 fb00 	bl	8003db4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e04c      	b.n	8003858 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	691a      	ldr	r2, [r3, #16]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c8:	b2d2      	uxtb	r2, r2
 80037ca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d0:	1c5a      	adds	r2, r3, #1
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037da:	3b01      	subs	r3, #1
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	3b01      	subs	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f003 0304 	and.w	r3, r3, #4
 80037fa:	2b04      	cmp	r3, #4
 80037fc:	d118      	bne.n	8003830 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	691a      	ldr	r2, [r3, #16]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003808:	b2d2      	uxtb	r2, r2
 800380a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003810:	1c5a      	adds	r2, r3, #1
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800381a:	3b01      	subs	r3, #1
 800381c:	b29a      	uxth	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003826:	b29b      	uxth	r3, r3
 8003828:	3b01      	subs	r3, #1
 800382a:	b29a      	uxth	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003834:	2b00      	cmp	r3, #0
 8003836:	f47f aec2 	bne.w	80035be <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2220      	movs	r2, #32
 800383e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003852:	2300      	movs	r3, #0
 8003854:	e000      	b.n	8003858 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003856:	2302      	movs	r3, #2
  }
}
 8003858:	4618      	mov	r0, r3
 800385a:	3728      	adds	r7, #40	; 0x28
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	00010004 	.word	0x00010004

08003864 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af02      	add	r7, sp, #8
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	607a      	str	r2, [r7, #4]
 800386e:	603b      	str	r3, [r7, #0]
 8003870:	460b      	mov	r3, r1
 8003872:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003878:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	2b08      	cmp	r3, #8
 800387e:	d006      	beq.n	800388e <I2C_MasterRequestWrite+0x2a>
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d003      	beq.n	800388e <I2C_MasterRequestWrite+0x2a>
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800388c:	d108      	bne.n	80038a0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800389c:	601a      	str	r2, [r3, #0]
 800389e:	e00b      	b.n	80038b8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a4:	2b12      	cmp	r3, #18
 80038a6:	d107      	bne.n	80038b8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f000 f91d 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00d      	beq.n	80038ec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038de:	d103      	bne.n	80038e8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e035      	b.n	8003958 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038f4:	d108      	bne.n	8003908 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038f6:	897b      	ldrh	r3, [r7, #10]
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	461a      	mov	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003904:	611a      	str	r2, [r3, #16]
 8003906:	e01b      	b.n	8003940 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003908:	897b      	ldrh	r3, [r7, #10]
 800390a:	11db      	asrs	r3, r3, #7
 800390c:	b2db      	uxtb	r3, r3
 800390e:	f003 0306 	and.w	r3, r3, #6
 8003912:	b2db      	uxtb	r3, r3
 8003914:	f063 030f 	orn	r3, r3, #15
 8003918:	b2da      	uxtb	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	490e      	ldr	r1, [pc, #56]	; (8003960 <I2C_MasterRequestWrite+0xfc>)
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f000 f943 	bl	8003bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e010      	b.n	8003958 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003936:	897b      	ldrh	r3, [r7, #10]
 8003938:	b2da      	uxtb	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	4907      	ldr	r1, [pc, #28]	; (8003964 <I2C_MasterRequestWrite+0x100>)
 8003946:	68f8      	ldr	r0, [r7, #12]
 8003948:	f000 f933 	bl	8003bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e000      	b.n	8003958 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3718      	adds	r7, #24
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	00010008 	.word	0x00010008
 8003964:	00010002 	.word	0x00010002

08003968 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b088      	sub	sp, #32
 800396c:	af02      	add	r7, sp, #8
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	607a      	str	r2, [r7, #4]
 8003972:	603b      	str	r3, [r7, #0]
 8003974:	460b      	mov	r3, r1
 8003976:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800397c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800398c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2b08      	cmp	r3, #8
 8003992:	d006      	beq.n	80039a2 <I2C_MasterRequestRead+0x3a>
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d003      	beq.n	80039a2 <I2C_MasterRequestRead+0x3a>
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039a0:	d108      	bne.n	80039b4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	e00b      	b.n	80039cc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b8:	2b11      	cmp	r3, #17
 80039ba:	d107      	bne.n	80039cc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	9300      	str	r3, [sp, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 f893 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d00d      	beq.n	8003a00 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039f2:	d103      	bne.n	80039fc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e079      	b.n	8003af4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a08:	d108      	bne.n	8003a1c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a0a:	897b      	ldrh	r3, [r7, #10]
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	f043 0301 	orr.w	r3, r3, #1
 8003a12:	b2da      	uxtb	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	611a      	str	r2, [r3, #16]
 8003a1a:	e05f      	b.n	8003adc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a1c:	897b      	ldrh	r3, [r7, #10]
 8003a1e:	11db      	asrs	r3, r3, #7
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	f003 0306 	and.w	r3, r3, #6
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	f063 030f 	orn	r3, r3, #15
 8003a2c:	b2da      	uxtb	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	4930      	ldr	r1, [pc, #192]	; (8003afc <I2C_MasterRequestRead+0x194>)
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 f8b9 	bl	8003bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e054      	b.n	8003af4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a4a:	897b      	ldrh	r3, [r7, #10]
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	4929      	ldr	r1, [pc, #164]	; (8003b00 <I2C_MasterRequestRead+0x198>)
 8003a5a:	68f8      	ldr	r0, [r7, #12]
 8003a5c:	f000 f8a9 	bl	8003bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e044      	b.n	8003af4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	613b      	str	r3, [r7, #16]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	613b      	str	r3, [r7, #16]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	699b      	ldr	r3, [r3, #24]
 8003a7c:	613b      	str	r3, [r7, #16]
 8003a7e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a8e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 f831 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00d      	beq.n	8003ac4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ab6:	d103      	bne.n	8003ac0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003abe:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e017      	b.n	8003af4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003ac4:	897b      	ldrh	r3, [r7, #10]
 8003ac6:	11db      	asrs	r3, r3, #7
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	f003 0306 	and.w	r3, r3, #6
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	f063 030e 	orn	r3, r3, #14
 8003ad4:	b2da      	uxtb	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	4907      	ldr	r1, [pc, #28]	; (8003b00 <I2C_MasterRequestRead+0x198>)
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 f865 	bl	8003bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e000      	b.n	8003af4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3718      	adds	r7, #24
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	00010008 	.word	0x00010008
 8003b00:	00010002 	.word	0x00010002

08003b04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	603b      	str	r3, [r7, #0]
 8003b10:	4613      	mov	r3, r2
 8003b12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b14:	e025      	b.n	8003b62 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b1c:	d021      	beq.n	8003b62 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b1e:	f7fe fae7 	bl	80020f0 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d302      	bcc.n	8003b34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d116      	bne.n	8003b62 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2220      	movs	r2, #32
 8003b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	f043 0220 	orr.w	r2, r3, #32
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e023      	b.n	8003baa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	0c1b      	lsrs	r3, r3, #16
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d10d      	bne.n	8003b88 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	43da      	mvns	r2, r3
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	4013      	ands	r3, r2
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	bf0c      	ite	eq
 8003b7e:	2301      	moveq	r3, #1
 8003b80:	2300      	movne	r3, #0
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	461a      	mov	r2, r3
 8003b86:	e00c      	b.n	8003ba2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	43da      	mvns	r2, r3
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	4013      	ands	r3, r2
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	bf0c      	ite	eq
 8003b9a:	2301      	moveq	r3, #1
 8003b9c:	2300      	movne	r3, #0
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	79fb      	ldrb	r3, [r7, #7]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d0b6      	beq.n	8003b16 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}

08003bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb2:	b580      	push	{r7, lr}
 8003bb4:	b084      	sub	sp, #16
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	60f8      	str	r0, [r7, #12]
 8003bba:	60b9      	str	r1, [r7, #8]
 8003bbc:	607a      	str	r2, [r7, #4]
 8003bbe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bc0:	e051      	b.n	8003c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bd0:	d123      	bne.n	8003c1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	f043 0204 	orr.w	r2, r3, #4
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e046      	b.n	8003ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c20:	d021      	beq.n	8003c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c22:	f7fe fa65 	bl	80020f0 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d302      	bcc.n	8003c38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d116      	bne.n	8003c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c52:	f043 0220 	orr.w	r2, r3, #32
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e020      	b.n	8003ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	0c1b      	lsrs	r3, r3, #16
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d10c      	bne.n	8003c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	43da      	mvns	r2, r3
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	bf14      	ite	ne
 8003c82:	2301      	movne	r3, #1
 8003c84:	2300      	moveq	r3, #0
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	e00b      	b.n	8003ca2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	43da      	mvns	r2, r3
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	4013      	ands	r3, r2
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	bf14      	ite	ne
 8003c9c:	2301      	movne	r3, #1
 8003c9e:	2300      	moveq	r3, #0
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d18d      	bne.n	8003bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cbc:	e02d      	b.n	8003d1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f000 f8ce 	bl	8003e60 <I2C_IsAcknowledgeFailed>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e02d      	b.n	8003d2a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd4:	d021      	beq.n	8003d1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd6:	f7fe fa0b 	bl	80020f0 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d302      	bcc.n	8003cec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d116      	bne.n	8003d1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d06:	f043 0220 	orr.w	r2, r3, #32
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e007      	b.n	8003d2a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d24:	2b80      	cmp	r3, #128	; 0x80
 8003d26:	d1ca      	bne.n	8003cbe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b084      	sub	sp, #16
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	60f8      	str	r0, [r7, #12]
 8003d3a:	60b9      	str	r1, [r7, #8]
 8003d3c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d3e:	e02d      	b.n	8003d9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f000 f88d 	bl	8003e60 <I2C_IsAcknowledgeFailed>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e02d      	b.n	8003dac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d56:	d021      	beq.n	8003d9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d58:	f7fe f9ca 	bl	80020f0 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d302      	bcc.n	8003d6e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d116      	bne.n	8003d9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2220      	movs	r2, #32
 8003d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d88:	f043 0220 	orr.w	r2, r3, #32
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e007      	b.n	8003dac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	f003 0304 	and.w	r3, r3, #4
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	d1ca      	bne.n	8003d40 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003dc0:	e042      	b.n	8003e48 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	695b      	ldr	r3, [r3, #20]
 8003dc8:	f003 0310 	and.w	r3, r3, #16
 8003dcc:	2b10      	cmp	r3, #16
 8003dce:	d119      	bne.n	8003e04 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f06f 0210 	mvn.w	r2, #16
 8003dd8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2220      	movs	r2, #32
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e029      	b.n	8003e58 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e04:	f7fe f974 	bl	80020f0 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	68ba      	ldr	r2, [r7, #8]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d302      	bcc.n	8003e1a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d116      	bne.n	8003e48 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2220      	movs	r2, #32
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e34:	f043 0220 	orr.w	r2, r3, #32
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e007      	b.n	8003e58 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e52:	2b40      	cmp	r3, #64	; 0x40
 8003e54:	d1b5      	bne.n	8003dc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e76:	d11b      	bne.n	8003eb0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e80:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2220      	movs	r2, #32
 8003e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9c:	f043 0204 	orr.w	r2, r3, #4
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e000      	b.n	8003eb2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
	...

08003ec0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e267      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d075      	beq.n	8003fca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ede:	4b88      	ldr	r3, [pc, #544]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f003 030c 	and.w	r3, r3, #12
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d00c      	beq.n	8003f04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eea:	4b85      	ldr	r3, [pc, #532]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ef2:	2b08      	cmp	r3, #8
 8003ef4:	d112      	bne.n	8003f1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ef6:	4b82      	ldr	r3, [pc, #520]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003efe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f02:	d10b      	bne.n	8003f1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f04:	4b7e      	ldr	r3, [pc, #504]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d05b      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x108>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d157      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e242      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f24:	d106      	bne.n	8003f34 <HAL_RCC_OscConfig+0x74>
 8003f26:	4b76      	ldr	r3, [pc, #472]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a75      	ldr	r2, [pc, #468]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f30:	6013      	str	r3, [r2, #0]
 8003f32:	e01d      	b.n	8003f70 <HAL_RCC_OscConfig+0xb0>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f3c:	d10c      	bne.n	8003f58 <HAL_RCC_OscConfig+0x98>
 8003f3e:	4b70      	ldr	r3, [pc, #448]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a6f      	ldr	r2, [pc, #444]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f48:	6013      	str	r3, [r2, #0]
 8003f4a:	4b6d      	ldr	r3, [pc, #436]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a6c      	ldr	r2, [pc, #432]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f54:	6013      	str	r3, [r2, #0]
 8003f56:	e00b      	b.n	8003f70 <HAL_RCC_OscConfig+0xb0>
 8003f58:	4b69      	ldr	r3, [pc, #420]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a68      	ldr	r2, [pc, #416]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f62:	6013      	str	r3, [r2, #0]
 8003f64:	4b66      	ldr	r3, [pc, #408]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a65      	ldr	r2, [pc, #404]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d013      	beq.n	8003fa0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f78:	f7fe f8ba 	bl	80020f0 <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f7e:	e008      	b.n	8003f92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f80:	f7fe f8b6 	bl	80020f0 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b64      	cmp	r3, #100	; 0x64
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e207      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f92:	4b5b      	ldr	r3, [pc, #364]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0f0      	beq.n	8003f80 <HAL_RCC_OscConfig+0xc0>
 8003f9e:	e014      	b.n	8003fca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa0:	f7fe f8a6 	bl	80020f0 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fa8:	f7fe f8a2 	bl	80020f0 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b64      	cmp	r3, #100	; 0x64
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e1f3      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fba:	4b51      	ldr	r3, [pc, #324]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1f0      	bne.n	8003fa8 <HAL_RCC_OscConfig+0xe8>
 8003fc6:	e000      	b.n	8003fca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d063      	beq.n	800409e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fd6:	4b4a      	ldr	r3, [pc, #296]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 030c 	and.w	r3, r3, #12
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00b      	beq.n	8003ffa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fe2:	4b47      	ldr	r3, [pc, #284]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fea:	2b08      	cmp	r3, #8
 8003fec:	d11c      	bne.n	8004028 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fee:	4b44      	ldr	r3, [pc, #272]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d116      	bne.n	8004028 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ffa:	4b41      	ldr	r3, [pc, #260]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d005      	beq.n	8004012 <HAL_RCC_OscConfig+0x152>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d001      	beq.n	8004012 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e1c7      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004012:	4b3b      	ldr	r3, [pc, #236]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	4937      	ldr	r1, [pc, #220]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8004022:	4313      	orrs	r3, r2
 8004024:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004026:	e03a      	b.n	800409e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d020      	beq.n	8004072 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004030:	4b34      	ldr	r3, [pc, #208]	; (8004104 <HAL_RCC_OscConfig+0x244>)
 8004032:	2201      	movs	r2, #1
 8004034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004036:	f7fe f85b 	bl	80020f0 <HAL_GetTick>
 800403a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800403c:	e008      	b.n	8004050 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800403e:	f7fe f857 	bl	80020f0 <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	2b02      	cmp	r3, #2
 800404a:	d901      	bls.n	8004050 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e1a8      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004050:	4b2b      	ldr	r3, [pc, #172]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d0f0      	beq.n	800403e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800405c:	4b28      	ldr	r3, [pc, #160]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	4925      	ldr	r1, [pc, #148]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 800406c:	4313      	orrs	r3, r2
 800406e:	600b      	str	r3, [r1, #0]
 8004070:	e015      	b.n	800409e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004072:	4b24      	ldr	r3, [pc, #144]	; (8004104 <HAL_RCC_OscConfig+0x244>)
 8004074:	2200      	movs	r2, #0
 8004076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004078:	f7fe f83a 	bl	80020f0 <HAL_GetTick>
 800407c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800407e:	e008      	b.n	8004092 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004080:	f7fe f836 	bl	80020f0 <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b02      	cmp	r3, #2
 800408c:	d901      	bls.n	8004092 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e187      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004092:	4b1b      	ldr	r3, [pc, #108]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0302 	and.w	r3, r3, #2
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1f0      	bne.n	8004080 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0308 	and.w	r3, r3, #8
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d036      	beq.n	8004118 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d016      	beq.n	80040e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040b2:	4b15      	ldr	r3, [pc, #84]	; (8004108 <HAL_RCC_OscConfig+0x248>)
 80040b4:	2201      	movs	r2, #1
 80040b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b8:	f7fe f81a 	bl	80020f0 <HAL_GetTick>
 80040bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040be:	e008      	b.n	80040d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040c0:	f7fe f816 	bl	80020f0 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d901      	bls.n	80040d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e167      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040d2:	4b0b      	ldr	r3, [pc, #44]	; (8004100 <HAL_RCC_OscConfig+0x240>)
 80040d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d0f0      	beq.n	80040c0 <HAL_RCC_OscConfig+0x200>
 80040de:	e01b      	b.n	8004118 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040e0:	4b09      	ldr	r3, [pc, #36]	; (8004108 <HAL_RCC_OscConfig+0x248>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040e6:	f7fe f803 	bl	80020f0 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040ec:	e00e      	b.n	800410c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040ee:	f7fd ffff 	bl	80020f0 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d907      	bls.n	800410c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e150      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
 8004100:	40023800 	.word	0x40023800
 8004104:	42470000 	.word	0x42470000
 8004108:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800410c:	4b88      	ldr	r3, [pc, #544]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 800410e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1ea      	bne.n	80040ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0304 	and.w	r3, r3, #4
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 8097 	beq.w	8004254 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004126:	2300      	movs	r3, #0
 8004128:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800412a:	4b81      	ldr	r3, [pc, #516]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d10f      	bne.n	8004156 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004136:	2300      	movs	r3, #0
 8004138:	60bb      	str	r3, [r7, #8]
 800413a:	4b7d      	ldr	r3, [pc, #500]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 800413c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413e:	4a7c      	ldr	r2, [pc, #496]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 8004140:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004144:	6413      	str	r3, [r2, #64]	; 0x40
 8004146:	4b7a      	ldr	r3, [pc, #488]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 8004148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800414e:	60bb      	str	r3, [r7, #8]
 8004150:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004152:	2301      	movs	r3, #1
 8004154:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004156:	4b77      	ldr	r3, [pc, #476]	; (8004334 <HAL_RCC_OscConfig+0x474>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800415e:	2b00      	cmp	r3, #0
 8004160:	d118      	bne.n	8004194 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004162:	4b74      	ldr	r3, [pc, #464]	; (8004334 <HAL_RCC_OscConfig+0x474>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a73      	ldr	r2, [pc, #460]	; (8004334 <HAL_RCC_OscConfig+0x474>)
 8004168:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800416c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800416e:	f7fd ffbf 	bl	80020f0 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004176:	f7fd ffbb 	bl	80020f0 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e10c      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004188:	4b6a      	ldr	r3, [pc, #424]	; (8004334 <HAL_RCC_OscConfig+0x474>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d106      	bne.n	80041aa <HAL_RCC_OscConfig+0x2ea>
 800419c:	4b64      	ldr	r3, [pc, #400]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 800419e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a0:	4a63      	ldr	r2, [pc, #396]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80041a2:	f043 0301 	orr.w	r3, r3, #1
 80041a6:	6713      	str	r3, [r2, #112]	; 0x70
 80041a8:	e01c      	b.n	80041e4 <HAL_RCC_OscConfig+0x324>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	2b05      	cmp	r3, #5
 80041b0:	d10c      	bne.n	80041cc <HAL_RCC_OscConfig+0x30c>
 80041b2:	4b5f      	ldr	r3, [pc, #380]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80041b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b6:	4a5e      	ldr	r2, [pc, #376]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80041b8:	f043 0304 	orr.w	r3, r3, #4
 80041bc:	6713      	str	r3, [r2, #112]	; 0x70
 80041be:	4b5c      	ldr	r3, [pc, #368]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80041c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c2:	4a5b      	ldr	r2, [pc, #364]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80041c4:	f043 0301 	orr.w	r3, r3, #1
 80041c8:	6713      	str	r3, [r2, #112]	; 0x70
 80041ca:	e00b      	b.n	80041e4 <HAL_RCC_OscConfig+0x324>
 80041cc:	4b58      	ldr	r3, [pc, #352]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80041ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d0:	4a57      	ldr	r2, [pc, #348]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80041d2:	f023 0301 	bic.w	r3, r3, #1
 80041d6:	6713      	str	r3, [r2, #112]	; 0x70
 80041d8:	4b55      	ldr	r3, [pc, #340]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80041da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041dc:	4a54      	ldr	r2, [pc, #336]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80041de:	f023 0304 	bic.w	r3, r3, #4
 80041e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d015      	beq.n	8004218 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ec:	f7fd ff80 	bl	80020f0 <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f2:	e00a      	b.n	800420a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041f4:	f7fd ff7c 	bl	80020f0 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004202:	4293      	cmp	r3, r2
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e0cb      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800420a:	4b49      	ldr	r3, [pc, #292]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 800420c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0ee      	beq.n	80041f4 <HAL_RCC_OscConfig+0x334>
 8004216:	e014      	b.n	8004242 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004218:	f7fd ff6a 	bl	80020f0 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800421e:	e00a      	b.n	8004236 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004220:	f7fd ff66 	bl	80020f0 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	f241 3288 	movw	r2, #5000	; 0x1388
 800422e:	4293      	cmp	r3, r2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e0b5      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004236:	4b3e      	ldr	r3, [pc, #248]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 8004238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1ee      	bne.n	8004220 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004242:	7dfb      	ldrb	r3, [r7, #23]
 8004244:	2b01      	cmp	r3, #1
 8004246:	d105      	bne.n	8004254 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004248:	4b39      	ldr	r3, [pc, #228]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 800424a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424c:	4a38      	ldr	r2, [pc, #224]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 800424e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004252:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	2b00      	cmp	r3, #0
 800425a:	f000 80a1 	beq.w	80043a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800425e:	4b34      	ldr	r3, [pc, #208]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f003 030c 	and.w	r3, r3, #12
 8004266:	2b08      	cmp	r3, #8
 8004268:	d05c      	beq.n	8004324 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	2b02      	cmp	r3, #2
 8004270:	d141      	bne.n	80042f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004272:	4b31      	ldr	r3, [pc, #196]	; (8004338 <HAL_RCC_OscConfig+0x478>)
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004278:	f7fd ff3a 	bl	80020f0 <HAL_GetTick>
 800427c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800427e:	e008      	b.n	8004292 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004280:	f7fd ff36 	bl	80020f0 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e087      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004292:	4b27      	ldr	r3, [pc, #156]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1f0      	bne.n	8004280 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	69da      	ldr	r2, [r3, #28]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	431a      	orrs	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	019b      	lsls	r3, r3, #6
 80042ae:	431a      	orrs	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b4:	085b      	lsrs	r3, r3, #1
 80042b6:	3b01      	subs	r3, #1
 80042b8:	041b      	lsls	r3, r3, #16
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c0:	061b      	lsls	r3, r3, #24
 80042c2:	491b      	ldr	r1, [pc, #108]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042c8:	4b1b      	ldr	r3, [pc, #108]	; (8004338 <HAL_RCC_OscConfig+0x478>)
 80042ca:	2201      	movs	r2, #1
 80042cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ce:	f7fd ff0f 	bl	80020f0 <HAL_GetTick>
 80042d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042d4:	e008      	b.n	80042e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042d6:	f7fd ff0b 	bl	80020f0 <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d901      	bls.n	80042e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e05c      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042e8:	4b11      	ldr	r3, [pc, #68]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d0f0      	beq.n	80042d6 <HAL_RCC_OscConfig+0x416>
 80042f4:	e054      	b.n	80043a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042f6:	4b10      	ldr	r3, [pc, #64]	; (8004338 <HAL_RCC_OscConfig+0x478>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042fc:	f7fd fef8 	bl	80020f0 <HAL_GetTick>
 8004300:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004302:	e008      	b.n	8004316 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004304:	f7fd fef4 	bl	80020f0 <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	2b02      	cmp	r3, #2
 8004310:	d901      	bls.n	8004316 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e045      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004316:	4b06      	ldr	r3, [pc, #24]	; (8004330 <HAL_RCC_OscConfig+0x470>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1f0      	bne.n	8004304 <HAL_RCC_OscConfig+0x444>
 8004322:	e03d      	b.n	80043a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d107      	bne.n	800433c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e038      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
 8004330:	40023800 	.word	0x40023800
 8004334:	40007000 	.word	0x40007000
 8004338:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800433c:	4b1b      	ldr	r3, [pc, #108]	; (80043ac <HAL_RCC_OscConfig+0x4ec>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d028      	beq.n	800439c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004354:	429a      	cmp	r2, r3
 8004356:	d121      	bne.n	800439c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004362:	429a      	cmp	r2, r3
 8004364:	d11a      	bne.n	800439c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800436c:	4013      	ands	r3, r2
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004372:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004374:	4293      	cmp	r3, r2
 8004376:	d111      	bne.n	800439c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004382:	085b      	lsrs	r3, r3, #1
 8004384:	3b01      	subs	r3, #1
 8004386:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004388:	429a      	cmp	r2, r3
 800438a:	d107      	bne.n	800439c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004396:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004398:	429a      	cmp	r2, r3
 800439a:	d001      	beq.n	80043a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3718      	adds	r7, #24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40023800 	.word	0x40023800

080043b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d101      	bne.n	80043c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e0cc      	b.n	800455e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043c4:	4b68      	ldr	r3, [pc, #416]	; (8004568 <HAL_RCC_ClockConfig+0x1b8>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0307 	and.w	r3, r3, #7
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d90c      	bls.n	80043ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043d2:	4b65      	ldr	r3, [pc, #404]	; (8004568 <HAL_RCC_ClockConfig+0x1b8>)
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	b2d2      	uxtb	r2, r2
 80043d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043da:	4b63      	ldr	r3, [pc, #396]	; (8004568 <HAL_RCC_ClockConfig+0x1b8>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0307 	and.w	r3, r3, #7
 80043e2:	683a      	ldr	r2, [r7, #0]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d001      	beq.n	80043ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e0b8      	b.n	800455e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d020      	beq.n	800443a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0304 	and.w	r3, r3, #4
 8004400:	2b00      	cmp	r3, #0
 8004402:	d005      	beq.n	8004410 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004404:	4b59      	ldr	r3, [pc, #356]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	4a58      	ldr	r2, [pc, #352]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 800440a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800440e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0308 	and.w	r3, r3, #8
 8004418:	2b00      	cmp	r3, #0
 800441a:	d005      	beq.n	8004428 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800441c:	4b53      	ldr	r3, [pc, #332]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	4a52      	ldr	r2, [pc, #328]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004422:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004426:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004428:	4b50      	ldr	r3, [pc, #320]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	494d      	ldr	r1, [pc, #308]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004436:	4313      	orrs	r3, r2
 8004438:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b00      	cmp	r3, #0
 8004444:	d044      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d107      	bne.n	800445e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800444e:	4b47      	ldr	r3, [pc, #284]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d119      	bne.n	800448e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e07f      	b.n	800455e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	2b02      	cmp	r3, #2
 8004464:	d003      	beq.n	800446e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800446a:	2b03      	cmp	r3, #3
 800446c:	d107      	bne.n	800447e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800446e:	4b3f      	ldr	r3, [pc, #252]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d109      	bne.n	800448e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e06f      	b.n	800455e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800447e:	4b3b      	ldr	r3, [pc, #236]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e067      	b.n	800455e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800448e:	4b37      	ldr	r3, [pc, #220]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f023 0203 	bic.w	r2, r3, #3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	4934      	ldr	r1, [pc, #208]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 800449c:	4313      	orrs	r3, r2
 800449e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044a0:	f7fd fe26 	bl	80020f0 <HAL_GetTick>
 80044a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a6:	e00a      	b.n	80044be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044a8:	f7fd fe22 	bl	80020f0 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e04f      	b.n	800455e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044be:	4b2b      	ldr	r3, [pc, #172]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f003 020c 	and.w	r2, r3, #12
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d1eb      	bne.n	80044a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044d0:	4b25      	ldr	r3, [pc, #148]	; (8004568 <HAL_RCC_ClockConfig+0x1b8>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0307 	and.w	r3, r3, #7
 80044d8:	683a      	ldr	r2, [r7, #0]
 80044da:	429a      	cmp	r2, r3
 80044dc:	d20c      	bcs.n	80044f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044de:	4b22      	ldr	r3, [pc, #136]	; (8004568 <HAL_RCC_ClockConfig+0x1b8>)
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	b2d2      	uxtb	r2, r2
 80044e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044e6:	4b20      	ldr	r3, [pc, #128]	; (8004568 <HAL_RCC_ClockConfig+0x1b8>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0307 	and.w	r3, r3, #7
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d001      	beq.n	80044f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e032      	b.n	800455e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0304 	and.w	r3, r3, #4
 8004500:	2b00      	cmp	r3, #0
 8004502:	d008      	beq.n	8004516 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004504:	4b19      	ldr	r3, [pc, #100]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	4916      	ldr	r1, [pc, #88]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004512:	4313      	orrs	r3, r2
 8004514:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0308 	and.w	r3, r3, #8
 800451e:	2b00      	cmp	r3, #0
 8004520:	d009      	beq.n	8004536 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004522:	4b12      	ldr	r3, [pc, #72]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	490e      	ldr	r1, [pc, #56]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 8004532:	4313      	orrs	r3, r2
 8004534:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004536:	f000 f821 	bl	800457c <HAL_RCC_GetSysClockFreq>
 800453a:	4602      	mov	r2, r0
 800453c:	4b0b      	ldr	r3, [pc, #44]	; (800456c <HAL_RCC_ClockConfig+0x1bc>)
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	091b      	lsrs	r3, r3, #4
 8004542:	f003 030f 	and.w	r3, r3, #15
 8004546:	490a      	ldr	r1, [pc, #40]	; (8004570 <HAL_RCC_ClockConfig+0x1c0>)
 8004548:	5ccb      	ldrb	r3, [r1, r3]
 800454a:	fa22 f303 	lsr.w	r3, r2, r3
 800454e:	4a09      	ldr	r2, [pc, #36]	; (8004574 <HAL_RCC_ClockConfig+0x1c4>)
 8004550:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004552:	4b09      	ldr	r3, [pc, #36]	; (8004578 <HAL_RCC_ClockConfig+0x1c8>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4618      	mov	r0, r3
 8004558:	f7fd fd86 	bl	8002068 <HAL_InitTick>

  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	40023c00 	.word	0x40023c00
 800456c:	40023800 	.word	0x40023800
 8004570:	08008dac 	.word	0x08008dac
 8004574:	20000000 	.word	0x20000000
 8004578:	20000004 	.word	0x20000004

0800457c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800457c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004580:	b094      	sub	sp, #80	; 0x50
 8004582:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	647b      	str	r3, [r7, #68]	; 0x44
 8004588:	2300      	movs	r3, #0
 800458a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800458c:	2300      	movs	r3, #0
 800458e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004590:	2300      	movs	r3, #0
 8004592:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004594:	4b79      	ldr	r3, [pc, #484]	; (800477c <HAL_RCC_GetSysClockFreq+0x200>)
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f003 030c 	and.w	r3, r3, #12
 800459c:	2b08      	cmp	r3, #8
 800459e:	d00d      	beq.n	80045bc <HAL_RCC_GetSysClockFreq+0x40>
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	f200 80e1 	bhi.w	8004768 <HAL_RCC_GetSysClockFreq+0x1ec>
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <HAL_RCC_GetSysClockFreq+0x34>
 80045aa:	2b04      	cmp	r3, #4
 80045ac:	d003      	beq.n	80045b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80045ae:	e0db      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045b0:	4b73      	ldr	r3, [pc, #460]	; (8004780 <HAL_RCC_GetSysClockFreq+0x204>)
 80045b2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80045b4:	e0db      	b.n	800476e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045b6:	4b73      	ldr	r3, [pc, #460]	; (8004784 <HAL_RCC_GetSysClockFreq+0x208>)
 80045b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045ba:	e0d8      	b.n	800476e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045bc:	4b6f      	ldr	r3, [pc, #444]	; (800477c <HAL_RCC_GetSysClockFreq+0x200>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045c4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045c6:	4b6d      	ldr	r3, [pc, #436]	; (800477c <HAL_RCC_GetSysClockFreq+0x200>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d063      	beq.n	800469a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045d2:	4b6a      	ldr	r3, [pc, #424]	; (800477c <HAL_RCC_GetSysClockFreq+0x200>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	099b      	lsrs	r3, r3, #6
 80045d8:	2200      	movs	r2, #0
 80045da:	63bb      	str	r3, [r7, #56]	; 0x38
 80045dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80045de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045e4:	633b      	str	r3, [r7, #48]	; 0x30
 80045e6:	2300      	movs	r3, #0
 80045e8:	637b      	str	r3, [r7, #52]	; 0x34
 80045ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80045ee:	4622      	mov	r2, r4
 80045f0:	462b      	mov	r3, r5
 80045f2:	f04f 0000 	mov.w	r0, #0
 80045f6:	f04f 0100 	mov.w	r1, #0
 80045fa:	0159      	lsls	r1, r3, #5
 80045fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004600:	0150      	lsls	r0, r2, #5
 8004602:	4602      	mov	r2, r0
 8004604:	460b      	mov	r3, r1
 8004606:	4621      	mov	r1, r4
 8004608:	1a51      	subs	r1, r2, r1
 800460a:	6139      	str	r1, [r7, #16]
 800460c:	4629      	mov	r1, r5
 800460e:	eb63 0301 	sbc.w	r3, r3, r1
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	f04f 0200 	mov.w	r2, #0
 8004618:	f04f 0300 	mov.w	r3, #0
 800461c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004620:	4659      	mov	r1, fp
 8004622:	018b      	lsls	r3, r1, #6
 8004624:	4651      	mov	r1, sl
 8004626:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800462a:	4651      	mov	r1, sl
 800462c:	018a      	lsls	r2, r1, #6
 800462e:	4651      	mov	r1, sl
 8004630:	ebb2 0801 	subs.w	r8, r2, r1
 8004634:	4659      	mov	r1, fp
 8004636:	eb63 0901 	sbc.w	r9, r3, r1
 800463a:	f04f 0200 	mov.w	r2, #0
 800463e:	f04f 0300 	mov.w	r3, #0
 8004642:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004646:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800464a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800464e:	4690      	mov	r8, r2
 8004650:	4699      	mov	r9, r3
 8004652:	4623      	mov	r3, r4
 8004654:	eb18 0303 	adds.w	r3, r8, r3
 8004658:	60bb      	str	r3, [r7, #8]
 800465a:	462b      	mov	r3, r5
 800465c:	eb49 0303 	adc.w	r3, r9, r3
 8004660:	60fb      	str	r3, [r7, #12]
 8004662:	f04f 0200 	mov.w	r2, #0
 8004666:	f04f 0300 	mov.w	r3, #0
 800466a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800466e:	4629      	mov	r1, r5
 8004670:	024b      	lsls	r3, r1, #9
 8004672:	4621      	mov	r1, r4
 8004674:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004678:	4621      	mov	r1, r4
 800467a:	024a      	lsls	r2, r1, #9
 800467c:	4610      	mov	r0, r2
 800467e:	4619      	mov	r1, r3
 8004680:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004682:	2200      	movs	r2, #0
 8004684:	62bb      	str	r3, [r7, #40]	; 0x28
 8004686:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004688:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800468c:	f7fc fab4 	bl	8000bf8 <__aeabi_uldivmod>
 8004690:	4602      	mov	r2, r0
 8004692:	460b      	mov	r3, r1
 8004694:	4613      	mov	r3, r2
 8004696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004698:	e058      	b.n	800474c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800469a:	4b38      	ldr	r3, [pc, #224]	; (800477c <HAL_RCC_GetSysClockFreq+0x200>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	099b      	lsrs	r3, r3, #6
 80046a0:	2200      	movs	r2, #0
 80046a2:	4618      	mov	r0, r3
 80046a4:	4611      	mov	r1, r2
 80046a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80046aa:	623b      	str	r3, [r7, #32]
 80046ac:	2300      	movs	r3, #0
 80046ae:	627b      	str	r3, [r7, #36]	; 0x24
 80046b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80046b4:	4642      	mov	r2, r8
 80046b6:	464b      	mov	r3, r9
 80046b8:	f04f 0000 	mov.w	r0, #0
 80046bc:	f04f 0100 	mov.w	r1, #0
 80046c0:	0159      	lsls	r1, r3, #5
 80046c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046c6:	0150      	lsls	r0, r2, #5
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4641      	mov	r1, r8
 80046ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80046d2:	4649      	mov	r1, r9
 80046d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80046e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80046e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80046ec:	ebb2 040a 	subs.w	r4, r2, sl
 80046f0:	eb63 050b 	sbc.w	r5, r3, fp
 80046f4:	f04f 0200 	mov.w	r2, #0
 80046f8:	f04f 0300 	mov.w	r3, #0
 80046fc:	00eb      	lsls	r3, r5, #3
 80046fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004702:	00e2      	lsls	r2, r4, #3
 8004704:	4614      	mov	r4, r2
 8004706:	461d      	mov	r5, r3
 8004708:	4643      	mov	r3, r8
 800470a:	18e3      	adds	r3, r4, r3
 800470c:	603b      	str	r3, [r7, #0]
 800470e:	464b      	mov	r3, r9
 8004710:	eb45 0303 	adc.w	r3, r5, r3
 8004714:	607b      	str	r3, [r7, #4]
 8004716:	f04f 0200 	mov.w	r2, #0
 800471a:	f04f 0300 	mov.w	r3, #0
 800471e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004722:	4629      	mov	r1, r5
 8004724:	028b      	lsls	r3, r1, #10
 8004726:	4621      	mov	r1, r4
 8004728:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800472c:	4621      	mov	r1, r4
 800472e:	028a      	lsls	r2, r1, #10
 8004730:	4610      	mov	r0, r2
 8004732:	4619      	mov	r1, r3
 8004734:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004736:	2200      	movs	r2, #0
 8004738:	61bb      	str	r3, [r7, #24]
 800473a:	61fa      	str	r2, [r7, #28]
 800473c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004740:	f7fc fa5a 	bl	8000bf8 <__aeabi_uldivmod>
 8004744:	4602      	mov	r2, r0
 8004746:	460b      	mov	r3, r1
 8004748:	4613      	mov	r3, r2
 800474a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800474c:	4b0b      	ldr	r3, [pc, #44]	; (800477c <HAL_RCC_GetSysClockFreq+0x200>)
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	0c1b      	lsrs	r3, r3, #16
 8004752:	f003 0303 	and.w	r3, r3, #3
 8004756:	3301      	adds	r3, #1
 8004758:	005b      	lsls	r3, r3, #1
 800475a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800475c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800475e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004760:	fbb2 f3f3 	udiv	r3, r2, r3
 8004764:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004766:	e002      	b.n	800476e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004768:	4b05      	ldr	r3, [pc, #20]	; (8004780 <HAL_RCC_GetSysClockFreq+0x204>)
 800476a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800476c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800476e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004770:	4618      	mov	r0, r3
 8004772:	3750      	adds	r7, #80	; 0x50
 8004774:	46bd      	mov	sp, r7
 8004776:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800477a:	bf00      	nop
 800477c:	40023800 	.word	0x40023800
 8004780:	00f42400 	.word	0x00f42400
 8004784:	007a1200 	.word	0x007a1200

08004788 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004788:	b480      	push	{r7}
 800478a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800478c:	4b03      	ldr	r3, [pc, #12]	; (800479c <HAL_RCC_GetHCLKFreq+0x14>)
 800478e:	681b      	ldr	r3, [r3, #0]
}
 8004790:	4618      	mov	r0, r3
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	20000000 	.word	0x20000000

080047a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80047a4:	f7ff fff0 	bl	8004788 <HAL_RCC_GetHCLKFreq>
 80047a8:	4602      	mov	r2, r0
 80047aa:	4b05      	ldr	r3, [pc, #20]	; (80047c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	0a9b      	lsrs	r3, r3, #10
 80047b0:	f003 0307 	and.w	r3, r3, #7
 80047b4:	4903      	ldr	r1, [pc, #12]	; (80047c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047b6:	5ccb      	ldrb	r3, [r1, r3]
 80047b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047bc:	4618      	mov	r0, r3
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40023800 	.word	0x40023800
 80047c4:	08008dbc 	.word	0x08008dbc

080047c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80047cc:	f7ff ffdc 	bl	8004788 <HAL_RCC_GetHCLKFreq>
 80047d0:	4602      	mov	r2, r0
 80047d2:	4b05      	ldr	r3, [pc, #20]	; (80047e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	0b5b      	lsrs	r3, r3, #13
 80047d8:	f003 0307 	and.w	r3, r3, #7
 80047dc:	4903      	ldr	r1, [pc, #12]	; (80047ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80047de:	5ccb      	ldrb	r3, [r1, r3]
 80047e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	40023800 	.word	0x40023800
 80047ec:	08008dbc 	.word	0x08008dbc

080047f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e041      	b.n	8004886 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d106      	bne.n	800481c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7fd fa28 	bl	8001c6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3304      	adds	r3, #4
 800482c:	4619      	mov	r1, r3
 800482e:	4610      	mov	r0, r2
 8004830:	f000 f950 	bl	8004ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004884:	2300      	movs	r3, #0
}
 8004886:	4618      	mov	r0, r3
 8004888:	3708      	adds	r7, #8
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
	...

08004890 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d001      	beq.n	80048a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e03c      	b.n	8004922 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a1e      	ldr	r2, [pc, #120]	; (8004930 <HAL_TIM_Base_Start+0xa0>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d018      	beq.n	80048ec <HAL_TIM_Base_Start+0x5c>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048c2:	d013      	beq.n	80048ec <HAL_TIM_Base_Start+0x5c>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a1a      	ldr	r2, [pc, #104]	; (8004934 <HAL_TIM_Base_Start+0xa4>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d00e      	beq.n	80048ec <HAL_TIM_Base_Start+0x5c>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a19      	ldr	r2, [pc, #100]	; (8004938 <HAL_TIM_Base_Start+0xa8>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d009      	beq.n	80048ec <HAL_TIM_Base_Start+0x5c>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a17      	ldr	r2, [pc, #92]	; (800493c <HAL_TIM_Base_Start+0xac>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d004      	beq.n	80048ec <HAL_TIM_Base_Start+0x5c>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a16      	ldr	r2, [pc, #88]	; (8004940 <HAL_TIM_Base_Start+0xb0>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d111      	bne.n	8004910 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 0307 	and.w	r3, r3, #7
 80048f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2b06      	cmp	r3, #6
 80048fc:	d010      	beq.n	8004920 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f042 0201 	orr.w	r2, r2, #1
 800490c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800490e:	e007      	b.n	8004920 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3714      	adds	r7, #20
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	40010000 	.word	0x40010000
 8004934:	40000400 	.word	0x40000400
 8004938:	40000800 	.word	0x40000800
 800493c:	40000c00 	.word	0x40000c00
 8004940:	40014000 	.word	0x40014000

08004944 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800494e:	2300      	movs	r3, #0
 8004950:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004958:	2b01      	cmp	r3, #1
 800495a:	d101      	bne.n	8004960 <HAL_TIM_ConfigClockSource+0x1c>
 800495c:	2302      	movs	r3, #2
 800495e:	e0b4      	b.n	8004aca <HAL_TIM_ConfigClockSource+0x186>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800497e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004986:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68ba      	ldr	r2, [r7, #8]
 800498e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004998:	d03e      	beq.n	8004a18 <HAL_TIM_ConfigClockSource+0xd4>
 800499a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800499e:	f200 8087 	bhi.w	8004ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80049a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049a6:	f000 8086 	beq.w	8004ab6 <HAL_TIM_ConfigClockSource+0x172>
 80049aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049ae:	d87f      	bhi.n	8004ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80049b0:	2b70      	cmp	r3, #112	; 0x70
 80049b2:	d01a      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0xa6>
 80049b4:	2b70      	cmp	r3, #112	; 0x70
 80049b6:	d87b      	bhi.n	8004ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80049b8:	2b60      	cmp	r3, #96	; 0x60
 80049ba:	d050      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x11a>
 80049bc:	2b60      	cmp	r3, #96	; 0x60
 80049be:	d877      	bhi.n	8004ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80049c0:	2b50      	cmp	r3, #80	; 0x50
 80049c2:	d03c      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0xfa>
 80049c4:	2b50      	cmp	r3, #80	; 0x50
 80049c6:	d873      	bhi.n	8004ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80049c8:	2b40      	cmp	r3, #64	; 0x40
 80049ca:	d058      	beq.n	8004a7e <HAL_TIM_ConfigClockSource+0x13a>
 80049cc:	2b40      	cmp	r3, #64	; 0x40
 80049ce:	d86f      	bhi.n	8004ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80049d0:	2b30      	cmp	r3, #48	; 0x30
 80049d2:	d064      	beq.n	8004a9e <HAL_TIM_ConfigClockSource+0x15a>
 80049d4:	2b30      	cmp	r3, #48	; 0x30
 80049d6:	d86b      	bhi.n	8004ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80049d8:	2b20      	cmp	r3, #32
 80049da:	d060      	beq.n	8004a9e <HAL_TIM_ConfigClockSource+0x15a>
 80049dc:	2b20      	cmp	r3, #32
 80049de:	d867      	bhi.n	8004ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d05c      	beq.n	8004a9e <HAL_TIM_ConfigClockSource+0x15a>
 80049e4:	2b10      	cmp	r3, #16
 80049e6:	d05a      	beq.n	8004a9e <HAL_TIM_ConfigClockSource+0x15a>
 80049e8:	e062      	b.n	8004ab0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6818      	ldr	r0, [r3, #0]
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	6899      	ldr	r1, [r3, #8]
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f000 f965 	bl	8004cc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	609a      	str	r2, [r3, #8]
      break;
 8004a16:	e04f      	b.n	8004ab8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	6899      	ldr	r1, [r3, #8]
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685a      	ldr	r2, [r3, #4]
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	f000 f94e 	bl	8004cc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a3a:	609a      	str	r2, [r3, #8]
      break;
 8004a3c:	e03c      	b.n	8004ab8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6818      	ldr	r0, [r3, #0]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	6859      	ldr	r1, [r3, #4]
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	f000 f8c2 	bl	8004bd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2150      	movs	r1, #80	; 0x50
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 f91b 	bl	8004c92 <TIM_ITRx_SetConfig>
      break;
 8004a5c:	e02c      	b.n	8004ab8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6818      	ldr	r0, [r3, #0]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	6859      	ldr	r1, [r3, #4]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	f000 f8e1 	bl	8004c32 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2160      	movs	r1, #96	; 0x60
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 f90b 	bl	8004c92 <TIM_ITRx_SetConfig>
      break;
 8004a7c:	e01c      	b.n	8004ab8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6818      	ldr	r0, [r3, #0]
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	6859      	ldr	r1, [r3, #4]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	f000 f8a2 	bl	8004bd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2140      	movs	r1, #64	; 0x40
 8004a96:	4618      	mov	r0, r3
 8004a98:	f000 f8fb 	bl	8004c92 <TIM_ITRx_SetConfig>
      break;
 8004a9c:	e00c      	b.n	8004ab8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4610      	mov	r0, r2
 8004aaa:	f000 f8f2 	bl	8004c92 <TIM_ITRx_SetConfig>
      break;
 8004aae:	e003      	b.n	8004ab8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ab4:	e000      	b.n	8004ab8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ab6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b085      	sub	sp, #20
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a34      	ldr	r2, [pc, #208]	; (8004bb8 <TIM_Base_SetConfig+0xe4>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d00f      	beq.n	8004b0c <TIM_Base_SetConfig+0x38>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004af2:	d00b      	beq.n	8004b0c <TIM_Base_SetConfig+0x38>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a31      	ldr	r2, [pc, #196]	; (8004bbc <TIM_Base_SetConfig+0xe8>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d007      	beq.n	8004b0c <TIM_Base_SetConfig+0x38>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a30      	ldr	r2, [pc, #192]	; (8004bc0 <TIM_Base_SetConfig+0xec>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d003      	beq.n	8004b0c <TIM_Base_SetConfig+0x38>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a2f      	ldr	r2, [pc, #188]	; (8004bc4 <TIM_Base_SetConfig+0xf0>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d108      	bne.n	8004b1e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a25      	ldr	r2, [pc, #148]	; (8004bb8 <TIM_Base_SetConfig+0xe4>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d01b      	beq.n	8004b5e <TIM_Base_SetConfig+0x8a>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b2c:	d017      	beq.n	8004b5e <TIM_Base_SetConfig+0x8a>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a22      	ldr	r2, [pc, #136]	; (8004bbc <TIM_Base_SetConfig+0xe8>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d013      	beq.n	8004b5e <TIM_Base_SetConfig+0x8a>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a21      	ldr	r2, [pc, #132]	; (8004bc0 <TIM_Base_SetConfig+0xec>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00f      	beq.n	8004b5e <TIM_Base_SetConfig+0x8a>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a20      	ldr	r2, [pc, #128]	; (8004bc4 <TIM_Base_SetConfig+0xf0>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00b      	beq.n	8004b5e <TIM_Base_SetConfig+0x8a>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a1f      	ldr	r2, [pc, #124]	; (8004bc8 <TIM_Base_SetConfig+0xf4>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d007      	beq.n	8004b5e <TIM_Base_SetConfig+0x8a>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a1e      	ldr	r2, [pc, #120]	; (8004bcc <TIM_Base_SetConfig+0xf8>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d003      	beq.n	8004b5e <TIM_Base_SetConfig+0x8a>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a1d      	ldr	r2, [pc, #116]	; (8004bd0 <TIM_Base_SetConfig+0xfc>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d108      	bne.n	8004b70 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a08      	ldr	r2, [pc, #32]	; (8004bb8 <TIM_Base_SetConfig+0xe4>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d103      	bne.n	8004ba4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	691a      	ldr	r2, [r3, #16]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	615a      	str	r2, [r3, #20]
}
 8004baa:	bf00      	nop
 8004bac:	3714      	adds	r7, #20
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	40010000 	.word	0x40010000
 8004bbc:	40000400 	.word	0x40000400
 8004bc0:	40000800 	.word	0x40000800
 8004bc4:	40000c00 	.word	0x40000c00
 8004bc8:	40014000 	.word	0x40014000
 8004bcc:	40014400 	.word	0x40014400
 8004bd0:	40014800 	.word	0x40014800

08004bd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b087      	sub	sp, #28
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	f023 0201 	bic.w	r2, r3, #1
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	693a      	ldr	r2, [r7, #16]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f023 030a 	bic.w	r3, r3, #10
 8004c10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	621a      	str	r2, [r3, #32]
}
 8004c26:	bf00      	nop
 8004c28:	371c      	adds	r7, #28
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr

08004c32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c32:	b480      	push	{r7}
 8004c34:	b087      	sub	sp, #28
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	60f8      	str	r0, [r7, #12]
 8004c3a:	60b9      	str	r1, [r7, #8]
 8004c3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6a1b      	ldr	r3, [r3, #32]
 8004c42:	f023 0210 	bic.w	r2, r3, #16
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	031b      	lsls	r3, r3, #12
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	011b      	lsls	r3, r3, #4
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	621a      	str	r2, [r3, #32]
}
 8004c86:	bf00      	nop
 8004c88:	371c      	adds	r7, #28
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b085      	sub	sp, #20
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
 8004c9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ca8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004caa:	683a      	ldr	r2, [r7, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	f043 0307 	orr.w	r3, r3, #7
 8004cb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	609a      	str	r2, [r3, #8]
}
 8004cbc:	bf00      	nop
 8004cbe:	3714      	adds	r7, #20
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr

08004cc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b087      	sub	sp, #28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
 8004cd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ce2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	021a      	lsls	r2, r3, #8
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	431a      	orrs	r2, r3
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	697a      	ldr	r2, [r7, #20]
 8004cfa:	609a      	str	r2, [r3, #8]
}
 8004cfc:	bf00      	nop
 8004cfe:	371c      	adds	r7, #28
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr

08004d08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d101      	bne.n	8004d20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	e050      	b.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a1c      	ldr	r2, [pc, #112]	; (8004dd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d018      	beq.n	8004d96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d6c:	d013      	beq.n	8004d96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a18      	ldr	r2, [pc, #96]	; (8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d00e      	beq.n	8004d96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a16      	ldr	r2, [pc, #88]	; (8004dd8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d009      	beq.n	8004d96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a15      	ldr	r2, [pc, #84]	; (8004ddc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d004      	beq.n	8004d96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a13      	ldr	r2, [pc, #76]	; (8004de0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d10c      	bne.n	8004db0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	68ba      	ldr	r2, [r7, #8]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3714      	adds	r7, #20
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	40010000 	.word	0x40010000
 8004dd4:	40000400 	.word	0x40000400
 8004dd8:	40000800 	.word	0x40000800
 8004ddc:	40000c00 	.word	0x40000c00
 8004de0:	40014000 	.word	0x40014000

08004de4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d101      	bne.n	8004df6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e03f      	b.n	8004e76 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d106      	bne.n	8004e10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f7fc ff50 	bl	8001cb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2224      	movs	r2, #36	; 0x24
 8004e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fddf 	bl	80059ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	691a      	ldr	r2, [r3, #16]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	695a      	ldr	r2, [r3, #20]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68da      	ldr	r2, [r3, #12]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2220      	movs	r2, #32
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2220      	movs	r2, #32
 8004e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b08a      	sub	sp, #40	; 0x28
 8004e82:	af02      	add	r7, sp, #8
 8004e84:	60f8      	str	r0, [r7, #12]
 8004e86:	60b9      	str	r1, [r7, #8]
 8004e88:	603b      	str	r3, [r7, #0]
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b20      	cmp	r3, #32
 8004e9c:	d17c      	bne.n	8004f98 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d002      	beq.n	8004eaa <HAL_UART_Transmit+0x2c>
 8004ea4:	88fb      	ldrh	r3, [r7, #6]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e075      	b.n	8004f9a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d101      	bne.n	8004ebc <HAL_UART_Transmit+0x3e>
 8004eb8:	2302      	movs	r3, #2
 8004eba:	e06e      	b.n	8004f9a <HAL_UART_Transmit+0x11c>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2221      	movs	r2, #33	; 0x21
 8004ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ed2:	f7fd f90d 	bl	80020f0 <HAL_GetTick>
 8004ed6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	88fa      	ldrh	r2, [r7, #6]
 8004edc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	88fa      	ldrh	r2, [r7, #6]
 8004ee2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eec:	d108      	bne.n	8004f00 <HAL_UART_Transmit+0x82>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d104      	bne.n	8004f00 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	61bb      	str	r3, [r7, #24]
 8004efe:	e003      	b.n	8004f08 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f04:	2300      	movs	r3, #0
 8004f06:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004f10:	e02a      	b.n	8004f68 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	2180      	movs	r1, #128	; 0x80
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 fb1f 	bl	8005560 <UART_WaitOnFlagUntilTimeout>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e036      	b.n	8004f9a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d10b      	bne.n	8004f4a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	461a      	mov	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f40:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	3302      	adds	r3, #2
 8004f46:	61bb      	str	r3, [r7, #24]
 8004f48:	e007      	b.n	8004f5a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	781a      	ldrb	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	3301      	adds	r3, #1
 8004f58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	3b01      	subs	r3, #1
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d1cf      	bne.n	8004f12 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	9300      	str	r3, [sp, #0]
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	2140      	movs	r1, #64	; 0x40
 8004f7c:	68f8      	ldr	r0, [r7, #12]
 8004f7e:	f000 faef 	bl	8005560 <UART_WaitOnFlagUntilTimeout>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d001      	beq.n	8004f8c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e006      	b.n	8004f9a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004f94:	2300      	movs	r3, #0
 8004f96:	e000      	b.n	8004f9a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004f98:	2302      	movs	r3, #2
  }
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3720      	adds	r7, #32
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b084      	sub	sp, #16
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	60f8      	str	r0, [r7, #12]
 8004faa:	60b9      	str	r1, [r7, #8]
 8004fac:	4613      	mov	r3, r2
 8004fae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b20      	cmp	r3, #32
 8004fba:	d11d      	bne.n	8004ff8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <HAL_UART_Receive_IT+0x26>
 8004fc2:	88fb      	ldrh	r3, [r7, #6]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d101      	bne.n	8004fcc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e016      	b.n	8004ffa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d101      	bne.n	8004fda <HAL_UART_Receive_IT+0x38>
 8004fd6:	2302      	movs	r3, #2
 8004fd8:	e00f      	b.n	8004ffa <HAL_UART_Receive_IT+0x58>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004fe8:	88fb      	ldrh	r3, [r7, #6]
 8004fea:	461a      	mov	r2, r3
 8004fec:	68b9      	ldr	r1, [r7, #8]
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f000 fb24 	bl	800563c <UART_Start_Receive_IT>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	e000      	b.n	8004ffa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004ff8:	2302      	movs	r3, #2
  }
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3710      	adds	r7, #16
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
	...

08005004 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b0ba      	sub	sp, #232	; 0xe8
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800502a:	2300      	movs	r3, #0
 800502c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005030:	2300      	movs	r3, #0
 8005032:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800503a:	f003 030f 	and.w	r3, r3, #15
 800503e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005042:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10f      	bne.n	800506a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800504a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800504e:	f003 0320 	and.w	r3, r3, #32
 8005052:	2b00      	cmp	r3, #0
 8005054:	d009      	beq.n	800506a <HAL_UART_IRQHandler+0x66>
 8005056:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800505a:	f003 0320 	and.w	r3, r3, #32
 800505e:	2b00      	cmp	r3, #0
 8005060:	d003      	beq.n	800506a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 fc07 	bl	8005876 <UART_Receive_IT>
      return;
 8005068:	e256      	b.n	8005518 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800506a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800506e:	2b00      	cmp	r3, #0
 8005070:	f000 80de 	beq.w	8005230 <HAL_UART_IRQHandler+0x22c>
 8005074:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005078:	f003 0301 	and.w	r3, r3, #1
 800507c:	2b00      	cmp	r3, #0
 800507e:	d106      	bne.n	800508e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005084:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005088:	2b00      	cmp	r3, #0
 800508a:	f000 80d1 	beq.w	8005230 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800508e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00b      	beq.n	80050b2 <HAL_UART_IRQHandler+0xae>
 800509a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800509e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d005      	beq.n	80050b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050aa:	f043 0201 	orr.w	r2, r3, #1
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050b6:	f003 0304 	and.w	r3, r3, #4
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00b      	beq.n	80050d6 <HAL_UART_IRQHandler+0xd2>
 80050be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d005      	beq.n	80050d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	f043 0202 	orr.w	r2, r3, #2
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00b      	beq.n	80050fa <HAL_UART_IRQHandler+0xf6>
 80050e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d005      	beq.n	80050fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f2:	f043 0204 	orr.w	r2, r3, #4
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80050fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050fe:	f003 0308 	and.w	r3, r3, #8
 8005102:	2b00      	cmp	r3, #0
 8005104:	d011      	beq.n	800512a <HAL_UART_IRQHandler+0x126>
 8005106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800510a:	f003 0320 	and.w	r3, r3, #32
 800510e:	2b00      	cmp	r3, #0
 8005110:	d105      	bne.n	800511e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005112:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b00      	cmp	r3, #0
 800511c:	d005      	beq.n	800512a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005122:	f043 0208 	orr.w	r2, r3, #8
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512e:	2b00      	cmp	r3, #0
 8005130:	f000 81ed 	beq.w	800550e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005138:	f003 0320 	and.w	r3, r3, #32
 800513c:	2b00      	cmp	r3, #0
 800513e:	d008      	beq.n	8005152 <HAL_UART_IRQHandler+0x14e>
 8005140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005144:	f003 0320 	and.w	r3, r3, #32
 8005148:	2b00      	cmp	r3, #0
 800514a:	d002      	beq.n	8005152 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f000 fb92 	bl	8005876 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	695b      	ldr	r3, [r3, #20]
 8005158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800515c:	2b40      	cmp	r3, #64	; 0x40
 800515e:	bf0c      	ite	eq
 8005160:	2301      	moveq	r3, #1
 8005162:	2300      	movne	r3, #0
 8005164:	b2db      	uxtb	r3, r3
 8005166:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516e:	f003 0308 	and.w	r3, r3, #8
 8005172:	2b00      	cmp	r3, #0
 8005174:	d103      	bne.n	800517e <HAL_UART_IRQHandler+0x17a>
 8005176:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800517a:	2b00      	cmp	r3, #0
 800517c:	d04f      	beq.n	800521e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 fa9a 	bl	80056b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800518e:	2b40      	cmp	r3, #64	; 0x40
 8005190:	d141      	bne.n	8005216 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	3314      	adds	r3, #20
 8005198:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80051a0:	e853 3f00 	ldrex	r3, [r3]
 80051a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80051a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80051ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	3314      	adds	r3, #20
 80051ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80051be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80051c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80051ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80051ce:	e841 2300 	strex	r3, r2, [r1]
 80051d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80051d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1d9      	bne.n	8005192 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d013      	beq.n	800520e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ea:	4a7d      	ldr	r2, [pc, #500]	; (80053e0 <HAL_UART_IRQHandler+0x3dc>)
 80051ec:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7fd fcdb 	bl	8002bae <HAL_DMA_Abort_IT>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d016      	beq.n	800522c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005202:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005208:	4610      	mov	r0, r2
 800520a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800520c:	e00e      	b.n	800522c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 f990 	bl	8005534 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005214:	e00a      	b.n	800522c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f98c 	bl	8005534 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800521c:	e006      	b.n	800522c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f988 	bl	8005534 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800522a:	e170      	b.n	800550e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800522c:	bf00      	nop
    return;
 800522e:	e16e      	b.n	800550e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005234:	2b01      	cmp	r3, #1
 8005236:	f040 814a 	bne.w	80054ce <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800523a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800523e:	f003 0310 	and.w	r3, r3, #16
 8005242:	2b00      	cmp	r3, #0
 8005244:	f000 8143 	beq.w	80054ce <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800524c:	f003 0310 	and.w	r3, r3, #16
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 813c 	beq.w	80054ce <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005256:	2300      	movs	r3, #0
 8005258:	60bb      	str	r3, [r7, #8]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	60bb      	str	r3, [r7, #8]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	60bb      	str	r3, [r7, #8]
 800526a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	695b      	ldr	r3, [r3, #20]
 8005272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005276:	2b40      	cmp	r3, #64	; 0x40
 8005278:	f040 80b4 	bne.w	80053e4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005288:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800528c:	2b00      	cmp	r3, #0
 800528e:	f000 8140 	beq.w	8005512 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005296:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800529a:	429a      	cmp	r2, r3
 800529c:	f080 8139 	bcs.w	8005512 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80052a6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ac:	69db      	ldr	r3, [r3, #28]
 80052ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052b2:	f000 8088 	beq.w	80053c6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	330c      	adds	r3, #12
 80052bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80052c4:	e853 3f00 	ldrex	r3, [r3]
 80052c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80052cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80052d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	330c      	adds	r3, #12
 80052de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80052e2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80052e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80052ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80052f2:	e841 2300 	strex	r3, r2, [r1]
 80052f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80052fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1d9      	bne.n	80052b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	3314      	adds	r3, #20
 8005308:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800530c:	e853 3f00 	ldrex	r3, [r3]
 8005310:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005312:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005314:	f023 0301 	bic.w	r3, r3, #1
 8005318:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	3314      	adds	r3, #20
 8005322:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005326:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800532a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800532c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800532e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005332:	e841 2300 	strex	r3, r2, [r1]
 8005336:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005338:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1e1      	bne.n	8005302 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	3314      	adds	r3, #20
 8005344:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005346:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005348:	e853 3f00 	ldrex	r3, [r3]
 800534c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800534e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005350:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005354:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	3314      	adds	r3, #20
 800535e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005362:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005364:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005366:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005368:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800536a:	e841 2300 	strex	r3, r2, [r1]
 800536e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005370:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1e3      	bne.n	800533e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2220      	movs	r2, #32
 800537a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	330c      	adds	r3, #12
 800538a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800538e:	e853 3f00 	ldrex	r3, [r3]
 8005392:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005394:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005396:	f023 0310 	bic.w	r3, r3, #16
 800539a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	330c      	adds	r3, #12
 80053a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80053a8:	65ba      	str	r2, [r7, #88]	; 0x58
 80053aa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80053ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053b0:	e841 2300 	strex	r3, r2, [r1]
 80053b4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80053b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1e3      	bne.n	8005384 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c0:	4618      	mov	r0, r3
 80053c2:	f7fd fb84 	bl	8002ace <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	4619      	mov	r1, r3
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f8b6 	bl	8005548 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80053dc:	e099      	b.n	8005512 <HAL_UART_IRQHandler+0x50e>
 80053de:	bf00      	nop
 80053e0:	0800577f 	.word	0x0800577f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 808b 	beq.w	8005516 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005400:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 8086 	beq.w	8005516 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	330c      	adds	r3, #12
 8005410:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005414:	e853 3f00 	ldrex	r3, [r3]
 8005418:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800541a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800541c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005420:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	330c      	adds	r3, #12
 800542a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800542e:	647a      	str	r2, [r7, #68]	; 0x44
 8005430:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005432:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005434:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005436:	e841 2300 	strex	r3, r2, [r1]
 800543a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800543c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1e3      	bne.n	800540a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	3314      	adds	r3, #20
 8005448:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544c:	e853 3f00 	ldrex	r3, [r3]
 8005450:	623b      	str	r3, [r7, #32]
   return(result);
 8005452:	6a3b      	ldr	r3, [r7, #32]
 8005454:	f023 0301 	bic.w	r3, r3, #1
 8005458:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	3314      	adds	r3, #20
 8005462:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005466:	633a      	str	r2, [r7, #48]	; 0x30
 8005468:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800546c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800546e:	e841 2300 	strex	r3, r2, [r1]
 8005472:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1e3      	bne.n	8005442 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2220      	movs	r2, #32
 800547e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	330c      	adds	r3, #12
 800548e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	e853 3f00 	ldrex	r3, [r3]
 8005496:	60fb      	str	r3, [r7, #12]
   return(result);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f023 0310 	bic.w	r3, r3, #16
 800549e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	330c      	adds	r3, #12
 80054a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80054ac:	61fa      	str	r2, [r7, #28]
 80054ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b0:	69b9      	ldr	r1, [r7, #24]
 80054b2:	69fa      	ldr	r2, [r7, #28]
 80054b4:	e841 2300 	strex	r3, r2, [r1]
 80054b8:	617b      	str	r3, [r7, #20]
   return(result);
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1e3      	bne.n	8005488 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80054c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054c4:	4619      	mov	r1, r3
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f83e 	bl	8005548 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80054cc:	e023      	b.n	8005516 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80054ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d009      	beq.n	80054ee <HAL_UART_IRQHandler+0x4ea>
 80054da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f95d 	bl	80057a6 <UART_Transmit_IT>
    return;
 80054ec:	e014      	b.n	8005518 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80054ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00e      	beq.n	8005518 <HAL_UART_IRQHandler+0x514>
 80054fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005502:	2b00      	cmp	r3, #0
 8005504:	d008      	beq.n	8005518 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 f99d 	bl	8005846 <UART_EndTransmit_IT>
    return;
 800550c:	e004      	b.n	8005518 <HAL_UART_IRQHandler+0x514>
    return;
 800550e:	bf00      	nop
 8005510:	e002      	b.n	8005518 <HAL_UART_IRQHandler+0x514>
      return;
 8005512:	bf00      	nop
 8005514:	e000      	b.n	8005518 <HAL_UART_IRQHandler+0x514>
      return;
 8005516:	bf00      	nop
  }
}
 8005518:	37e8      	adds	r7, #232	; 0xe8
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop

08005520 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005528:	bf00      	nop
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	460b      	mov	r3, r1
 8005552:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b090      	sub	sp, #64	; 0x40
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	603b      	str	r3, [r7, #0]
 800556c:	4613      	mov	r3, r2
 800556e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005570:	e050      	b.n	8005614 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005572:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005578:	d04c      	beq.n	8005614 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800557a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800557c:	2b00      	cmp	r3, #0
 800557e:	d007      	beq.n	8005590 <UART_WaitOnFlagUntilTimeout+0x30>
 8005580:	f7fc fdb6 	bl	80020f0 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800558c:	429a      	cmp	r2, r3
 800558e:	d241      	bcs.n	8005614 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	330c      	adds	r3, #12
 8005596:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800559a:	e853 3f00 	ldrex	r3, [r3]
 800559e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	330c      	adds	r3, #12
 80055ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80055b0:	637a      	str	r2, [r7, #52]	; 0x34
 80055b2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80055b8:	e841 2300 	strex	r3, r2, [r1]
 80055bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80055be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d1e5      	bne.n	8005590 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	3314      	adds	r3, #20
 80055ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	e853 3f00 	ldrex	r3, [r3]
 80055d2:	613b      	str	r3, [r7, #16]
   return(result);
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	f023 0301 	bic.w	r3, r3, #1
 80055da:	63bb      	str	r3, [r7, #56]	; 0x38
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	3314      	adds	r3, #20
 80055e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055e4:	623a      	str	r2, [r7, #32]
 80055e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e8:	69f9      	ldr	r1, [r7, #28]
 80055ea:	6a3a      	ldr	r2, [r7, #32]
 80055ec:	e841 2300 	strex	r3, r2, [r1]
 80055f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d1e5      	bne.n	80055c4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2220      	movs	r2, #32
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2220      	movs	r2, #32
 8005604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e00f      	b.n	8005634 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	4013      	ands	r3, r2
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	429a      	cmp	r2, r3
 8005622:	bf0c      	ite	eq
 8005624:	2301      	moveq	r3, #1
 8005626:	2300      	movne	r3, #0
 8005628:	b2db      	uxtb	r3, r3
 800562a:	461a      	mov	r2, r3
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	429a      	cmp	r2, r3
 8005630:	d09f      	beq.n	8005572 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3740      	adds	r7, #64	; 0x40
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	4613      	mov	r3, r2
 8005648:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	88fa      	ldrh	r2, [r7, #6]
 8005654:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	88fa      	ldrh	r2, [r7, #6]
 800565a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2222      	movs	r2, #34	; 0x22
 8005666:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d007      	beq.n	800568a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68da      	ldr	r2, [r3, #12]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005688:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	695a      	ldr	r2, [r3, #20]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f042 0201 	orr.w	r2, r2, #1
 8005698:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68da      	ldr	r2, [r3, #12]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f042 0220 	orr.w	r2, r2, #32
 80056a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3714      	adds	r7, #20
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b095      	sub	sp, #84	; 0x54
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	330c      	adds	r3, #12
 80056c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056ca:	e853 3f00 	ldrex	r3, [r3]
 80056ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80056d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	330c      	adds	r3, #12
 80056de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056e0:	643a      	str	r2, [r7, #64]	; 0x40
 80056e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80056e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80056e8:	e841 2300 	strex	r3, r2, [r1]
 80056ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80056ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1e5      	bne.n	80056c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	3314      	adds	r3, #20
 80056fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fc:	6a3b      	ldr	r3, [r7, #32]
 80056fe:	e853 3f00 	ldrex	r3, [r3]
 8005702:	61fb      	str	r3, [r7, #28]
   return(result);
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	f023 0301 	bic.w	r3, r3, #1
 800570a:	64bb      	str	r3, [r7, #72]	; 0x48
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	3314      	adds	r3, #20
 8005712:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005714:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005716:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005718:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800571a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800571c:	e841 2300 	strex	r3, r2, [r1]
 8005720:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005724:	2b00      	cmp	r3, #0
 8005726:	d1e5      	bne.n	80056f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572c:	2b01      	cmp	r3, #1
 800572e:	d119      	bne.n	8005764 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	330c      	adds	r3, #12
 8005736:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	e853 3f00 	ldrex	r3, [r3]
 800573e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	f023 0310 	bic.w	r3, r3, #16
 8005746:	647b      	str	r3, [r7, #68]	; 0x44
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	330c      	adds	r3, #12
 800574e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005750:	61ba      	str	r2, [r7, #24]
 8005752:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005754:	6979      	ldr	r1, [r7, #20]
 8005756:	69ba      	ldr	r2, [r7, #24]
 8005758:	e841 2300 	strex	r3, r2, [r1]
 800575c:	613b      	str	r3, [r7, #16]
   return(result);
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1e5      	bne.n	8005730 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2220      	movs	r2, #32
 8005768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005772:	bf00      	nop
 8005774:	3754      	adds	r7, #84	; 0x54
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b084      	sub	sp, #16
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f7ff fecb 	bl	8005534 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800579e:	bf00      	nop
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057a6:	b480      	push	{r7}
 80057a8:	b085      	sub	sp, #20
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b21      	cmp	r3, #33	; 0x21
 80057b8:	d13e      	bne.n	8005838 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057c2:	d114      	bne.n	80057ee <UART_Transmit_IT+0x48>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d110      	bne.n	80057ee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6a1b      	ldr	r3, [r3, #32]
 80057d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	881b      	ldrh	r3, [r3, #0]
 80057d6:	461a      	mov	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	1c9a      	adds	r2, r3, #2
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	621a      	str	r2, [r3, #32]
 80057ec:	e008      	b.n	8005800 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	1c59      	adds	r1, r3, #1
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	6211      	str	r1, [r2, #32]
 80057f8:	781a      	ldrb	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005804:	b29b      	uxth	r3, r3
 8005806:	3b01      	subs	r3, #1
 8005808:	b29b      	uxth	r3, r3
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	4619      	mov	r1, r3
 800580e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10f      	bne.n	8005834 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68da      	ldr	r2, [r3, #12]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005822:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68da      	ldr	r2, [r3, #12]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005832:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005834:	2300      	movs	r3, #0
 8005836:	e000      	b.n	800583a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005838:	2302      	movs	r3, #2
  }
}
 800583a:	4618      	mov	r0, r3
 800583c:	3714      	adds	r7, #20
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b082      	sub	sp, #8
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68da      	ldr	r2, [r3, #12]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800585c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2220      	movs	r2, #32
 8005862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7ff fe5a 	bl	8005520 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3708      	adds	r7, #8
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}

08005876 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005876:	b580      	push	{r7, lr}
 8005878:	b08c      	sub	sp, #48	; 0x30
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005884:	b2db      	uxtb	r3, r3
 8005886:	2b22      	cmp	r3, #34	; 0x22
 8005888:	f040 80ab 	bne.w	80059e2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005894:	d117      	bne.n	80058c6 <UART_Receive_IT+0x50>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d113      	bne.n	80058c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800589e:	2300      	movs	r3, #0
 80058a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058be:	1c9a      	adds	r2, r3, #2
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	629a      	str	r2, [r3, #40]	; 0x28
 80058c4:	e026      	b.n	8005914 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80058cc:	2300      	movs	r3, #0
 80058ce:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058d8:	d007      	beq.n	80058ea <UART_Receive_IT+0x74>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10a      	bne.n	80058f8 <UART_Receive_IT+0x82>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d106      	bne.n	80058f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	b2da      	uxtb	r2, r3
 80058f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f4:	701a      	strb	r2, [r3, #0]
 80058f6:	e008      	b.n	800590a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005904:	b2da      	uxtb	r2, r3
 8005906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005908:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800590e:	1c5a      	adds	r2, r3, #1
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005918:	b29b      	uxth	r3, r3
 800591a:	3b01      	subs	r3, #1
 800591c:	b29b      	uxth	r3, r3
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	4619      	mov	r1, r3
 8005922:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005924:	2b00      	cmp	r3, #0
 8005926:	d15a      	bne.n	80059de <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68da      	ldr	r2, [r3, #12]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0220 	bic.w	r2, r2, #32
 8005936:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68da      	ldr	r2, [r3, #12]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005946:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695a      	ldr	r2, [r3, #20]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f022 0201 	bic.w	r2, r2, #1
 8005956:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2220      	movs	r2, #32
 800595c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005964:	2b01      	cmp	r3, #1
 8005966:	d135      	bne.n	80059d4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	330c      	adds	r3, #12
 8005974:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	e853 3f00 	ldrex	r3, [r3]
 800597c:	613b      	str	r3, [r7, #16]
   return(result);
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	f023 0310 	bic.w	r3, r3, #16
 8005984:	627b      	str	r3, [r7, #36]	; 0x24
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	330c      	adds	r3, #12
 800598c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800598e:	623a      	str	r2, [r7, #32]
 8005990:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005992:	69f9      	ldr	r1, [r7, #28]
 8005994:	6a3a      	ldr	r2, [r7, #32]
 8005996:	e841 2300 	strex	r3, r2, [r1]
 800599a:	61bb      	str	r3, [r7, #24]
   return(result);
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e5      	bne.n	800596e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0310 	and.w	r3, r3, #16
 80059ac:	2b10      	cmp	r3, #16
 80059ae:	d10a      	bne.n	80059c6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059b0:	2300      	movs	r3, #0
 80059b2:	60fb      	str	r3, [r7, #12]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	60fb      	str	r3, [r7, #12]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	60fb      	str	r3, [r7, #12]
 80059c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059ca:	4619      	mov	r1, r3
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f7ff fdbb 	bl	8005548 <HAL_UARTEx_RxEventCallback>
 80059d2:	e002      	b.n	80059da <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7fb fe11 	bl	80015fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80059da:	2300      	movs	r3, #0
 80059dc:	e002      	b.n	80059e4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80059de:	2300      	movs	r3, #0
 80059e0:	e000      	b.n	80059e4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80059e2:	2302      	movs	r3, #2
  }
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3730      	adds	r7, #48	; 0x30
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059f0:	b0c0      	sub	sp, #256	; 0x100
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a08:	68d9      	ldr	r1, [r3, #12]
 8005a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	ea40 0301 	orr.w	r3, r0, r1
 8005a14:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a1a:	689a      	ldr	r2, [r3, #8]
 8005a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	431a      	orrs	r2, r3
 8005a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	431a      	orrs	r2, r3
 8005a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a30:	69db      	ldr	r3, [r3, #28]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a44:	f021 010c 	bic.w	r1, r1, #12
 8005a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a52:	430b      	orrs	r3, r1
 8005a54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a66:	6999      	ldr	r1, [r3, #24]
 8005a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	ea40 0301 	orr.w	r3, r0, r1
 8005a72:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	4b8f      	ldr	r3, [pc, #572]	; (8005cb8 <UART_SetConfig+0x2cc>)
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d005      	beq.n	8005a8c <UART_SetConfig+0xa0>
 8005a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	4b8d      	ldr	r3, [pc, #564]	; (8005cbc <UART_SetConfig+0x2d0>)
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d104      	bne.n	8005a96 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a8c:	f7fe fe9c 	bl	80047c8 <HAL_RCC_GetPCLK2Freq>
 8005a90:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005a94:	e003      	b.n	8005a9e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a96:	f7fe fe83 	bl	80047a0 <HAL_RCC_GetPCLK1Freq>
 8005a9a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa2:	69db      	ldr	r3, [r3, #28]
 8005aa4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aa8:	f040 810c 	bne.w	8005cc4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005aac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ab6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005aba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005abe:	4622      	mov	r2, r4
 8005ac0:	462b      	mov	r3, r5
 8005ac2:	1891      	adds	r1, r2, r2
 8005ac4:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ac6:	415b      	adcs	r3, r3
 8005ac8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005aca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ace:	4621      	mov	r1, r4
 8005ad0:	eb12 0801 	adds.w	r8, r2, r1
 8005ad4:	4629      	mov	r1, r5
 8005ad6:	eb43 0901 	adc.w	r9, r3, r1
 8005ada:	f04f 0200 	mov.w	r2, #0
 8005ade:	f04f 0300 	mov.w	r3, #0
 8005ae2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ae6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005aea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005aee:	4690      	mov	r8, r2
 8005af0:	4699      	mov	r9, r3
 8005af2:	4623      	mov	r3, r4
 8005af4:	eb18 0303 	adds.w	r3, r8, r3
 8005af8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005afc:	462b      	mov	r3, r5
 8005afe:	eb49 0303 	adc.w	r3, r9, r3
 8005b02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b12:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005b16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	18db      	adds	r3, r3, r3
 8005b1e:	653b      	str	r3, [r7, #80]	; 0x50
 8005b20:	4613      	mov	r3, r2
 8005b22:	eb42 0303 	adc.w	r3, r2, r3
 8005b26:	657b      	str	r3, [r7, #84]	; 0x54
 8005b28:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b2c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b30:	f7fb f862 	bl	8000bf8 <__aeabi_uldivmod>
 8005b34:	4602      	mov	r2, r0
 8005b36:	460b      	mov	r3, r1
 8005b38:	4b61      	ldr	r3, [pc, #388]	; (8005cc0 <UART_SetConfig+0x2d4>)
 8005b3a:	fba3 2302 	umull	r2, r3, r3, r2
 8005b3e:	095b      	lsrs	r3, r3, #5
 8005b40:	011c      	lsls	r4, r3, #4
 8005b42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b46:	2200      	movs	r2, #0
 8005b48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b4c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b50:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b54:	4642      	mov	r2, r8
 8005b56:	464b      	mov	r3, r9
 8005b58:	1891      	adds	r1, r2, r2
 8005b5a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b5c:	415b      	adcs	r3, r3
 8005b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b60:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b64:	4641      	mov	r1, r8
 8005b66:	eb12 0a01 	adds.w	sl, r2, r1
 8005b6a:	4649      	mov	r1, r9
 8005b6c:	eb43 0b01 	adc.w	fp, r3, r1
 8005b70:	f04f 0200 	mov.w	r2, #0
 8005b74:	f04f 0300 	mov.w	r3, #0
 8005b78:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b7c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b84:	4692      	mov	sl, r2
 8005b86:	469b      	mov	fp, r3
 8005b88:	4643      	mov	r3, r8
 8005b8a:	eb1a 0303 	adds.w	r3, sl, r3
 8005b8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b92:	464b      	mov	r3, r9
 8005b94:	eb4b 0303 	adc.w	r3, fp, r3
 8005b98:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ba8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005bac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	18db      	adds	r3, r3, r3
 8005bb4:	643b      	str	r3, [r7, #64]	; 0x40
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	eb42 0303 	adc.w	r3, r2, r3
 8005bbc:	647b      	str	r3, [r7, #68]	; 0x44
 8005bbe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bc2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005bc6:	f7fb f817 	bl	8000bf8 <__aeabi_uldivmod>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	460b      	mov	r3, r1
 8005bce:	4611      	mov	r1, r2
 8005bd0:	4b3b      	ldr	r3, [pc, #236]	; (8005cc0 <UART_SetConfig+0x2d4>)
 8005bd2:	fba3 2301 	umull	r2, r3, r3, r1
 8005bd6:	095b      	lsrs	r3, r3, #5
 8005bd8:	2264      	movs	r2, #100	; 0x64
 8005bda:	fb02 f303 	mul.w	r3, r2, r3
 8005bde:	1acb      	subs	r3, r1, r3
 8005be0:	00db      	lsls	r3, r3, #3
 8005be2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005be6:	4b36      	ldr	r3, [pc, #216]	; (8005cc0 <UART_SetConfig+0x2d4>)
 8005be8:	fba3 2302 	umull	r2, r3, r3, r2
 8005bec:	095b      	lsrs	r3, r3, #5
 8005bee:	005b      	lsls	r3, r3, #1
 8005bf0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005bf4:	441c      	add	r4, r3
 8005bf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c00:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005c08:	4642      	mov	r2, r8
 8005c0a:	464b      	mov	r3, r9
 8005c0c:	1891      	adds	r1, r2, r2
 8005c0e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c10:	415b      	adcs	r3, r3
 8005c12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c18:	4641      	mov	r1, r8
 8005c1a:	1851      	adds	r1, r2, r1
 8005c1c:	6339      	str	r1, [r7, #48]	; 0x30
 8005c1e:	4649      	mov	r1, r9
 8005c20:	414b      	adcs	r3, r1
 8005c22:	637b      	str	r3, [r7, #52]	; 0x34
 8005c24:	f04f 0200 	mov.w	r2, #0
 8005c28:	f04f 0300 	mov.w	r3, #0
 8005c2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c30:	4659      	mov	r1, fp
 8005c32:	00cb      	lsls	r3, r1, #3
 8005c34:	4651      	mov	r1, sl
 8005c36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c3a:	4651      	mov	r1, sl
 8005c3c:	00ca      	lsls	r2, r1, #3
 8005c3e:	4610      	mov	r0, r2
 8005c40:	4619      	mov	r1, r3
 8005c42:	4603      	mov	r3, r0
 8005c44:	4642      	mov	r2, r8
 8005c46:	189b      	adds	r3, r3, r2
 8005c48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c4c:	464b      	mov	r3, r9
 8005c4e:	460a      	mov	r2, r1
 8005c50:	eb42 0303 	adc.w	r3, r2, r3
 8005c54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c64:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005c68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	18db      	adds	r3, r3, r3
 8005c70:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c72:	4613      	mov	r3, r2
 8005c74:	eb42 0303 	adc.w	r3, r2, r3
 8005c78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005c82:	f7fa ffb9 	bl	8000bf8 <__aeabi_uldivmod>
 8005c86:	4602      	mov	r2, r0
 8005c88:	460b      	mov	r3, r1
 8005c8a:	4b0d      	ldr	r3, [pc, #52]	; (8005cc0 <UART_SetConfig+0x2d4>)
 8005c8c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c90:	095b      	lsrs	r3, r3, #5
 8005c92:	2164      	movs	r1, #100	; 0x64
 8005c94:	fb01 f303 	mul.w	r3, r1, r3
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	00db      	lsls	r3, r3, #3
 8005c9c:	3332      	adds	r3, #50	; 0x32
 8005c9e:	4a08      	ldr	r2, [pc, #32]	; (8005cc0 <UART_SetConfig+0x2d4>)
 8005ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca4:	095b      	lsrs	r3, r3, #5
 8005ca6:	f003 0207 	and.w	r2, r3, #7
 8005caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4422      	add	r2, r4
 8005cb2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cb4:	e105      	b.n	8005ec2 <UART_SetConfig+0x4d6>
 8005cb6:	bf00      	nop
 8005cb8:	40011000 	.word	0x40011000
 8005cbc:	40011400 	.word	0x40011400
 8005cc0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005cce:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005cd2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005cd6:	4642      	mov	r2, r8
 8005cd8:	464b      	mov	r3, r9
 8005cda:	1891      	adds	r1, r2, r2
 8005cdc:	6239      	str	r1, [r7, #32]
 8005cde:	415b      	adcs	r3, r3
 8005ce0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ce2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ce6:	4641      	mov	r1, r8
 8005ce8:	1854      	adds	r4, r2, r1
 8005cea:	4649      	mov	r1, r9
 8005cec:	eb43 0501 	adc.w	r5, r3, r1
 8005cf0:	f04f 0200 	mov.w	r2, #0
 8005cf4:	f04f 0300 	mov.w	r3, #0
 8005cf8:	00eb      	lsls	r3, r5, #3
 8005cfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cfe:	00e2      	lsls	r2, r4, #3
 8005d00:	4614      	mov	r4, r2
 8005d02:	461d      	mov	r5, r3
 8005d04:	4643      	mov	r3, r8
 8005d06:	18e3      	adds	r3, r4, r3
 8005d08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d0c:	464b      	mov	r3, r9
 8005d0e:	eb45 0303 	adc.w	r3, r5, r3
 8005d12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d22:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d26:	f04f 0200 	mov.w	r2, #0
 8005d2a:	f04f 0300 	mov.w	r3, #0
 8005d2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d32:	4629      	mov	r1, r5
 8005d34:	008b      	lsls	r3, r1, #2
 8005d36:	4621      	mov	r1, r4
 8005d38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d3c:	4621      	mov	r1, r4
 8005d3e:	008a      	lsls	r2, r1, #2
 8005d40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d44:	f7fa ff58 	bl	8000bf8 <__aeabi_uldivmod>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4b60      	ldr	r3, [pc, #384]	; (8005ed0 <UART_SetConfig+0x4e4>)
 8005d4e:	fba3 2302 	umull	r2, r3, r3, r2
 8005d52:	095b      	lsrs	r3, r3, #5
 8005d54:	011c      	lsls	r4, r3, #4
 8005d56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d60:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005d68:	4642      	mov	r2, r8
 8005d6a:	464b      	mov	r3, r9
 8005d6c:	1891      	adds	r1, r2, r2
 8005d6e:	61b9      	str	r1, [r7, #24]
 8005d70:	415b      	adcs	r3, r3
 8005d72:	61fb      	str	r3, [r7, #28]
 8005d74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d78:	4641      	mov	r1, r8
 8005d7a:	1851      	adds	r1, r2, r1
 8005d7c:	6139      	str	r1, [r7, #16]
 8005d7e:	4649      	mov	r1, r9
 8005d80:	414b      	adcs	r3, r1
 8005d82:	617b      	str	r3, [r7, #20]
 8005d84:	f04f 0200 	mov.w	r2, #0
 8005d88:	f04f 0300 	mov.w	r3, #0
 8005d8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d90:	4659      	mov	r1, fp
 8005d92:	00cb      	lsls	r3, r1, #3
 8005d94:	4651      	mov	r1, sl
 8005d96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d9a:	4651      	mov	r1, sl
 8005d9c:	00ca      	lsls	r2, r1, #3
 8005d9e:	4610      	mov	r0, r2
 8005da0:	4619      	mov	r1, r3
 8005da2:	4603      	mov	r3, r0
 8005da4:	4642      	mov	r2, r8
 8005da6:	189b      	adds	r3, r3, r2
 8005da8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005dac:	464b      	mov	r3, r9
 8005dae:	460a      	mov	r2, r1
 8005db0:	eb42 0303 	adc.w	r3, r2, r3
 8005db4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	67bb      	str	r3, [r7, #120]	; 0x78
 8005dc2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005dc4:	f04f 0200 	mov.w	r2, #0
 8005dc8:	f04f 0300 	mov.w	r3, #0
 8005dcc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005dd0:	4649      	mov	r1, r9
 8005dd2:	008b      	lsls	r3, r1, #2
 8005dd4:	4641      	mov	r1, r8
 8005dd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dda:	4641      	mov	r1, r8
 8005ddc:	008a      	lsls	r2, r1, #2
 8005dde:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005de2:	f7fa ff09 	bl	8000bf8 <__aeabi_uldivmod>
 8005de6:	4602      	mov	r2, r0
 8005de8:	460b      	mov	r3, r1
 8005dea:	4b39      	ldr	r3, [pc, #228]	; (8005ed0 <UART_SetConfig+0x4e4>)
 8005dec:	fba3 1302 	umull	r1, r3, r3, r2
 8005df0:	095b      	lsrs	r3, r3, #5
 8005df2:	2164      	movs	r1, #100	; 0x64
 8005df4:	fb01 f303 	mul.w	r3, r1, r3
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	011b      	lsls	r3, r3, #4
 8005dfc:	3332      	adds	r3, #50	; 0x32
 8005dfe:	4a34      	ldr	r2, [pc, #208]	; (8005ed0 <UART_SetConfig+0x4e4>)
 8005e00:	fba2 2303 	umull	r2, r3, r2, r3
 8005e04:	095b      	lsrs	r3, r3, #5
 8005e06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e0a:	441c      	add	r4, r3
 8005e0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e10:	2200      	movs	r2, #0
 8005e12:	673b      	str	r3, [r7, #112]	; 0x70
 8005e14:	677a      	str	r2, [r7, #116]	; 0x74
 8005e16:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e1a:	4642      	mov	r2, r8
 8005e1c:	464b      	mov	r3, r9
 8005e1e:	1891      	adds	r1, r2, r2
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	415b      	adcs	r3, r3
 8005e24:	60fb      	str	r3, [r7, #12]
 8005e26:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e2a:	4641      	mov	r1, r8
 8005e2c:	1851      	adds	r1, r2, r1
 8005e2e:	6039      	str	r1, [r7, #0]
 8005e30:	4649      	mov	r1, r9
 8005e32:	414b      	adcs	r3, r1
 8005e34:	607b      	str	r3, [r7, #4]
 8005e36:	f04f 0200 	mov.w	r2, #0
 8005e3a:	f04f 0300 	mov.w	r3, #0
 8005e3e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e42:	4659      	mov	r1, fp
 8005e44:	00cb      	lsls	r3, r1, #3
 8005e46:	4651      	mov	r1, sl
 8005e48:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e4c:	4651      	mov	r1, sl
 8005e4e:	00ca      	lsls	r2, r1, #3
 8005e50:	4610      	mov	r0, r2
 8005e52:	4619      	mov	r1, r3
 8005e54:	4603      	mov	r3, r0
 8005e56:	4642      	mov	r2, r8
 8005e58:	189b      	adds	r3, r3, r2
 8005e5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e5c:	464b      	mov	r3, r9
 8005e5e:	460a      	mov	r2, r1
 8005e60:	eb42 0303 	adc.w	r3, r2, r3
 8005e64:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	663b      	str	r3, [r7, #96]	; 0x60
 8005e70:	667a      	str	r2, [r7, #100]	; 0x64
 8005e72:	f04f 0200 	mov.w	r2, #0
 8005e76:	f04f 0300 	mov.w	r3, #0
 8005e7a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005e7e:	4649      	mov	r1, r9
 8005e80:	008b      	lsls	r3, r1, #2
 8005e82:	4641      	mov	r1, r8
 8005e84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e88:	4641      	mov	r1, r8
 8005e8a:	008a      	lsls	r2, r1, #2
 8005e8c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005e90:	f7fa feb2 	bl	8000bf8 <__aeabi_uldivmod>
 8005e94:	4602      	mov	r2, r0
 8005e96:	460b      	mov	r3, r1
 8005e98:	4b0d      	ldr	r3, [pc, #52]	; (8005ed0 <UART_SetConfig+0x4e4>)
 8005e9a:	fba3 1302 	umull	r1, r3, r3, r2
 8005e9e:	095b      	lsrs	r3, r3, #5
 8005ea0:	2164      	movs	r1, #100	; 0x64
 8005ea2:	fb01 f303 	mul.w	r3, r1, r3
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	011b      	lsls	r3, r3, #4
 8005eaa:	3332      	adds	r3, #50	; 0x32
 8005eac:	4a08      	ldr	r2, [pc, #32]	; (8005ed0 <UART_SetConfig+0x4e4>)
 8005eae:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb2:	095b      	lsrs	r3, r3, #5
 8005eb4:	f003 020f 	and.w	r2, r3, #15
 8005eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4422      	add	r2, r4
 8005ec0:	609a      	str	r2, [r3, #8]
}
 8005ec2:	bf00      	nop
 8005ec4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ece:	bf00      	nop
 8005ed0:	51eb851f 	.word	0x51eb851f

08005ed4 <calloc>:
 8005ed4:	4b02      	ldr	r3, [pc, #8]	; (8005ee0 <calloc+0xc>)
 8005ed6:	460a      	mov	r2, r1
 8005ed8:	4601      	mov	r1, r0
 8005eda:	6818      	ldr	r0, [r3, #0]
 8005edc:	f000 b83c 	b.w	8005f58 <_calloc_r>
 8005ee0:	2000000c 	.word	0x2000000c

08005ee4 <__errno>:
 8005ee4:	4b01      	ldr	r3, [pc, #4]	; (8005eec <__errno+0x8>)
 8005ee6:	6818      	ldr	r0, [r3, #0]
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	2000000c 	.word	0x2000000c

08005ef0 <__libc_init_array>:
 8005ef0:	b570      	push	{r4, r5, r6, lr}
 8005ef2:	4d0d      	ldr	r5, [pc, #52]	; (8005f28 <__libc_init_array+0x38>)
 8005ef4:	4c0d      	ldr	r4, [pc, #52]	; (8005f2c <__libc_init_array+0x3c>)
 8005ef6:	1b64      	subs	r4, r4, r5
 8005ef8:	10a4      	asrs	r4, r4, #2
 8005efa:	2600      	movs	r6, #0
 8005efc:	42a6      	cmp	r6, r4
 8005efe:	d109      	bne.n	8005f14 <__libc_init_array+0x24>
 8005f00:	4d0b      	ldr	r5, [pc, #44]	; (8005f30 <__libc_init_array+0x40>)
 8005f02:	4c0c      	ldr	r4, [pc, #48]	; (8005f34 <__libc_init_array+0x44>)
 8005f04:	f002 ff0a 	bl	8008d1c <_init>
 8005f08:	1b64      	subs	r4, r4, r5
 8005f0a:	10a4      	asrs	r4, r4, #2
 8005f0c:	2600      	movs	r6, #0
 8005f0e:	42a6      	cmp	r6, r4
 8005f10:	d105      	bne.n	8005f1e <__libc_init_array+0x2e>
 8005f12:	bd70      	pop	{r4, r5, r6, pc}
 8005f14:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f18:	4798      	blx	r3
 8005f1a:	3601      	adds	r6, #1
 8005f1c:	e7ee      	b.n	8005efc <__libc_init_array+0xc>
 8005f1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f22:	4798      	blx	r3
 8005f24:	3601      	adds	r6, #1
 8005f26:	e7f2      	b.n	8005f0e <__libc_init_array+0x1e>
 8005f28:	080091a4 	.word	0x080091a4
 8005f2c:	080091a4 	.word	0x080091a4
 8005f30:	080091a4 	.word	0x080091a4
 8005f34:	080091a8 	.word	0x080091a8

08005f38 <malloc>:
 8005f38:	4b02      	ldr	r3, [pc, #8]	; (8005f44 <malloc+0xc>)
 8005f3a:	4601      	mov	r1, r0
 8005f3c:	6818      	ldr	r0, [r3, #0]
 8005f3e:	f000 b88d 	b.w	800605c <_malloc_r>
 8005f42:	bf00      	nop
 8005f44:	2000000c 	.word	0x2000000c

08005f48 <memset>:
 8005f48:	4402      	add	r2, r0
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d100      	bne.n	8005f52 <memset+0xa>
 8005f50:	4770      	bx	lr
 8005f52:	f803 1b01 	strb.w	r1, [r3], #1
 8005f56:	e7f9      	b.n	8005f4c <memset+0x4>

08005f58 <_calloc_r>:
 8005f58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f5a:	fba1 2402 	umull	r2, r4, r1, r2
 8005f5e:	b94c      	cbnz	r4, 8005f74 <_calloc_r+0x1c>
 8005f60:	4611      	mov	r1, r2
 8005f62:	9201      	str	r2, [sp, #4]
 8005f64:	f000 f87a 	bl	800605c <_malloc_r>
 8005f68:	9a01      	ldr	r2, [sp, #4]
 8005f6a:	4605      	mov	r5, r0
 8005f6c:	b930      	cbnz	r0, 8005f7c <_calloc_r+0x24>
 8005f6e:	4628      	mov	r0, r5
 8005f70:	b003      	add	sp, #12
 8005f72:	bd30      	pop	{r4, r5, pc}
 8005f74:	220c      	movs	r2, #12
 8005f76:	6002      	str	r2, [r0, #0]
 8005f78:	2500      	movs	r5, #0
 8005f7a:	e7f8      	b.n	8005f6e <_calloc_r+0x16>
 8005f7c:	4621      	mov	r1, r4
 8005f7e:	f7ff ffe3 	bl	8005f48 <memset>
 8005f82:	e7f4      	b.n	8005f6e <_calloc_r+0x16>

08005f84 <_free_r>:
 8005f84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f86:	2900      	cmp	r1, #0
 8005f88:	d044      	beq.n	8006014 <_free_r+0x90>
 8005f8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f8e:	9001      	str	r0, [sp, #4]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	f1a1 0404 	sub.w	r4, r1, #4
 8005f96:	bfb8      	it	lt
 8005f98:	18e4      	addlt	r4, r4, r3
 8005f9a:	f001 fc01 	bl	80077a0 <__malloc_lock>
 8005f9e:	4a1e      	ldr	r2, [pc, #120]	; (8006018 <_free_r+0x94>)
 8005fa0:	9801      	ldr	r0, [sp, #4]
 8005fa2:	6813      	ldr	r3, [r2, #0]
 8005fa4:	b933      	cbnz	r3, 8005fb4 <_free_r+0x30>
 8005fa6:	6063      	str	r3, [r4, #4]
 8005fa8:	6014      	str	r4, [r2, #0]
 8005faa:	b003      	add	sp, #12
 8005fac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005fb0:	f001 bbfc 	b.w	80077ac <__malloc_unlock>
 8005fb4:	42a3      	cmp	r3, r4
 8005fb6:	d908      	bls.n	8005fca <_free_r+0x46>
 8005fb8:	6825      	ldr	r5, [r4, #0]
 8005fba:	1961      	adds	r1, r4, r5
 8005fbc:	428b      	cmp	r3, r1
 8005fbe:	bf01      	itttt	eq
 8005fc0:	6819      	ldreq	r1, [r3, #0]
 8005fc2:	685b      	ldreq	r3, [r3, #4]
 8005fc4:	1949      	addeq	r1, r1, r5
 8005fc6:	6021      	streq	r1, [r4, #0]
 8005fc8:	e7ed      	b.n	8005fa6 <_free_r+0x22>
 8005fca:	461a      	mov	r2, r3
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	b10b      	cbz	r3, 8005fd4 <_free_r+0x50>
 8005fd0:	42a3      	cmp	r3, r4
 8005fd2:	d9fa      	bls.n	8005fca <_free_r+0x46>
 8005fd4:	6811      	ldr	r1, [r2, #0]
 8005fd6:	1855      	adds	r5, r2, r1
 8005fd8:	42a5      	cmp	r5, r4
 8005fda:	d10b      	bne.n	8005ff4 <_free_r+0x70>
 8005fdc:	6824      	ldr	r4, [r4, #0]
 8005fde:	4421      	add	r1, r4
 8005fe0:	1854      	adds	r4, r2, r1
 8005fe2:	42a3      	cmp	r3, r4
 8005fe4:	6011      	str	r1, [r2, #0]
 8005fe6:	d1e0      	bne.n	8005faa <_free_r+0x26>
 8005fe8:	681c      	ldr	r4, [r3, #0]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	6053      	str	r3, [r2, #4]
 8005fee:	4421      	add	r1, r4
 8005ff0:	6011      	str	r1, [r2, #0]
 8005ff2:	e7da      	b.n	8005faa <_free_r+0x26>
 8005ff4:	d902      	bls.n	8005ffc <_free_r+0x78>
 8005ff6:	230c      	movs	r3, #12
 8005ff8:	6003      	str	r3, [r0, #0]
 8005ffa:	e7d6      	b.n	8005faa <_free_r+0x26>
 8005ffc:	6825      	ldr	r5, [r4, #0]
 8005ffe:	1961      	adds	r1, r4, r5
 8006000:	428b      	cmp	r3, r1
 8006002:	bf04      	itt	eq
 8006004:	6819      	ldreq	r1, [r3, #0]
 8006006:	685b      	ldreq	r3, [r3, #4]
 8006008:	6063      	str	r3, [r4, #4]
 800600a:	bf04      	itt	eq
 800600c:	1949      	addeq	r1, r1, r5
 800600e:	6021      	streq	r1, [r4, #0]
 8006010:	6054      	str	r4, [r2, #4]
 8006012:	e7ca      	b.n	8005faa <_free_r+0x26>
 8006014:	b003      	add	sp, #12
 8006016:	bd30      	pop	{r4, r5, pc}
 8006018:	200003f4 	.word	0x200003f4

0800601c <sbrk_aligned>:
 800601c:	b570      	push	{r4, r5, r6, lr}
 800601e:	4e0e      	ldr	r6, [pc, #56]	; (8006058 <sbrk_aligned+0x3c>)
 8006020:	460c      	mov	r4, r1
 8006022:	6831      	ldr	r1, [r6, #0]
 8006024:	4605      	mov	r5, r0
 8006026:	b911      	cbnz	r1, 800602e <sbrk_aligned+0x12>
 8006028:	f000 fcf6 	bl	8006a18 <_sbrk_r>
 800602c:	6030      	str	r0, [r6, #0]
 800602e:	4621      	mov	r1, r4
 8006030:	4628      	mov	r0, r5
 8006032:	f000 fcf1 	bl	8006a18 <_sbrk_r>
 8006036:	1c43      	adds	r3, r0, #1
 8006038:	d00a      	beq.n	8006050 <sbrk_aligned+0x34>
 800603a:	1cc4      	adds	r4, r0, #3
 800603c:	f024 0403 	bic.w	r4, r4, #3
 8006040:	42a0      	cmp	r0, r4
 8006042:	d007      	beq.n	8006054 <sbrk_aligned+0x38>
 8006044:	1a21      	subs	r1, r4, r0
 8006046:	4628      	mov	r0, r5
 8006048:	f000 fce6 	bl	8006a18 <_sbrk_r>
 800604c:	3001      	adds	r0, #1
 800604e:	d101      	bne.n	8006054 <sbrk_aligned+0x38>
 8006050:	f04f 34ff 	mov.w	r4, #4294967295
 8006054:	4620      	mov	r0, r4
 8006056:	bd70      	pop	{r4, r5, r6, pc}
 8006058:	200003f8 	.word	0x200003f8

0800605c <_malloc_r>:
 800605c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006060:	1ccd      	adds	r5, r1, #3
 8006062:	f025 0503 	bic.w	r5, r5, #3
 8006066:	3508      	adds	r5, #8
 8006068:	2d0c      	cmp	r5, #12
 800606a:	bf38      	it	cc
 800606c:	250c      	movcc	r5, #12
 800606e:	2d00      	cmp	r5, #0
 8006070:	4607      	mov	r7, r0
 8006072:	db01      	blt.n	8006078 <_malloc_r+0x1c>
 8006074:	42a9      	cmp	r1, r5
 8006076:	d905      	bls.n	8006084 <_malloc_r+0x28>
 8006078:	230c      	movs	r3, #12
 800607a:	603b      	str	r3, [r7, #0]
 800607c:	2600      	movs	r6, #0
 800607e:	4630      	mov	r0, r6
 8006080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006084:	4e2e      	ldr	r6, [pc, #184]	; (8006140 <_malloc_r+0xe4>)
 8006086:	f001 fb8b 	bl	80077a0 <__malloc_lock>
 800608a:	6833      	ldr	r3, [r6, #0]
 800608c:	461c      	mov	r4, r3
 800608e:	bb34      	cbnz	r4, 80060de <_malloc_r+0x82>
 8006090:	4629      	mov	r1, r5
 8006092:	4638      	mov	r0, r7
 8006094:	f7ff ffc2 	bl	800601c <sbrk_aligned>
 8006098:	1c43      	adds	r3, r0, #1
 800609a:	4604      	mov	r4, r0
 800609c:	d14d      	bne.n	800613a <_malloc_r+0xde>
 800609e:	6834      	ldr	r4, [r6, #0]
 80060a0:	4626      	mov	r6, r4
 80060a2:	2e00      	cmp	r6, #0
 80060a4:	d140      	bne.n	8006128 <_malloc_r+0xcc>
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	4631      	mov	r1, r6
 80060aa:	4638      	mov	r0, r7
 80060ac:	eb04 0803 	add.w	r8, r4, r3
 80060b0:	f000 fcb2 	bl	8006a18 <_sbrk_r>
 80060b4:	4580      	cmp	r8, r0
 80060b6:	d13a      	bne.n	800612e <_malloc_r+0xd2>
 80060b8:	6821      	ldr	r1, [r4, #0]
 80060ba:	3503      	adds	r5, #3
 80060bc:	1a6d      	subs	r5, r5, r1
 80060be:	f025 0503 	bic.w	r5, r5, #3
 80060c2:	3508      	adds	r5, #8
 80060c4:	2d0c      	cmp	r5, #12
 80060c6:	bf38      	it	cc
 80060c8:	250c      	movcc	r5, #12
 80060ca:	4629      	mov	r1, r5
 80060cc:	4638      	mov	r0, r7
 80060ce:	f7ff ffa5 	bl	800601c <sbrk_aligned>
 80060d2:	3001      	adds	r0, #1
 80060d4:	d02b      	beq.n	800612e <_malloc_r+0xd2>
 80060d6:	6823      	ldr	r3, [r4, #0]
 80060d8:	442b      	add	r3, r5
 80060da:	6023      	str	r3, [r4, #0]
 80060dc:	e00e      	b.n	80060fc <_malloc_r+0xa0>
 80060de:	6822      	ldr	r2, [r4, #0]
 80060e0:	1b52      	subs	r2, r2, r5
 80060e2:	d41e      	bmi.n	8006122 <_malloc_r+0xc6>
 80060e4:	2a0b      	cmp	r2, #11
 80060e6:	d916      	bls.n	8006116 <_malloc_r+0xba>
 80060e8:	1961      	adds	r1, r4, r5
 80060ea:	42a3      	cmp	r3, r4
 80060ec:	6025      	str	r5, [r4, #0]
 80060ee:	bf18      	it	ne
 80060f0:	6059      	strne	r1, [r3, #4]
 80060f2:	6863      	ldr	r3, [r4, #4]
 80060f4:	bf08      	it	eq
 80060f6:	6031      	streq	r1, [r6, #0]
 80060f8:	5162      	str	r2, [r4, r5]
 80060fa:	604b      	str	r3, [r1, #4]
 80060fc:	4638      	mov	r0, r7
 80060fe:	f104 060b 	add.w	r6, r4, #11
 8006102:	f001 fb53 	bl	80077ac <__malloc_unlock>
 8006106:	f026 0607 	bic.w	r6, r6, #7
 800610a:	1d23      	adds	r3, r4, #4
 800610c:	1af2      	subs	r2, r6, r3
 800610e:	d0b6      	beq.n	800607e <_malloc_r+0x22>
 8006110:	1b9b      	subs	r3, r3, r6
 8006112:	50a3      	str	r3, [r4, r2]
 8006114:	e7b3      	b.n	800607e <_malloc_r+0x22>
 8006116:	6862      	ldr	r2, [r4, #4]
 8006118:	42a3      	cmp	r3, r4
 800611a:	bf0c      	ite	eq
 800611c:	6032      	streq	r2, [r6, #0]
 800611e:	605a      	strne	r2, [r3, #4]
 8006120:	e7ec      	b.n	80060fc <_malloc_r+0xa0>
 8006122:	4623      	mov	r3, r4
 8006124:	6864      	ldr	r4, [r4, #4]
 8006126:	e7b2      	b.n	800608e <_malloc_r+0x32>
 8006128:	4634      	mov	r4, r6
 800612a:	6876      	ldr	r6, [r6, #4]
 800612c:	e7b9      	b.n	80060a2 <_malloc_r+0x46>
 800612e:	230c      	movs	r3, #12
 8006130:	603b      	str	r3, [r7, #0]
 8006132:	4638      	mov	r0, r7
 8006134:	f001 fb3a 	bl	80077ac <__malloc_unlock>
 8006138:	e7a1      	b.n	800607e <_malloc_r+0x22>
 800613a:	6025      	str	r5, [r4, #0]
 800613c:	e7de      	b.n	80060fc <_malloc_r+0xa0>
 800613e:	bf00      	nop
 8006140:	200003f4 	.word	0x200003f4

08006144 <__cvt>:
 8006144:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006148:	ec55 4b10 	vmov	r4, r5, d0
 800614c:	2d00      	cmp	r5, #0
 800614e:	460e      	mov	r6, r1
 8006150:	4619      	mov	r1, r3
 8006152:	462b      	mov	r3, r5
 8006154:	bfbb      	ittet	lt
 8006156:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800615a:	461d      	movlt	r5, r3
 800615c:	2300      	movge	r3, #0
 800615e:	232d      	movlt	r3, #45	; 0x2d
 8006160:	700b      	strb	r3, [r1, #0]
 8006162:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006164:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006168:	4691      	mov	r9, r2
 800616a:	f023 0820 	bic.w	r8, r3, #32
 800616e:	bfbc      	itt	lt
 8006170:	4622      	movlt	r2, r4
 8006172:	4614      	movlt	r4, r2
 8006174:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006178:	d005      	beq.n	8006186 <__cvt+0x42>
 800617a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800617e:	d100      	bne.n	8006182 <__cvt+0x3e>
 8006180:	3601      	adds	r6, #1
 8006182:	2102      	movs	r1, #2
 8006184:	e000      	b.n	8006188 <__cvt+0x44>
 8006186:	2103      	movs	r1, #3
 8006188:	ab03      	add	r3, sp, #12
 800618a:	9301      	str	r3, [sp, #4]
 800618c:	ab02      	add	r3, sp, #8
 800618e:	9300      	str	r3, [sp, #0]
 8006190:	ec45 4b10 	vmov	d0, r4, r5
 8006194:	4653      	mov	r3, sl
 8006196:	4632      	mov	r2, r6
 8006198:	f000 fd02 	bl	8006ba0 <_dtoa_r>
 800619c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80061a0:	4607      	mov	r7, r0
 80061a2:	d102      	bne.n	80061aa <__cvt+0x66>
 80061a4:	f019 0f01 	tst.w	r9, #1
 80061a8:	d022      	beq.n	80061f0 <__cvt+0xac>
 80061aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061ae:	eb07 0906 	add.w	r9, r7, r6
 80061b2:	d110      	bne.n	80061d6 <__cvt+0x92>
 80061b4:	783b      	ldrb	r3, [r7, #0]
 80061b6:	2b30      	cmp	r3, #48	; 0x30
 80061b8:	d10a      	bne.n	80061d0 <__cvt+0x8c>
 80061ba:	2200      	movs	r2, #0
 80061bc:	2300      	movs	r3, #0
 80061be:	4620      	mov	r0, r4
 80061c0:	4629      	mov	r1, r5
 80061c2:	f7fa fc89 	bl	8000ad8 <__aeabi_dcmpeq>
 80061c6:	b918      	cbnz	r0, 80061d0 <__cvt+0x8c>
 80061c8:	f1c6 0601 	rsb	r6, r6, #1
 80061cc:	f8ca 6000 	str.w	r6, [sl]
 80061d0:	f8da 3000 	ldr.w	r3, [sl]
 80061d4:	4499      	add	r9, r3
 80061d6:	2200      	movs	r2, #0
 80061d8:	2300      	movs	r3, #0
 80061da:	4620      	mov	r0, r4
 80061dc:	4629      	mov	r1, r5
 80061de:	f7fa fc7b 	bl	8000ad8 <__aeabi_dcmpeq>
 80061e2:	b108      	cbz	r0, 80061e8 <__cvt+0xa4>
 80061e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80061e8:	2230      	movs	r2, #48	; 0x30
 80061ea:	9b03      	ldr	r3, [sp, #12]
 80061ec:	454b      	cmp	r3, r9
 80061ee:	d307      	bcc.n	8006200 <__cvt+0xbc>
 80061f0:	9b03      	ldr	r3, [sp, #12]
 80061f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061f4:	1bdb      	subs	r3, r3, r7
 80061f6:	4638      	mov	r0, r7
 80061f8:	6013      	str	r3, [r2, #0]
 80061fa:	b004      	add	sp, #16
 80061fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006200:	1c59      	adds	r1, r3, #1
 8006202:	9103      	str	r1, [sp, #12]
 8006204:	701a      	strb	r2, [r3, #0]
 8006206:	e7f0      	b.n	80061ea <__cvt+0xa6>

08006208 <__exponent>:
 8006208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800620a:	4603      	mov	r3, r0
 800620c:	2900      	cmp	r1, #0
 800620e:	bfb8      	it	lt
 8006210:	4249      	neglt	r1, r1
 8006212:	f803 2b02 	strb.w	r2, [r3], #2
 8006216:	bfb4      	ite	lt
 8006218:	222d      	movlt	r2, #45	; 0x2d
 800621a:	222b      	movge	r2, #43	; 0x2b
 800621c:	2909      	cmp	r1, #9
 800621e:	7042      	strb	r2, [r0, #1]
 8006220:	dd2a      	ble.n	8006278 <__exponent+0x70>
 8006222:	f10d 0407 	add.w	r4, sp, #7
 8006226:	46a4      	mov	ip, r4
 8006228:	270a      	movs	r7, #10
 800622a:	46a6      	mov	lr, r4
 800622c:	460a      	mov	r2, r1
 800622e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006232:	fb07 1516 	mls	r5, r7, r6, r1
 8006236:	3530      	adds	r5, #48	; 0x30
 8006238:	2a63      	cmp	r2, #99	; 0x63
 800623a:	f104 34ff 	add.w	r4, r4, #4294967295
 800623e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006242:	4631      	mov	r1, r6
 8006244:	dcf1      	bgt.n	800622a <__exponent+0x22>
 8006246:	3130      	adds	r1, #48	; 0x30
 8006248:	f1ae 0502 	sub.w	r5, lr, #2
 800624c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006250:	1c44      	adds	r4, r0, #1
 8006252:	4629      	mov	r1, r5
 8006254:	4561      	cmp	r1, ip
 8006256:	d30a      	bcc.n	800626e <__exponent+0x66>
 8006258:	f10d 0209 	add.w	r2, sp, #9
 800625c:	eba2 020e 	sub.w	r2, r2, lr
 8006260:	4565      	cmp	r5, ip
 8006262:	bf88      	it	hi
 8006264:	2200      	movhi	r2, #0
 8006266:	4413      	add	r3, r2
 8006268:	1a18      	subs	r0, r3, r0
 800626a:	b003      	add	sp, #12
 800626c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800626e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006272:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006276:	e7ed      	b.n	8006254 <__exponent+0x4c>
 8006278:	2330      	movs	r3, #48	; 0x30
 800627a:	3130      	adds	r1, #48	; 0x30
 800627c:	7083      	strb	r3, [r0, #2]
 800627e:	70c1      	strb	r1, [r0, #3]
 8006280:	1d03      	adds	r3, r0, #4
 8006282:	e7f1      	b.n	8006268 <__exponent+0x60>

08006284 <_printf_float>:
 8006284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006288:	ed2d 8b02 	vpush	{d8}
 800628c:	b08d      	sub	sp, #52	; 0x34
 800628e:	460c      	mov	r4, r1
 8006290:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006294:	4616      	mov	r6, r2
 8006296:	461f      	mov	r7, r3
 8006298:	4605      	mov	r5, r0
 800629a:	f001 fa6f 	bl	800777c <_localeconv_r>
 800629e:	f8d0 a000 	ldr.w	sl, [r0]
 80062a2:	4650      	mov	r0, sl
 80062a4:	f7f9 ff9c 	bl	80001e0 <strlen>
 80062a8:	2300      	movs	r3, #0
 80062aa:	930a      	str	r3, [sp, #40]	; 0x28
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	9305      	str	r3, [sp, #20]
 80062b0:	f8d8 3000 	ldr.w	r3, [r8]
 80062b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80062b8:	3307      	adds	r3, #7
 80062ba:	f023 0307 	bic.w	r3, r3, #7
 80062be:	f103 0208 	add.w	r2, r3, #8
 80062c2:	f8c8 2000 	str.w	r2, [r8]
 80062c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80062ce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80062d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80062d6:	9307      	str	r3, [sp, #28]
 80062d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80062dc:	ee08 0a10 	vmov	s16, r0
 80062e0:	4b9f      	ldr	r3, [pc, #636]	; (8006560 <_printf_float+0x2dc>)
 80062e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062e6:	f04f 32ff 	mov.w	r2, #4294967295
 80062ea:	f7fa fc27 	bl	8000b3c <__aeabi_dcmpun>
 80062ee:	bb88      	cbnz	r0, 8006354 <_printf_float+0xd0>
 80062f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062f4:	4b9a      	ldr	r3, [pc, #616]	; (8006560 <_printf_float+0x2dc>)
 80062f6:	f04f 32ff 	mov.w	r2, #4294967295
 80062fa:	f7fa fc01 	bl	8000b00 <__aeabi_dcmple>
 80062fe:	bb48      	cbnz	r0, 8006354 <_printf_float+0xd0>
 8006300:	2200      	movs	r2, #0
 8006302:	2300      	movs	r3, #0
 8006304:	4640      	mov	r0, r8
 8006306:	4649      	mov	r1, r9
 8006308:	f7fa fbf0 	bl	8000aec <__aeabi_dcmplt>
 800630c:	b110      	cbz	r0, 8006314 <_printf_float+0x90>
 800630e:	232d      	movs	r3, #45	; 0x2d
 8006310:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006314:	4b93      	ldr	r3, [pc, #588]	; (8006564 <_printf_float+0x2e0>)
 8006316:	4894      	ldr	r0, [pc, #592]	; (8006568 <_printf_float+0x2e4>)
 8006318:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800631c:	bf94      	ite	ls
 800631e:	4698      	movls	r8, r3
 8006320:	4680      	movhi	r8, r0
 8006322:	2303      	movs	r3, #3
 8006324:	6123      	str	r3, [r4, #16]
 8006326:	9b05      	ldr	r3, [sp, #20]
 8006328:	f023 0204 	bic.w	r2, r3, #4
 800632c:	6022      	str	r2, [r4, #0]
 800632e:	f04f 0900 	mov.w	r9, #0
 8006332:	9700      	str	r7, [sp, #0]
 8006334:	4633      	mov	r3, r6
 8006336:	aa0b      	add	r2, sp, #44	; 0x2c
 8006338:	4621      	mov	r1, r4
 800633a:	4628      	mov	r0, r5
 800633c:	f000 f9d8 	bl	80066f0 <_printf_common>
 8006340:	3001      	adds	r0, #1
 8006342:	f040 8090 	bne.w	8006466 <_printf_float+0x1e2>
 8006346:	f04f 30ff 	mov.w	r0, #4294967295
 800634a:	b00d      	add	sp, #52	; 0x34
 800634c:	ecbd 8b02 	vpop	{d8}
 8006350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006354:	4642      	mov	r2, r8
 8006356:	464b      	mov	r3, r9
 8006358:	4640      	mov	r0, r8
 800635a:	4649      	mov	r1, r9
 800635c:	f7fa fbee 	bl	8000b3c <__aeabi_dcmpun>
 8006360:	b140      	cbz	r0, 8006374 <_printf_float+0xf0>
 8006362:	464b      	mov	r3, r9
 8006364:	2b00      	cmp	r3, #0
 8006366:	bfbc      	itt	lt
 8006368:	232d      	movlt	r3, #45	; 0x2d
 800636a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800636e:	487f      	ldr	r0, [pc, #508]	; (800656c <_printf_float+0x2e8>)
 8006370:	4b7f      	ldr	r3, [pc, #508]	; (8006570 <_printf_float+0x2ec>)
 8006372:	e7d1      	b.n	8006318 <_printf_float+0x94>
 8006374:	6863      	ldr	r3, [r4, #4]
 8006376:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800637a:	9206      	str	r2, [sp, #24]
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	d13f      	bne.n	8006400 <_printf_float+0x17c>
 8006380:	2306      	movs	r3, #6
 8006382:	6063      	str	r3, [r4, #4]
 8006384:	9b05      	ldr	r3, [sp, #20]
 8006386:	6861      	ldr	r1, [r4, #4]
 8006388:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800638c:	2300      	movs	r3, #0
 800638e:	9303      	str	r3, [sp, #12]
 8006390:	ab0a      	add	r3, sp, #40	; 0x28
 8006392:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006396:	ab09      	add	r3, sp, #36	; 0x24
 8006398:	ec49 8b10 	vmov	d0, r8, r9
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	6022      	str	r2, [r4, #0]
 80063a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80063a4:	4628      	mov	r0, r5
 80063a6:	f7ff fecd 	bl	8006144 <__cvt>
 80063aa:	9b06      	ldr	r3, [sp, #24]
 80063ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063ae:	2b47      	cmp	r3, #71	; 0x47
 80063b0:	4680      	mov	r8, r0
 80063b2:	d108      	bne.n	80063c6 <_printf_float+0x142>
 80063b4:	1cc8      	adds	r0, r1, #3
 80063b6:	db02      	blt.n	80063be <_printf_float+0x13a>
 80063b8:	6863      	ldr	r3, [r4, #4]
 80063ba:	4299      	cmp	r1, r3
 80063bc:	dd41      	ble.n	8006442 <_printf_float+0x1be>
 80063be:	f1ab 0b02 	sub.w	fp, fp, #2
 80063c2:	fa5f fb8b 	uxtb.w	fp, fp
 80063c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80063ca:	d820      	bhi.n	800640e <_printf_float+0x18a>
 80063cc:	3901      	subs	r1, #1
 80063ce:	465a      	mov	r2, fp
 80063d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80063d4:	9109      	str	r1, [sp, #36]	; 0x24
 80063d6:	f7ff ff17 	bl	8006208 <__exponent>
 80063da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063dc:	1813      	adds	r3, r2, r0
 80063de:	2a01      	cmp	r2, #1
 80063e0:	4681      	mov	r9, r0
 80063e2:	6123      	str	r3, [r4, #16]
 80063e4:	dc02      	bgt.n	80063ec <_printf_float+0x168>
 80063e6:	6822      	ldr	r2, [r4, #0]
 80063e8:	07d2      	lsls	r2, r2, #31
 80063ea:	d501      	bpl.n	80063f0 <_printf_float+0x16c>
 80063ec:	3301      	adds	r3, #1
 80063ee:	6123      	str	r3, [r4, #16]
 80063f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d09c      	beq.n	8006332 <_printf_float+0xae>
 80063f8:	232d      	movs	r3, #45	; 0x2d
 80063fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063fe:	e798      	b.n	8006332 <_printf_float+0xae>
 8006400:	9a06      	ldr	r2, [sp, #24]
 8006402:	2a47      	cmp	r2, #71	; 0x47
 8006404:	d1be      	bne.n	8006384 <_printf_float+0x100>
 8006406:	2b00      	cmp	r3, #0
 8006408:	d1bc      	bne.n	8006384 <_printf_float+0x100>
 800640a:	2301      	movs	r3, #1
 800640c:	e7b9      	b.n	8006382 <_printf_float+0xfe>
 800640e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006412:	d118      	bne.n	8006446 <_printf_float+0x1c2>
 8006414:	2900      	cmp	r1, #0
 8006416:	6863      	ldr	r3, [r4, #4]
 8006418:	dd0b      	ble.n	8006432 <_printf_float+0x1ae>
 800641a:	6121      	str	r1, [r4, #16]
 800641c:	b913      	cbnz	r3, 8006424 <_printf_float+0x1a0>
 800641e:	6822      	ldr	r2, [r4, #0]
 8006420:	07d0      	lsls	r0, r2, #31
 8006422:	d502      	bpl.n	800642a <_printf_float+0x1a6>
 8006424:	3301      	adds	r3, #1
 8006426:	440b      	add	r3, r1
 8006428:	6123      	str	r3, [r4, #16]
 800642a:	65a1      	str	r1, [r4, #88]	; 0x58
 800642c:	f04f 0900 	mov.w	r9, #0
 8006430:	e7de      	b.n	80063f0 <_printf_float+0x16c>
 8006432:	b913      	cbnz	r3, 800643a <_printf_float+0x1b6>
 8006434:	6822      	ldr	r2, [r4, #0]
 8006436:	07d2      	lsls	r2, r2, #31
 8006438:	d501      	bpl.n	800643e <_printf_float+0x1ba>
 800643a:	3302      	adds	r3, #2
 800643c:	e7f4      	b.n	8006428 <_printf_float+0x1a4>
 800643e:	2301      	movs	r3, #1
 8006440:	e7f2      	b.n	8006428 <_printf_float+0x1a4>
 8006442:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006448:	4299      	cmp	r1, r3
 800644a:	db05      	blt.n	8006458 <_printf_float+0x1d4>
 800644c:	6823      	ldr	r3, [r4, #0]
 800644e:	6121      	str	r1, [r4, #16]
 8006450:	07d8      	lsls	r0, r3, #31
 8006452:	d5ea      	bpl.n	800642a <_printf_float+0x1a6>
 8006454:	1c4b      	adds	r3, r1, #1
 8006456:	e7e7      	b.n	8006428 <_printf_float+0x1a4>
 8006458:	2900      	cmp	r1, #0
 800645a:	bfd4      	ite	le
 800645c:	f1c1 0202 	rsble	r2, r1, #2
 8006460:	2201      	movgt	r2, #1
 8006462:	4413      	add	r3, r2
 8006464:	e7e0      	b.n	8006428 <_printf_float+0x1a4>
 8006466:	6823      	ldr	r3, [r4, #0]
 8006468:	055a      	lsls	r2, r3, #21
 800646a:	d407      	bmi.n	800647c <_printf_float+0x1f8>
 800646c:	6923      	ldr	r3, [r4, #16]
 800646e:	4642      	mov	r2, r8
 8006470:	4631      	mov	r1, r6
 8006472:	4628      	mov	r0, r5
 8006474:	47b8      	blx	r7
 8006476:	3001      	adds	r0, #1
 8006478:	d12c      	bne.n	80064d4 <_printf_float+0x250>
 800647a:	e764      	b.n	8006346 <_printf_float+0xc2>
 800647c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006480:	f240 80e0 	bls.w	8006644 <_printf_float+0x3c0>
 8006484:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006488:	2200      	movs	r2, #0
 800648a:	2300      	movs	r3, #0
 800648c:	f7fa fb24 	bl	8000ad8 <__aeabi_dcmpeq>
 8006490:	2800      	cmp	r0, #0
 8006492:	d034      	beq.n	80064fe <_printf_float+0x27a>
 8006494:	4a37      	ldr	r2, [pc, #220]	; (8006574 <_printf_float+0x2f0>)
 8006496:	2301      	movs	r3, #1
 8006498:	4631      	mov	r1, r6
 800649a:	4628      	mov	r0, r5
 800649c:	47b8      	blx	r7
 800649e:	3001      	adds	r0, #1
 80064a0:	f43f af51 	beq.w	8006346 <_printf_float+0xc2>
 80064a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064a8:	429a      	cmp	r2, r3
 80064aa:	db02      	blt.n	80064b2 <_printf_float+0x22e>
 80064ac:	6823      	ldr	r3, [r4, #0]
 80064ae:	07d8      	lsls	r0, r3, #31
 80064b0:	d510      	bpl.n	80064d4 <_printf_float+0x250>
 80064b2:	ee18 3a10 	vmov	r3, s16
 80064b6:	4652      	mov	r2, sl
 80064b8:	4631      	mov	r1, r6
 80064ba:	4628      	mov	r0, r5
 80064bc:	47b8      	blx	r7
 80064be:	3001      	adds	r0, #1
 80064c0:	f43f af41 	beq.w	8006346 <_printf_float+0xc2>
 80064c4:	f04f 0800 	mov.w	r8, #0
 80064c8:	f104 091a 	add.w	r9, r4, #26
 80064cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064ce:	3b01      	subs	r3, #1
 80064d0:	4543      	cmp	r3, r8
 80064d2:	dc09      	bgt.n	80064e8 <_printf_float+0x264>
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	079b      	lsls	r3, r3, #30
 80064d8:	f100 8105 	bmi.w	80066e6 <_printf_float+0x462>
 80064dc:	68e0      	ldr	r0, [r4, #12]
 80064de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064e0:	4298      	cmp	r0, r3
 80064e2:	bfb8      	it	lt
 80064e4:	4618      	movlt	r0, r3
 80064e6:	e730      	b.n	800634a <_printf_float+0xc6>
 80064e8:	2301      	movs	r3, #1
 80064ea:	464a      	mov	r2, r9
 80064ec:	4631      	mov	r1, r6
 80064ee:	4628      	mov	r0, r5
 80064f0:	47b8      	blx	r7
 80064f2:	3001      	adds	r0, #1
 80064f4:	f43f af27 	beq.w	8006346 <_printf_float+0xc2>
 80064f8:	f108 0801 	add.w	r8, r8, #1
 80064fc:	e7e6      	b.n	80064cc <_printf_float+0x248>
 80064fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006500:	2b00      	cmp	r3, #0
 8006502:	dc39      	bgt.n	8006578 <_printf_float+0x2f4>
 8006504:	4a1b      	ldr	r2, [pc, #108]	; (8006574 <_printf_float+0x2f0>)
 8006506:	2301      	movs	r3, #1
 8006508:	4631      	mov	r1, r6
 800650a:	4628      	mov	r0, r5
 800650c:	47b8      	blx	r7
 800650e:	3001      	adds	r0, #1
 8006510:	f43f af19 	beq.w	8006346 <_printf_float+0xc2>
 8006514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006518:	4313      	orrs	r3, r2
 800651a:	d102      	bne.n	8006522 <_printf_float+0x29e>
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	07d9      	lsls	r1, r3, #31
 8006520:	d5d8      	bpl.n	80064d4 <_printf_float+0x250>
 8006522:	ee18 3a10 	vmov	r3, s16
 8006526:	4652      	mov	r2, sl
 8006528:	4631      	mov	r1, r6
 800652a:	4628      	mov	r0, r5
 800652c:	47b8      	blx	r7
 800652e:	3001      	adds	r0, #1
 8006530:	f43f af09 	beq.w	8006346 <_printf_float+0xc2>
 8006534:	f04f 0900 	mov.w	r9, #0
 8006538:	f104 0a1a 	add.w	sl, r4, #26
 800653c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800653e:	425b      	negs	r3, r3
 8006540:	454b      	cmp	r3, r9
 8006542:	dc01      	bgt.n	8006548 <_printf_float+0x2c4>
 8006544:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006546:	e792      	b.n	800646e <_printf_float+0x1ea>
 8006548:	2301      	movs	r3, #1
 800654a:	4652      	mov	r2, sl
 800654c:	4631      	mov	r1, r6
 800654e:	4628      	mov	r0, r5
 8006550:	47b8      	blx	r7
 8006552:	3001      	adds	r0, #1
 8006554:	f43f aef7 	beq.w	8006346 <_printf_float+0xc2>
 8006558:	f109 0901 	add.w	r9, r9, #1
 800655c:	e7ee      	b.n	800653c <_printf_float+0x2b8>
 800655e:	bf00      	nop
 8006560:	7fefffff 	.word	0x7fefffff
 8006564:	08008dc8 	.word	0x08008dc8
 8006568:	08008dcc 	.word	0x08008dcc
 800656c:	08008dd4 	.word	0x08008dd4
 8006570:	08008dd0 	.word	0x08008dd0
 8006574:	08008dd8 	.word	0x08008dd8
 8006578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800657a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800657c:	429a      	cmp	r2, r3
 800657e:	bfa8      	it	ge
 8006580:	461a      	movge	r2, r3
 8006582:	2a00      	cmp	r2, #0
 8006584:	4691      	mov	r9, r2
 8006586:	dc37      	bgt.n	80065f8 <_printf_float+0x374>
 8006588:	f04f 0b00 	mov.w	fp, #0
 800658c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006590:	f104 021a 	add.w	r2, r4, #26
 8006594:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006596:	9305      	str	r3, [sp, #20]
 8006598:	eba3 0309 	sub.w	r3, r3, r9
 800659c:	455b      	cmp	r3, fp
 800659e:	dc33      	bgt.n	8006608 <_printf_float+0x384>
 80065a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065a4:	429a      	cmp	r2, r3
 80065a6:	db3b      	blt.n	8006620 <_printf_float+0x39c>
 80065a8:	6823      	ldr	r3, [r4, #0]
 80065aa:	07da      	lsls	r2, r3, #31
 80065ac:	d438      	bmi.n	8006620 <_printf_float+0x39c>
 80065ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065b0:	9a05      	ldr	r2, [sp, #20]
 80065b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065b4:	1a9a      	subs	r2, r3, r2
 80065b6:	eba3 0901 	sub.w	r9, r3, r1
 80065ba:	4591      	cmp	r9, r2
 80065bc:	bfa8      	it	ge
 80065be:	4691      	movge	r9, r2
 80065c0:	f1b9 0f00 	cmp.w	r9, #0
 80065c4:	dc35      	bgt.n	8006632 <_printf_float+0x3ae>
 80065c6:	f04f 0800 	mov.w	r8, #0
 80065ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065ce:	f104 0a1a 	add.w	sl, r4, #26
 80065d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065d6:	1a9b      	subs	r3, r3, r2
 80065d8:	eba3 0309 	sub.w	r3, r3, r9
 80065dc:	4543      	cmp	r3, r8
 80065de:	f77f af79 	ble.w	80064d4 <_printf_float+0x250>
 80065e2:	2301      	movs	r3, #1
 80065e4:	4652      	mov	r2, sl
 80065e6:	4631      	mov	r1, r6
 80065e8:	4628      	mov	r0, r5
 80065ea:	47b8      	blx	r7
 80065ec:	3001      	adds	r0, #1
 80065ee:	f43f aeaa 	beq.w	8006346 <_printf_float+0xc2>
 80065f2:	f108 0801 	add.w	r8, r8, #1
 80065f6:	e7ec      	b.n	80065d2 <_printf_float+0x34e>
 80065f8:	4613      	mov	r3, r2
 80065fa:	4631      	mov	r1, r6
 80065fc:	4642      	mov	r2, r8
 80065fe:	4628      	mov	r0, r5
 8006600:	47b8      	blx	r7
 8006602:	3001      	adds	r0, #1
 8006604:	d1c0      	bne.n	8006588 <_printf_float+0x304>
 8006606:	e69e      	b.n	8006346 <_printf_float+0xc2>
 8006608:	2301      	movs	r3, #1
 800660a:	4631      	mov	r1, r6
 800660c:	4628      	mov	r0, r5
 800660e:	9205      	str	r2, [sp, #20]
 8006610:	47b8      	blx	r7
 8006612:	3001      	adds	r0, #1
 8006614:	f43f ae97 	beq.w	8006346 <_printf_float+0xc2>
 8006618:	9a05      	ldr	r2, [sp, #20]
 800661a:	f10b 0b01 	add.w	fp, fp, #1
 800661e:	e7b9      	b.n	8006594 <_printf_float+0x310>
 8006620:	ee18 3a10 	vmov	r3, s16
 8006624:	4652      	mov	r2, sl
 8006626:	4631      	mov	r1, r6
 8006628:	4628      	mov	r0, r5
 800662a:	47b8      	blx	r7
 800662c:	3001      	adds	r0, #1
 800662e:	d1be      	bne.n	80065ae <_printf_float+0x32a>
 8006630:	e689      	b.n	8006346 <_printf_float+0xc2>
 8006632:	9a05      	ldr	r2, [sp, #20]
 8006634:	464b      	mov	r3, r9
 8006636:	4442      	add	r2, r8
 8006638:	4631      	mov	r1, r6
 800663a:	4628      	mov	r0, r5
 800663c:	47b8      	blx	r7
 800663e:	3001      	adds	r0, #1
 8006640:	d1c1      	bne.n	80065c6 <_printf_float+0x342>
 8006642:	e680      	b.n	8006346 <_printf_float+0xc2>
 8006644:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006646:	2a01      	cmp	r2, #1
 8006648:	dc01      	bgt.n	800664e <_printf_float+0x3ca>
 800664a:	07db      	lsls	r3, r3, #31
 800664c:	d538      	bpl.n	80066c0 <_printf_float+0x43c>
 800664e:	2301      	movs	r3, #1
 8006650:	4642      	mov	r2, r8
 8006652:	4631      	mov	r1, r6
 8006654:	4628      	mov	r0, r5
 8006656:	47b8      	blx	r7
 8006658:	3001      	adds	r0, #1
 800665a:	f43f ae74 	beq.w	8006346 <_printf_float+0xc2>
 800665e:	ee18 3a10 	vmov	r3, s16
 8006662:	4652      	mov	r2, sl
 8006664:	4631      	mov	r1, r6
 8006666:	4628      	mov	r0, r5
 8006668:	47b8      	blx	r7
 800666a:	3001      	adds	r0, #1
 800666c:	f43f ae6b 	beq.w	8006346 <_printf_float+0xc2>
 8006670:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006674:	2200      	movs	r2, #0
 8006676:	2300      	movs	r3, #0
 8006678:	f7fa fa2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800667c:	b9d8      	cbnz	r0, 80066b6 <_printf_float+0x432>
 800667e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006680:	f108 0201 	add.w	r2, r8, #1
 8006684:	3b01      	subs	r3, #1
 8006686:	4631      	mov	r1, r6
 8006688:	4628      	mov	r0, r5
 800668a:	47b8      	blx	r7
 800668c:	3001      	adds	r0, #1
 800668e:	d10e      	bne.n	80066ae <_printf_float+0x42a>
 8006690:	e659      	b.n	8006346 <_printf_float+0xc2>
 8006692:	2301      	movs	r3, #1
 8006694:	4652      	mov	r2, sl
 8006696:	4631      	mov	r1, r6
 8006698:	4628      	mov	r0, r5
 800669a:	47b8      	blx	r7
 800669c:	3001      	adds	r0, #1
 800669e:	f43f ae52 	beq.w	8006346 <_printf_float+0xc2>
 80066a2:	f108 0801 	add.w	r8, r8, #1
 80066a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066a8:	3b01      	subs	r3, #1
 80066aa:	4543      	cmp	r3, r8
 80066ac:	dcf1      	bgt.n	8006692 <_printf_float+0x40e>
 80066ae:	464b      	mov	r3, r9
 80066b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80066b4:	e6dc      	b.n	8006470 <_printf_float+0x1ec>
 80066b6:	f04f 0800 	mov.w	r8, #0
 80066ba:	f104 0a1a 	add.w	sl, r4, #26
 80066be:	e7f2      	b.n	80066a6 <_printf_float+0x422>
 80066c0:	2301      	movs	r3, #1
 80066c2:	4642      	mov	r2, r8
 80066c4:	e7df      	b.n	8006686 <_printf_float+0x402>
 80066c6:	2301      	movs	r3, #1
 80066c8:	464a      	mov	r2, r9
 80066ca:	4631      	mov	r1, r6
 80066cc:	4628      	mov	r0, r5
 80066ce:	47b8      	blx	r7
 80066d0:	3001      	adds	r0, #1
 80066d2:	f43f ae38 	beq.w	8006346 <_printf_float+0xc2>
 80066d6:	f108 0801 	add.w	r8, r8, #1
 80066da:	68e3      	ldr	r3, [r4, #12]
 80066dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066de:	1a5b      	subs	r3, r3, r1
 80066e0:	4543      	cmp	r3, r8
 80066e2:	dcf0      	bgt.n	80066c6 <_printf_float+0x442>
 80066e4:	e6fa      	b.n	80064dc <_printf_float+0x258>
 80066e6:	f04f 0800 	mov.w	r8, #0
 80066ea:	f104 0919 	add.w	r9, r4, #25
 80066ee:	e7f4      	b.n	80066da <_printf_float+0x456>

080066f0 <_printf_common>:
 80066f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f4:	4616      	mov	r6, r2
 80066f6:	4699      	mov	r9, r3
 80066f8:	688a      	ldr	r2, [r1, #8]
 80066fa:	690b      	ldr	r3, [r1, #16]
 80066fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006700:	4293      	cmp	r3, r2
 8006702:	bfb8      	it	lt
 8006704:	4613      	movlt	r3, r2
 8006706:	6033      	str	r3, [r6, #0]
 8006708:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800670c:	4607      	mov	r7, r0
 800670e:	460c      	mov	r4, r1
 8006710:	b10a      	cbz	r2, 8006716 <_printf_common+0x26>
 8006712:	3301      	adds	r3, #1
 8006714:	6033      	str	r3, [r6, #0]
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	0699      	lsls	r1, r3, #26
 800671a:	bf42      	ittt	mi
 800671c:	6833      	ldrmi	r3, [r6, #0]
 800671e:	3302      	addmi	r3, #2
 8006720:	6033      	strmi	r3, [r6, #0]
 8006722:	6825      	ldr	r5, [r4, #0]
 8006724:	f015 0506 	ands.w	r5, r5, #6
 8006728:	d106      	bne.n	8006738 <_printf_common+0x48>
 800672a:	f104 0a19 	add.w	sl, r4, #25
 800672e:	68e3      	ldr	r3, [r4, #12]
 8006730:	6832      	ldr	r2, [r6, #0]
 8006732:	1a9b      	subs	r3, r3, r2
 8006734:	42ab      	cmp	r3, r5
 8006736:	dc26      	bgt.n	8006786 <_printf_common+0x96>
 8006738:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800673c:	1e13      	subs	r3, r2, #0
 800673e:	6822      	ldr	r2, [r4, #0]
 8006740:	bf18      	it	ne
 8006742:	2301      	movne	r3, #1
 8006744:	0692      	lsls	r2, r2, #26
 8006746:	d42b      	bmi.n	80067a0 <_printf_common+0xb0>
 8006748:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800674c:	4649      	mov	r1, r9
 800674e:	4638      	mov	r0, r7
 8006750:	47c0      	blx	r8
 8006752:	3001      	adds	r0, #1
 8006754:	d01e      	beq.n	8006794 <_printf_common+0xa4>
 8006756:	6823      	ldr	r3, [r4, #0]
 8006758:	68e5      	ldr	r5, [r4, #12]
 800675a:	6832      	ldr	r2, [r6, #0]
 800675c:	f003 0306 	and.w	r3, r3, #6
 8006760:	2b04      	cmp	r3, #4
 8006762:	bf08      	it	eq
 8006764:	1aad      	subeq	r5, r5, r2
 8006766:	68a3      	ldr	r3, [r4, #8]
 8006768:	6922      	ldr	r2, [r4, #16]
 800676a:	bf0c      	ite	eq
 800676c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006770:	2500      	movne	r5, #0
 8006772:	4293      	cmp	r3, r2
 8006774:	bfc4      	itt	gt
 8006776:	1a9b      	subgt	r3, r3, r2
 8006778:	18ed      	addgt	r5, r5, r3
 800677a:	2600      	movs	r6, #0
 800677c:	341a      	adds	r4, #26
 800677e:	42b5      	cmp	r5, r6
 8006780:	d11a      	bne.n	80067b8 <_printf_common+0xc8>
 8006782:	2000      	movs	r0, #0
 8006784:	e008      	b.n	8006798 <_printf_common+0xa8>
 8006786:	2301      	movs	r3, #1
 8006788:	4652      	mov	r2, sl
 800678a:	4649      	mov	r1, r9
 800678c:	4638      	mov	r0, r7
 800678e:	47c0      	blx	r8
 8006790:	3001      	adds	r0, #1
 8006792:	d103      	bne.n	800679c <_printf_common+0xac>
 8006794:	f04f 30ff 	mov.w	r0, #4294967295
 8006798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800679c:	3501      	adds	r5, #1
 800679e:	e7c6      	b.n	800672e <_printf_common+0x3e>
 80067a0:	18e1      	adds	r1, r4, r3
 80067a2:	1c5a      	adds	r2, r3, #1
 80067a4:	2030      	movs	r0, #48	; 0x30
 80067a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067aa:	4422      	add	r2, r4
 80067ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067b4:	3302      	adds	r3, #2
 80067b6:	e7c7      	b.n	8006748 <_printf_common+0x58>
 80067b8:	2301      	movs	r3, #1
 80067ba:	4622      	mov	r2, r4
 80067bc:	4649      	mov	r1, r9
 80067be:	4638      	mov	r0, r7
 80067c0:	47c0      	blx	r8
 80067c2:	3001      	adds	r0, #1
 80067c4:	d0e6      	beq.n	8006794 <_printf_common+0xa4>
 80067c6:	3601      	adds	r6, #1
 80067c8:	e7d9      	b.n	800677e <_printf_common+0x8e>
	...

080067cc <_printf_i>:
 80067cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067d0:	7e0f      	ldrb	r7, [r1, #24]
 80067d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80067d4:	2f78      	cmp	r7, #120	; 0x78
 80067d6:	4691      	mov	r9, r2
 80067d8:	4680      	mov	r8, r0
 80067da:	460c      	mov	r4, r1
 80067dc:	469a      	mov	sl, r3
 80067de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80067e2:	d807      	bhi.n	80067f4 <_printf_i+0x28>
 80067e4:	2f62      	cmp	r7, #98	; 0x62
 80067e6:	d80a      	bhi.n	80067fe <_printf_i+0x32>
 80067e8:	2f00      	cmp	r7, #0
 80067ea:	f000 80d8 	beq.w	800699e <_printf_i+0x1d2>
 80067ee:	2f58      	cmp	r7, #88	; 0x58
 80067f0:	f000 80a3 	beq.w	800693a <_printf_i+0x16e>
 80067f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80067fc:	e03a      	b.n	8006874 <_printf_i+0xa8>
 80067fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006802:	2b15      	cmp	r3, #21
 8006804:	d8f6      	bhi.n	80067f4 <_printf_i+0x28>
 8006806:	a101      	add	r1, pc, #4	; (adr r1, 800680c <_printf_i+0x40>)
 8006808:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800680c:	08006865 	.word	0x08006865
 8006810:	08006879 	.word	0x08006879
 8006814:	080067f5 	.word	0x080067f5
 8006818:	080067f5 	.word	0x080067f5
 800681c:	080067f5 	.word	0x080067f5
 8006820:	080067f5 	.word	0x080067f5
 8006824:	08006879 	.word	0x08006879
 8006828:	080067f5 	.word	0x080067f5
 800682c:	080067f5 	.word	0x080067f5
 8006830:	080067f5 	.word	0x080067f5
 8006834:	080067f5 	.word	0x080067f5
 8006838:	08006985 	.word	0x08006985
 800683c:	080068a9 	.word	0x080068a9
 8006840:	08006967 	.word	0x08006967
 8006844:	080067f5 	.word	0x080067f5
 8006848:	080067f5 	.word	0x080067f5
 800684c:	080069a7 	.word	0x080069a7
 8006850:	080067f5 	.word	0x080067f5
 8006854:	080068a9 	.word	0x080068a9
 8006858:	080067f5 	.word	0x080067f5
 800685c:	080067f5 	.word	0x080067f5
 8006860:	0800696f 	.word	0x0800696f
 8006864:	682b      	ldr	r3, [r5, #0]
 8006866:	1d1a      	adds	r2, r3, #4
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	602a      	str	r2, [r5, #0]
 800686c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006874:	2301      	movs	r3, #1
 8006876:	e0a3      	b.n	80069c0 <_printf_i+0x1f4>
 8006878:	6820      	ldr	r0, [r4, #0]
 800687a:	6829      	ldr	r1, [r5, #0]
 800687c:	0606      	lsls	r6, r0, #24
 800687e:	f101 0304 	add.w	r3, r1, #4
 8006882:	d50a      	bpl.n	800689a <_printf_i+0xce>
 8006884:	680e      	ldr	r6, [r1, #0]
 8006886:	602b      	str	r3, [r5, #0]
 8006888:	2e00      	cmp	r6, #0
 800688a:	da03      	bge.n	8006894 <_printf_i+0xc8>
 800688c:	232d      	movs	r3, #45	; 0x2d
 800688e:	4276      	negs	r6, r6
 8006890:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006894:	485e      	ldr	r0, [pc, #376]	; (8006a10 <_printf_i+0x244>)
 8006896:	230a      	movs	r3, #10
 8006898:	e019      	b.n	80068ce <_printf_i+0x102>
 800689a:	680e      	ldr	r6, [r1, #0]
 800689c:	602b      	str	r3, [r5, #0]
 800689e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068a2:	bf18      	it	ne
 80068a4:	b236      	sxthne	r6, r6
 80068a6:	e7ef      	b.n	8006888 <_printf_i+0xbc>
 80068a8:	682b      	ldr	r3, [r5, #0]
 80068aa:	6820      	ldr	r0, [r4, #0]
 80068ac:	1d19      	adds	r1, r3, #4
 80068ae:	6029      	str	r1, [r5, #0]
 80068b0:	0601      	lsls	r1, r0, #24
 80068b2:	d501      	bpl.n	80068b8 <_printf_i+0xec>
 80068b4:	681e      	ldr	r6, [r3, #0]
 80068b6:	e002      	b.n	80068be <_printf_i+0xf2>
 80068b8:	0646      	lsls	r6, r0, #25
 80068ba:	d5fb      	bpl.n	80068b4 <_printf_i+0xe8>
 80068bc:	881e      	ldrh	r6, [r3, #0]
 80068be:	4854      	ldr	r0, [pc, #336]	; (8006a10 <_printf_i+0x244>)
 80068c0:	2f6f      	cmp	r7, #111	; 0x6f
 80068c2:	bf0c      	ite	eq
 80068c4:	2308      	moveq	r3, #8
 80068c6:	230a      	movne	r3, #10
 80068c8:	2100      	movs	r1, #0
 80068ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068ce:	6865      	ldr	r5, [r4, #4]
 80068d0:	60a5      	str	r5, [r4, #8]
 80068d2:	2d00      	cmp	r5, #0
 80068d4:	bfa2      	ittt	ge
 80068d6:	6821      	ldrge	r1, [r4, #0]
 80068d8:	f021 0104 	bicge.w	r1, r1, #4
 80068dc:	6021      	strge	r1, [r4, #0]
 80068de:	b90e      	cbnz	r6, 80068e4 <_printf_i+0x118>
 80068e0:	2d00      	cmp	r5, #0
 80068e2:	d04d      	beq.n	8006980 <_printf_i+0x1b4>
 80068e4:	4615      	mov	r5, r2
 80068e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80068ea:	fb03 6711 	mls	r7, r3, r1, r6
 80068ee:	5dc7      	ldrb	r7, [r0, r7]
 80068f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80068f4:	4637      	mov	r7, r6
 80068f6:	42bb      	cmp	r3, r7
 80068f8:	460e      	mov	r6, r1
 80068fa:	d9f4      	bls.n	80068e6 <_printf_i+0x11a>
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d10b      	bne.n	8006918 <_printf_i+0x14c>
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	07de      	lsls	r6, r3, #31
 8006904:	d508      	bpl.n	8006918 <_printf_i+0x14c>
 8006906:	6923      	ldr	r3, [r4, #16]
 8006908:	6861      	ldr	r1, [r4, #4]
 800690a:	4299      	cmp	r1, r3
 800690c:	bfde      	ittt	le
 800690e:	2330      	movle	r3, #48	; 0x30
 8006910:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006914:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006918:	1b52      	subs	r2, r2, r5
 800691a:	6122      	str	r2, [r4, #16]
 800691c:	f8cd a000 	str.w	sl, [sp]
 8006920:	464b      	mov	r3, r9
 8006922:	aa03      	add	r2, sp, #12
 8006924:	4621      	mov	r1, r4
 8006926:	4640      	mov	r0, r8
 8006928:	f7ff fee2 	bl	80066f0 <_printf_common>
 800692c:	3001      	adds	r0, #1
 800692e:	d14c      	bne.n	80069ca <_printf_i+0x1fe>
 8006930:	f04f 30ff 	mov.w	r0, #4294967295
 8006934:	b004      	add	sp, #16
 8006936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800693a:	4835      	ldr	r0, [pc, #212]	; (8006a10 <_printf_i+0x244>)
 800693c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006940:	6829      	ldr	r1, [r5, #0]
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	f851 6b04 	ldr.w	r6, [r1], #4
 8006948:	6029      	str	r1, [r5, #0]
 800694a:	061d      	lsls	r5, r3, #24
 800694c:	d514      	bpl.n	8006978 <_printf_i+0x1ac>
 800694e:	07df      	lsls	r7, r3, #31
 8006950:	bf44      	itt	mi
 8006952:	f043 0320 	orrmi.w	r3, r3, #32
 8006956:	6023      	strmi	r3, [r4, #0]
 8006958:	b91e      	cbnz	r6, 8006962 <_printf_i+0x196>
 800695a:	6823      	ldr	r3, [r4, #0]
 800695c:	f023 0320 	bic.w	r3, r3, #32
 8006960:	6023      	str	r3, [r4, #0]
 8006962:	2310      	movs	r3, #16
 8006964:	e7b0      	b.n	80068c8 <_printf_i+0xfc>
 8006966:	6823      	ldr	r3, [r4, #0]
 8006968:	f043 0320 	orr.w	r3, r3, #32
 800696c:	6023      	str	r3, [r4, #0]
 800696e:	2378      	movs	r3, #120	; 0x78
 8006970:	4828      	ldr	r0, [pc, #160]	; (8006a14 <_printf_i+0x248>)
 8006972:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006976:	e7e3      	b.n	8006940 <_printf_i+0x174>
 8006978:	0659      	lsls	r1, r3, #25
 800697a:	bf48      	it	mi
 800697c:	b2b6      	uxthmi	r6, r6
 800697e:	e7e6      	b.n	800694e <_printf_i+0x182>
 8006980:	4615      	mov	r5, r2
 8006982:	e7bb      	b.n	80068fc <_printf_i+0x130>
 8006984:	682b      	ldr	r3, [r5, #0]
 8006986:	6826      	ldr	r6, [r4, #0]
 8006988:	6961      	ldr	r1, [r4, #20]
 800698a:	1d18      	adds	r0, r3, #4
 800698c:	6028      	str	r0, [r5, #0]
 800698e:	0635      	lsls	r5, r6, #24
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	d501      	bpl.n	8006998 <_printf_i+0x1cc>
 8006994:	6019      	str	r1, [r3, #0]
 8006996:	e002      	b.n	800699e <_printf_i+0x1d2>
 8006998:	0670      	lsls	r0, r6, #25
 800699a:	d5fb      	bpl.n	8006994 <_printf_i+0x1c8>
 800699c:	8019      	strh	r1, [r3, #0]
 800699e:	2300      	movs	r3, #0
 80069a0:	6123      	str	r3, [r4, #16]
 80069a2:	4615      	mov	r5, r2
 80069a4:	e7ba      	b.n	800691c <_printf_i+0x150>
 80069a6:	682b      	ldr	r3, [r5, #0]
 80069a8:	1d1a      	adds	r2, r3, #4
 80069aa:	602a      	str	r2, [r5, #0]
 80069ac:	681d      	ldr	r5, [r3, #0]
 80069ae:	6862      	ldr	r2, [r4, #4]
 80069b0:	2100      	movs	r1, #0
 80069b2:	4628      	mov	r0, r5
 80069b4:	f7f9 fc1c 	bl	80001f0 <memchr>
 80069b8:	b108      	cbz	r0, 80069be <_printf_i+0x1f2>
 80069ba:	1b40      	subs	r0, r0, r5
 80069bc:	6060      	str	r0, [r4, #4]
 80069be:	6863      	ldr	r3, [r4, #4]
 80069c0:	6123      	str	r3, [r4, #16]
 80069c2:	2300      	movs	r3, #0
 80069c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069c8:	e7a8      	b.n	800691c <_printf_i+0x150>
 80069ca:	6923      	ldr	r3, [r4, #16]
 80069cc:	462a      	mov	r2, r5
 80069ce:	4649      	mov	r1, r9
 80069d0:	4640      	mov	r0, r8
 80069d2:	47d0      	blx	sl
 80069d4:	3001      	adds	r0, #1
 80069d6:	d0ab      	beq.n	8006930 <_printf_i+0x164>
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	079b      	lsls	r3, r3, #30
 80069dc:	d413      	bmi.n	8006a06 <_printf_i+0x23a>
 80069de:	68e0      	ldr	r0, [r4, #12]
 80069e0:	9b03      	ldr	r3, [sp, #12]
 80069e2:	4298      	cmp	r0, r3
 80069e4:	bfb8      	it	lt
 80069e6:	4618      	movlt	r0, r3
 80069e8:	e7a4      	b.n	8006934 <_printf_i+0x168>
 80069ea:	2301      	movs	r3, #1
 80069ec:	4632      	mov	r2, r6
 80069ee:	4649      	mov	r1, r9
 80069f0:	4640      	mov	r0, r8
 80069f2:	47d0      	blx	sl
 80069f4:	3001      	adds	r0, #1
 80069f6:	d09b      	beq.n	8006930 <_printf_i+0x164>
 80069f8:	3501      	adds	r5, #1
 80069fa:	68e3      	ldr	r3, [r4, #12]
 80069fc:	9903      	ldr	r1, [sp, #12]
 80069fe:	1a5b      	subs	r3, r3, r1
 8006a00:	42ab      	cmp	r3, r5
 8006a02:	dcf2      	bgt.n	80069ea <_printf_i+0x21e>
 8006a04:	e7eb      	b.n	80069de <_printf_i+0x212>
 8006a06:	2500      	movs	r5, #0
 8006a08:	f104 0619 	add.w	r6, r4, #25
 8006a0c:	e7f5      	b.n	80069fa <_printf_i+0x22e>
 8006a0e:	bf00      	nop
 8006a10:	08008dda 	.word	0x08008dda
 8006a14:	08008deb 	.word	0x08008deb

08006a18 <_sbrk_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	4d06      	ldr	r5, [pc, #24]	; (8006a34 <_sbrk_r+0x1c>)
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	4604      	mov	r4, r0
 8006a20:	4608      	mov	r0, r1
 8006a22:	602b      	str	r3, [r5, #0]
 8006a24:	f7fb fa8c 	bl	8001f40 <_sbrk>
 8006a28:	1c43      	adds	r3, r0, #1
 8006a2a:	d102      	bne.n	8006a32 <_sbrk_r+0x1a>
 8006a2c:	682b      	ldr	r3, [r5, #0]
 8006a2e:	b103      	cbz	r3, 8006a32 <_sbrk_r+0x1a>
 8006a30:	6023      	str	r3, [r4, #0]
 8006a32:	bd38      	pop	{r3, r4, r5, pc}
 8006a34:	200003fc 	.word	0x200003fc

08006a38 <siprintf>:
 8006a38:	b40e      	push	{r1, r2, r3}
 8006a3a:	b500      	push	{lr}
 8006a3c:	b09c      	sub	sp, #112	; 0x70
 8006a3e:	ab1d      	add	r3, sp, #116	; 0x74
 8006a40:	9002      	str	r0, [sp, #8]
 8006a42:	9006      	str	r0, [sp, #24]
 8006a44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a48:	4809      	ldr	r0, [pc, #36]	; (8006a70 <siprintf+0x38>)
 8006a4a:	9107      	str	r1, [sp, #28]
 8006a4c:	9104      	str	r1, [sp, #16]
 8006a4e:	4909      	ldr	r1, [pc, #36]	; (8006a74 <siprintf+0x3c>)
 8006a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a54:	9105      	str	r1, [sp, #20]
 8006a56:	6800      	ldr	r0, [r0, #0]
 8006a58:	9301      	str	r3, [sp, #4]
 8006a5a:	a902      	add	r1, sp, #8
 8006a5c:	f001 fa8c 	bl	8007f78 <_svfiprintf_r>
 8006a60:	9b02      	ldr	r3, [sp, #8]
 8006a62:	2200      	movs	r2, #0
 8006a64:	701a      	strb	r2, [r3, #0]
 8006a66:	b01c      	add	sp, #112	; 0x70
 8006a68:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a6c:	b003      	add	sp, #12
 8006a6e:	4770      	bx	lr
 8006a70:	2000000c 	.word	0x2000000c
 8006a74:	ffff0208 	.word	0xffff0208

08006a78 <strcpy>:
 8006a78:	4603      	mov	r3, r0
 8006a7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a7e:	f803 2b01 	strb.w	r2, [r3], #1
 8006a82:	2a00      	cmp	r2, #0
 8006a84:	d1f9      	bne.n	8006a7a <strcpy+0x2>
 8006a86:	4770      	bx	lr

08006a88 <quorem>:
 8006a88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a8c:	6903      	ldr	r3, [r0, #16]
 8006a8e:	690c      	ldr	r4, [r1, #16]
 8006a90:	42a3      	cmp	r3, r4
 8006a92:	4607      	mov	r7, r0
 8006a94:	f2c0 8081 	blt.w	8006b9a <quorem+0x112>
 8006a98:	3c01      	subs	r4, #1
 8006a9a:	f101 0814 	add.w	r8, r1, #20
 8006a9e:	f100 0514 	add.w	r5, r0, #20
 8006aa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006aa6:	9301      	str	r3, [sp, #4]
 8006aa8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006aac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ab8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006abc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ac0:	d331      	bcc.n	8006b26 <quorem+0x9e>
 8006ac2:	f04f 0e00 	mov.w	lr, #0
 8006ac6:	4640      	mov	r0, r8
 8006ac8:	46ac      	mov	ip, r5
 8006aca:	46f2      	mov	sl, lr
 8006acc:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ad0:	b293      	uxth	r3, r2
 8006ad2:	fb06 e303 	mla	r3, r6, r3, lr
 8006ad6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	ebaa 0303 	sub.w	r3, sl, r3
 8006ae0:	f8dc a000 	ldr.w	sl, [ip]
 8006ae4:	0c12      	lsrs	r2, r2, #16
 8006ae6:	fa13 f38a 	uxtah	r3, r3, sl
 8006aea:	fb06 e202 	mla	r2, r6, r2, lr
 8006aee:	9300      	str	r3, [sp, #0]
 8006af0:	9b00      	ldr	r3, [sp, #0]
 8006af2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006af6:	b292      	uxth	r2, r2
 8006af8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006afc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b00:	f8bd 3000 	ldrh.w	r3, [sp]
 8006b04:	4581      	cmp	r9, r0
 8006b06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b0a:	f84c 3b04 	str.w	r3, [ip], #4
 8006b0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006b12:	d2db      	bcs.n	8006acc <quorem+0x44>
 8006b14:	f855 300b 	ldr.w	r3, [r5, fp]
 8006b18:	b92b      	cbnz	r3, 8006b26 <quorem+0x9e>
 8006b1a:	9b01      	ldr	r3, [sp, #4]
 8006b1c:	3b04      	subs	r3, #4
 8006b1e:	429d      	cmp	r5, r3
 8006b20:	461a      	mov	r2, r3
 8006b22:	d32e      	bcc.n	8006b82 <quorem+0xfa>
 8006b24:	613c      	str	r4, [r7, #16]
 8006b26:	4638      	mov	r0, r7
 8006b28:	f001 f8c8 	bl	8007cbc <__mcmp>
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	db24      	blt.n	8006b7a <quorem+0xf2>
 8006b30:	3601      	adds	r6, #1
 8006b32:	4628      	mov	r0, r5
 8006b34:	f04f 0c00 	mov.w	ip, #0
 8006b38:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b3c:	f8d0 e000 	ldr.w	lr, [r0]
 8006b40:	b293      	uxth	r3, r2
 8006b42:	ebac 0303 	sub.w	r3, ip, r3
 8006b46:	0c12      	lsrs	r2, r2, #16
 8006b48:	fa13 f38e 	uxtah	r3, r3, lr
 8006b4c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006b50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b5a:	45c1      	cmp	r9, r8
 8006b5c:	f840 3b04 	str.w	r3, [r0], #4
 8006b60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006b64:	d2e8      	bcs.n	8006b38 <quorem+0xb0>
 8006b66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b6e:	b922      	cbnz	r2, 8006b7a <quorem+0xf2>
 8006b70:	3b04      	subs	r3, #4
 8006b72:	429d      	cmp	r5, r3
 8006b74:	461a      	mov	r2, r3
 8006b76:	d30a      	bcc.n	8006b8e <quorem+0x106>
 8006b78:	613c      	str	r4, [r7, #16]
 8006b7a:	4630      	mov	r0, r6
 8006b7c:	b003      	add	sp, #12
 8006b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b82:	6812      	ldr	r2, [r2, #0]
 8006b84:	3b04      	subs	r3, #4
 8006b86:	2a00      	cmp	r2, #0
 8006b88:	d1cc      	bne.n	8006b24 <quorem+0x9c>
 8006b8a:	3c01      	subs	r4, #1
 8006b8c:	e7c7      	b.n	8006b1e <quorem+0x96>
 8006b8e:	6812      	ldr	r2, [r2, #0]
 8006b90:	3b04      	subs	r3, #4
 8006b92:	2a00      	cmp	r2, #0
 8006b94:	d1f0      	bne.n	8006b78 <quorem+0xf0>
 8006b96:	3c01      	subs	r4, #1
 8006b98:	e7eb      	b.n	8006b72 <quorem+0xea>
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	e7ee      	b.n	8006b7c <quorem+0xf4>
	...

08006ba0 <_dtoa_r>:
 8006ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba4:	ed2d 8b04 	vpush	{d8-d9}
 8006ba8:	ec57 6b10 	vmov	r6, r7, d0
 8006bac:	b093      	sub	sp, #76	; 0x4c
 8006bae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006bb0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006bb4:	9106      	str	r1, [sp, #24]
 8006bb6:	ee10 aa10 	vmov	sl, s0
 8006bba:	4604      	mov	r4, r0
 8006bbc:	9209      	str	r2, [sp, #36]	; 0x24
 8006bbe:	930c      	str	r3, [sp, #48]	; 0x30
 8006bc0:	46bb      	mov	fp, r7
 8006bc2:	b975      	cbnz	r5, 8006be2 <_dtoa_r+0x42>
 8006bc4:	2010      	movs	r0, #16
 8006bc6:	f7ff f9b7 	bl	8005f38 <malloc>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	6260      	str	r0, [r4, #36]	; 0x24
 8006bce:	b920      	cbnz	r0, 8006bda <_dtoa_r+0x3a>
 8006bd0:	4ba7      	ldr	r3, [pc, #668]	; (8006e70 <_dtoa_r+0x2d0>)
 8006bd2:	21ea      	movs	r1, #234	; 0xea
 8006bd4:	48a7      	ldr	r0, [pc, #668]	; (8006e74 <_dtoa_r+0x2d4>)
 8006bd6:	f001 facf 	bl	8008178 <__assert_func>
 8006bda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006bde:	6005      	str	r5, [r0, #0]
 8006be0:	60c5      	str	r5, [r0, #12]
 8006be2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006be4:	6819      	ldr	r1, [r3, #0]
 8006be6:	b151      	cbz	r1, 8006bfe <_dtoa_r+0x5e>
 8006be8:	685a      	ldr	r2, [r3, #4]
 8006bea:	604a      	str	r2, [r1, #4]
 8006bec:	2301      	movs	r3, #1
 8006bee:	4093      	lsls	r3, r2
 8006bf0:	608b      	str	r3, [r1, #8]
 8006bf2:	4620      	mov	r0, r4
 8006bf4:	f000 fe20 	bl	8007838 <_Bfree>
 8006bf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	601a      	str	r2, [r3, #0]
 8006bfe:	1e3b      	subs	r3, r7, #0
 8006c00:	bfaa      	itet	ge
 8006c02:	2300      	movge	r3, #0
 8006c04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006c08:	f8c8 3000 	strge.w	r3, [r8]
 8006c0c:	4b9a      	ldr	r3, [pc, #616]	; (8006e78 <_dtoa_r+0x2d8>)
 8006c0e:	bfbc      	itt	lt
 8006c10:	2201      	movlt	r2, #1
 8006c12:	f8c8 2000 	strlt.w	r2, [r8]
 8006c16:	ea33 030b 	bics.w	r3, r3, fp
 8006c1a:	d11b      	bne.n	8006c54 <_dtoa_r+0xb4>
 8006c1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c1e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c22:	6013      	str	r3, [r2, #0]
 8006c24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c28:	4333      	orrs	r3, r6
 8006c2a:	f000 8592 	beq.w	8007752 <_dtoa_r+0xbb2>
 8006c2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c30:	b963      	cbnz	r3, 8006c4c <_dtoa_r+0xac>
 8006c32:	4b92      	ldr	r3, [pc, #584]	; (8006e7c <_dtoa_r+0x2dc>)
 8006c34:	e022      	b.n	8006c7c <_dtoa_r+0xdc>
 8006c36:	4b92      	ldr	r3, [pc, #584]	; (8006e80 <_dtoa_r+0x2e0>)
 8006c38:	9301      	str	r3, [sp, #4]
 8006c3a:	3308      	adds	r3, #8
 8006c3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006c3e:	6013      	str	r3, [r2, #0]
 8006c40:	9801      	ldr	r0, [sp, #4]
 8006c42:	b013      	add	sp, #76	; 0x4c
 8006c44:	ecbd 8b04 	vpop	{d8-d9}
 8006c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c4c:	4b8b      	ldr	r3, [pc, #556]	; (8006e7c <_dtoa_r+0x2dc>)
 8006c4e:	9301      	str	r3, [sp, #4]
 8006c50:	3303      	adds	r3, #3
 8006c52:	e7f3      	b.n	8006c3c <_dtoa_r+0x9c>
 8006c54:	2200      	movs	r2, #0
 8006c56:	2300      	movs	r3, #0
 8006c58:	4650      	mov	r0, sl
 8006c5a:	4659      	mov	r1, fp
 8006c5c:	f7f9 ff3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c60:	ec4b ab19 	vmov	d9, sl, fp
 8006c64:	4680      	mov	r8, r0
 8006c66:	b158      	cbz	r0, 8006c80 <_dtoa_r+0xe0>
 8006c68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	6013      	str	r3, [r2, #0]
 8006c6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	f000 856b 	beq.w	800774c <_dtoa_r+0xbac>
 8006c76:	4883      	ldr	r0, [pc, #524]	; (8006e84 <_dtoa_r+0x2e4>)
 8006c78:	6018      	str	r0, [r3, #0]
 8006c7a:	1e43      	subs	r3, r0, #1
 8006c7c:	9301      	str	r3, [sp, #4]
 8006c7e:	e7df      	b.n	8006c40 <_dtoa_r+0xa0>
 8006c80:	ec4b ab10 	vmov	d0, sl, fp
 8006c84:	aa10      	add	r2, sp, #64	; 0x40
 8006c86:	a911      	add	r1, sp, #68	; 0x44
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f001 f8bd 	bl	8007e08 <__d2b>
 8006c8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006c92:	ee08 0a10 	vmov	s16, r0
 8006c96:	2d00      	cmp	r5, #0
 8006c98:	f000 8084 	beq.w	8006da4 <_dtoa_r+0x204>
 8006c9c:	ee19 3a90 	vmov	r3, s19
 8006ca0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ca4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006ca8:	4656      	mov	r6, sl
 8006caa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006cae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006cb2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006cb6:	4b74      	ldr	r3, [pc, #464]	; (8006e88 <_dtoa_r+0x2e8>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	4630      	mov	r0, r6
 8006cbc:	4639      	mov	r1, r7
 8006cbe:	f7f9 faeb 	bl	8000298 <__aeabi_dsub>
 8006cc2:	a365      	add	r3, pc, #404	; (adr r3, 8006e58 <_dtoa_r+0x2b8>)
 8006cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc8:	f7f9 fc9e 	bl	8000608 <__aeabi_dmul>
 8006ccc:	a364      	add	r3, pc, #400	; (adr r3, 8006e60 <_dtoa_r+0x2c0>)
 8006cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd2:	f7f9 fae3 	bl	800029c <__adddf3>
 8006cd6:	4606      	mov	r6, r0
 8006cd8:	4628      	mov	r0, r5
 8006cda:	460f      	mov	r7, r1
 8006cdc:	f7f9 fc2a 	bl	8000534 <__aeabi_i2d>
 8006ce0:	a361      	add	r3, pc, #388	; (adr r3, 8006e68 <_dtoa_r+0x2c8>)
 8006ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce6:	f7f9 fc8f 	bl	8000608 <__aeabi_dmul>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4630      	mov	r0, r6
 8006cf0:	4639      	mov	r1, r7
 8006cf2:	f7f9 fad3 	bl	800029c <__adddf3>
 8006cf6:	4606      	mov	r6, r0
 8006cf8:	460f      	mov	r7, r1
 8006cfa:	f7f9 ff35 	bl	8000b68 <__aeabi_d2iz>
 8006cfe:	2200      	movs	r2, #0
 8006d00:	9000      	str	r0, [sp, #0]
 8006d02:	2300      	movs	r3, #0
 8006d04:	4630      	mov	r0, r6
 8006d06:	4639      	mov	r1, r7
 8006d08:	f7f9 fef0 	bl	8000aec <__aeabi_dcmplt>
 8006d0c:	b150      	cbz	r0, 8006d24 <_dtoa_r+0x184>
 8006d0e:	9800      	ldr	r0, [sp, #0]
 8006d10:	f7f9 fc10 	bl	8000534 <__aeabi_i2d>
 8006d14:	4632      	mov	r2, r6
 8006d16:	463b      	mov	r3, r7
 8006d18:	f7f9 fede 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d1c:	b910      	cbnz	r0, 8006d24 <_dtoa_r+0x184>
 8006d1e:	9b00      	ldr	r3, [sp, #0]
 8006d20:	3b01      	subs	r3, #1
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	9b00      	ldr	r3, [sp, #0]
 8006d26:	2b16      	cmp	r3, #22
 8006d28:	d85a      	bhi.n	8006de0 <_dtoa_r+0x240>
 8006d2a:	9a00      	ldr	r2, [sp, #0]
 8006d2c:	4b57      	ldr	r3, [pc, #348]	; (8006e8c <_dtoa_r+0x2ec>)
 8006d2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d36:	ec51 0b19 	vmov	r0, r1, d9
 8006d3a:	f7f9 fed7 	bl	8000aec <__aeabi_dcmplt>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d050      	beq.n	8006de4 <_dtoa_r+0x244>
 8006d42:	9b00      	ldr	r3, [sp, #0]
 8006d44:	3b01      	subs	r3, #1
 8006d46:	9300      	str	r3, [sp, #0]
 8006d48:	2300      	movs	r3, #0
 8006d4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d4e:	1b5d      	subs	r5, r3, r5
 8006d50:	1e6b      	subs	r3, r5, #1
 8006d52:	9305      	str	r3, [sp, #20]
 8006d54:	bf45      	ittet	mi
 8006d56:	f1c5 0301 	rsbmi	r3, r5, #1
 8006d5a:	9304      	strmi	r3, [sp, #16]
 8006d5c:	2300      	movpl	r3, #0
 8006d5e:	2300      	movmi	r3, #0
 8006d60:	bf4c      	ite	mi
 8006d62:	9305      	strmi	r3, [sp, #20]
 8006d64:	9304      	strpl	r3, [sp, #16]
 8006d66:	9b00      	ldr	r3, [sp, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	db3d      	blt.n	8006de8 <_dtoa_r+0x248>
 8006d6c:	9b05      	ldr	r3, [sp, #20]
 8006d6e:	9a00      	ldr	r2, [sp, #0]
 8006d70:	920a      	str	r2, [sp, #40]	; 0x28
 8006d72:	4413      	add	r3, r2
 8006d74:	9305      	str	r3, [sp, #20]
 8006d76:	2300      	movs	r3, #0
 8006d78:	9307      	str	r3, [sp, #28]
 8006d7a:	9b06      	ldr	r3, [sp, #24]
 8006d7c:	2b09      	cmp	r3, #9
 8006d7e:	f200 8089 	bhi.w	8006e94 <_dtoa_r+0x2f4>
 8006d82:	2b05      	cmp	r3, #5
 8006d84:	bfc4      	itt	gt
 8006d86:	3b04      	subgt	r3, #4
 8006d88:	9306      	strgt	r3, [sp, #24]
 8006d8a:	9b06      	ldr	r3, [sp, #24]
 8006d8c:	f1a3 0302 	sub.w	r3, r3, #2
 8006d90:	bfcc      	ite	gt
 8006d92:	2500      	movgt	r5, #0
 8006d94:	2501      	movle	r5, #1
 8006d96:	2b03      	cmp	r3, #3
 8006d98:	f200 8087 	bhi.w	8006eaa <_dtoa_r+0x30a>
 8006d9c:	e8df f003 	tbb	[pc, r3]
 8006da0:	59383a2d 	.word	0x59383a2d
 8006da4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006da8:	441d      	add	r5, r3
 8006daa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006dae:	2b20      	cmp	r3, #32
 8006db0:	bfc1      	itttt	gt
 8006db2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006db6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006dba:	fa0b f303 	lslgt.w	r3, fp, r3
 8006dbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006dc2:	bfda      	itte	le
 8006dc4:	f1c3 0320 	rsble	r3, r3, #32
 8006dc8:	fa06 f003 	lslle.w	r0, r6, r3
 8006dcc:	4318      	orrgt	r0, r3
 8006dce:	f7f9 fba1 	bl	8000514 <__aeabi_ui2d>
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	4606      	mov	r6, r0
 8006dd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006dda:	3d01      	subs	r5, #1
 8006ddc:	930e      	str	r3, [sp, #56]	; 0x38
 8006dde:	e76a      	b.n	8006cb6 <_dtoa_r+0x116>
 8006de0:	2301      	movs	r3, #1
 8006de2:	e7b2      	b.n	8006d4a <_dtoa_r+0x1aa>
 8006de4:	900b      	str	r0, [sp, #44]	; 0x2c
 8006de6:	e7b1      	b.n	8006d4c <_dtoa_r+0x1ac>
 8006de8:	9b04      	ldr	r3, [sp, #16]
 8006dea:	9a00      	ldr	r2, [sp, #0]
 8006dec:	1a9b      	subs	r3, r3, r2
 8006dee:	9304      	str	r3, [sp, #16]
 8006df0:	4253      	negs	r3, r2
 8006df2:	9307      	str	r3, [sp, #28]
 8006df4:	2300      	movs	r3, #0
 8006df6:	930a      	str	r3, [sp, #40]	; 0x28
 8006df8:	e7bf      	b.n	8006d7a <_dtoa_r+0x1da>
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	9308      	str	r3, [sp, #32]
 8006dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	dc55      	bgt.n	8006eb0 <_dtoa_r+0x310>
 8006e04:	2301      	movs	r3, #1
 8006e06:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	9209      	str	r2, [sp, #36]	; 0x24
 8006e0e:	e00c      	b.n	8006e2a <_dtoa_r+0x28a>
 8006e10:	2301      	movs	r3, #1
 8006e12:	e7f3      	b.n	8006dfc <_dtoa_r+0x25c>
 8006e14:	2300      	movs	r3, #0
 8006e16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e18:	9308      	str	r3, [sp, #32]
 8006e1a:	9b00      	ldr	r3, [sp, #0]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	9302      	str	r3, [sp, #8]
 8006e20:	3301      	adds	r3, #1
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	9303      	str	r3, [sp, #12]
 8006e26:	bfb8      	it	lt
 8006e28:	2301      	movlt	r3, #1
 8006e2a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	6042      	str	r2, [r0, #4]
 8006e30:	2204      	movs	r2, #4
 8006e32:	f102 0614 	add.w	r6, r2, #20
 8006e36:	429e      	cmp	r6, r3
 8006e38:	6841      	ldr	r1, [r0, #4]
 8006e3a:	d93d      	bls.n	8006eb8 <_dtoa_r+0x318>
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	f000 fcbb 	bl	80077b8 <_Balloc>
 8006e42:	9001      	str	r0, [sp, #4]
 8006e44:	2800      	cmp	r0, #0
 8006e46:	d13b      	bne.n	8006ec0 <_dtoa_r+0x320>
 8006e48:	4b11      	ldr	r3, [pc, #68]	; (8006e90 <_dtoa_r+0x2f0>)
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006e50:	e6c0      	b.n	8006bd4 <_dtoa_r+0x34>
 8006e52:	2301      	movs	r3, #1
 8006e54:	e7df      	b.n	8006e16 <_dtoa_r+0x276>
 8006e56:	bf00      	nop
 8006e58:	636f4361 	.word	0x636f4361
 8006e5c:	3fd287a7 	.word	0x3fd287a7
 8006e60:	8b60c8b3 	.word	0x8b60c8b3
 8006e64:	3fc68a28 	.word	0x3fc68a28
 8006e68:	509f79fb 	.word	0x509f79fb
 8006e6c:	3fd34413 	.word	0x3fd34413
 8006e70:	08008e09 	.word	0x08008e09
 8006e74:	08008e20 	.word	0x08008e20
 8006e78:	7ff00000 	.word	0x7ff00000
 8006e7c:	08008e05 	.word	0x08008e05
 8006e80:	08008dfc 	.word	0x08008dfc
 8006e84:	08008dd9 	.word	0x08008dd9
 8006e88:	3ff80000 	.word	0x3ff80000
 8006e8c:	08008f10 	.word	0x08008f10
 8006e90:	08008e7b 	.word	0x08008e7b
 8006e94:	2501      	movs	r5, #1
 8006e96:	2300      	movs	r3, #0
 8006e98:	9306      	str	r3, [sp, #24]
 8006e9a:	9508      	str	r5, [sp, #32]
 8006e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006ea0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	2312      	movs	r3, #18
 8006ea8:	e7b0      	b.n	8006e0c <_dtoa_r+0x26c>
 8006eaa:	2301      	movs	r3, #1
 8006eac:	9308      	str	r3, [sp, #32]
 8006eae:	e7f5      	b.n	8006e9c <_dtoa_r+0x2fc>
 8006eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eb2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006eb6:	e7b8      	b.n	8006e2a <_dtoa_r+0x28a>
 8006eb8:	3101      	adds	r1, #1
 8006eba:	6041      	str	r1, [r0, #4]
 8006ebc:	0052      	lsls	r2, r2, #1
 8006ebe:	e7b8      	b.n	8006e32 <_dtoa_r+0x292>
 8006ec0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ec2:	9a01      	ldr	r2, [sp, #4]
 8006ec4:	601a      	str	r2, [r3, #0]
 8006ec6:	9b03      	ldr	r3, [sp, #12]
 8006ec8:	2b0e      	cmp	r3, #14
 8006eca:	f200 809d 	bhi.w	8007008 <_dtoa_r+0x468>
 8006ece:	2d00      	cmp	r5, #0
 8006ed0:	f000 809a 	beq.w	8007008 <_dtoa_r+0x468>
 8006ed4:	9b00      	ldr	r3, [sp, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	dd32      	ble.n	8006f40 <_dtoa_r+0x3a0>
 8006eda:	4ab7      	ldr	r2, [pc, #732]	; (80071b8 <_dtoa_r+0x618>)
 8006edc:	f003 030f 	and.w	r3, r3, #15
 8006ee0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006ee4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ee8:	9b00      	ldr	r3, [sp, #0]
 8006eea:	05d8      	lsls	r0, r3, #23
 8006eec:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006ef0:	d516      	bpl.n	8006f20 <_dtoa_r+0x380>
 8006ef2:	4bb2      	ldr	r3, [pc, #712]	; (80071bc <_dtoa_r+0x61c>)
 8006ef4:	ec51 0b19 	vmov	r0, r1, d9
 8006ef8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006efc:	f7f9 fcae 	bl	800085c <__aeabi_ddiv>
 8006f00:	f007 070f 	and.w	r7, r7, #15
 8006f04:	4682      	mov	sl, r0
 8006f06:	468b      	mov	fp, r1
 8006f08:	2503      	movs	r5, #3
 8006f0a:	4eac      	ldr	r6, [pc, #688]	; (80071bc <_dtoa_r+0x61c>)
 8006f0c:	b957      	cbnz	r7, 8006f24 <_dtoa_r+0x384>
 8006f0e:	4642      	mov	r2, r8
 8006f10:	464b      	mov	r3, r9
 8006f12:	4650      	mov	r0, sl
 8006f14:	4659      	mov	r1, fp
 8006f16:	f7f9 fca1 	bl	800085c <__aeabi_ddiv>
 8006f1a:	4682      	mov	sl, r0
 8006f1c:	468b      	mov	fp, r1
 8006f1e:	e028      	b.n	8006f72 <_dtoa_r+0x3d2>
 8006f20:	2502      	movs	r5, #2
 8006f22:	e7f2      	b.n	8006f0a <_dtoa_r+0x36a>
 8006f24:	07f9      	lsls	r1, r7, #31
 8006f26:	d508      	bpl.n	8006f3a <_dtoa_r+0x39a>
 8006f28:	4640      	mov	r0, r8
 8006f2a:	4649      	mov	r1, r9
 8006f2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f30:	f7f9 fb6a 	bl	8000608 <__aeabi_dmul>
 8006f34:	3501      	adds	r5, #1
 8006f36:	4680      	mov	r8, r0
 8006f38:	4689      	mov	r9, r1
 8006f3a:	107f      	asrs	r7, r7, #1
 8006f3c:	3608      	adds	r6, #8
 8006f3e:	e7e5      	b.n	8006f0c <_dtoa_r+0x36c>
 8006f40:	f000 809b 	beq.w	800707a <_dtoa_r+0x4da>
 8006f44:	9b00      	ldr	r3, [sp, #0]
 8006f46:	4f9d      	ldr	r7, [pc, #628]	; (80071bc <_dtoa_r+0x61c>)
 8006f48:	425e      	negs	r6, r3
 8006f4a:	4b9b      	ldr	r3, [pc, #620]	; (80071b8 <_dtoa_r+0x618>)
 8006f4c:	f006 020f 	and.w	r2, r6, #15
 8006f50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f58:	ec51 0b19 	vmov	r0, r1, d9
 8006f5c:	f7f9 fb54 	bl	8000608 <__aeabi_dmul>
 8006f60:	1136      	asrs	r6, r6, #4
 8006f62:	4682      	mov	sl, r0
 8006f64:	468b      	mov	fp, r1
 8006f66:	2300      	movs	r3, #0
 8006f68:	2502      	movs	r5, #2
 8006f6a:	2e00      	cmp	r6, #0
 8006f6c:	d17a      	bne.n	8007064 <_dtoa_r+0x4c4>
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1d3      	bne.n	8006f1a <_dtoa_r+0x37a>
 8006f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	f000 8082 	beq.w	800707e <_dtoa_r+0x4de>
 8006f7a:	4b91      	ldr	r3, [pc, #580]	; (80071c0 <_dtoa_r+0x620>)
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	4650      	mov	r0, sl
 8006f80:	4659      	mov	r1, fp
 8006f82:	f7f9 fdb3 	bl	8000aec <__aeabi_dcmplt>
 8006f86:	2800      	cmp	r0, #0
 8006f88:	d079      	beq.n	800707e <_dtoa_r+0x4de>
 8006f8a:	9b03      	ldr	r3, [sp, #12]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d076      	beq.n	800707e <_dtoa_r+0x4de>
 8006f90:	9b02      	ldr	r3, [sp, #8]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	dd36      	ble.n	8007004 <_dtoa_r+0x464>
 8006f96:	9b00      	ldr	r3, [sp, #0]
 8006f98:	4650      	mov	r0, sl
 8006f9a:	4659      	mov	r1, fp
 8006f9c:	1e5f      	subs	r7, r3, #1
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	4b88      	ldr	r3, [pc, #544]	; (80071c4 <_dtoa_r+0x624>)
 8006fa2:	f7f9 fb31 	bl	8000608 <__aeabi_dmul>
 8006fa6:	9e02      	ldr	r6, [sp, #8]
 8006fa8:	4682      	mov	sl, r0
 8006faa:	468b      	mov	fp, r1
 8006fac:	3501      	adds	r5, #1
 8006fae:	4628      	mov	r0, r5
 8006fb0:	f7f9 fac0 	bl	8000534 <__aeabi_i2d>
 8006fb4:	4652      	mov	r2, sl
 8006fb6:	465b      	mov	r3, fp
 8006fb8:	f7f9 fb26 	bl	8000608 <__aeabi_dmul>
 8006fbc:	4b82      	ldr	r3, [pc, #520]	; (80071c8 <_dtoa_r+0x628>)
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f7f9 f96c 	bl	800029c <__adddf3>
 8006fc4:	46d0      	mov	r8, sl
 8006fc6:	46d9      	mov	r9, fp
 8006fc8:	4682      	mov	sl, r0
 8006fca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006fce:	2e00      	cmp	r6, #0
 8006fd0:	d158      	bne.n	8007084 <_dtoa_r+0x4e4>
 8006fd2:	4b7e      	ldr	r3, [pc, #504]	; (80071cc <_dtoa_r+0x62c>)
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	4640      	mov	r0, r8
 8006fd8:	4649      	mov	r1, r9
 8006fda:	f7f9 f95d 	bl	8000298 <__aeabi_dsub>
 8006fde:	4652      	mov	r2, sl
 8006fe0:	465b      	mov	r3, fp
 8006fe2:	4680      	mov	r8, r0
 8006fe4:	4689      	mov	r9, r1
 8006fe6:	f7f9 fd9f 	bl	8000b28 <__aeabi_dcmpgt>
 8006fea:	2800      	cmp	r0, #0
 8006fec:	f040 8295 	bne.w	800751a <_dtoa_r+0x97a>
 8006ff0:	4652      	mov	r2, sl
 8006ff2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006ff6:	4640      	mov	r0, r8
 8006ff8:	4649      	mov	r1, r9
 8006ffa:	f7f9 fd77 	bl	8000aec <__aeabi_dcmplt>
 8006ffe:	2800      	cmp	r0, #0
 8007000:	f040 8289 	bne.w	8007516 <_dtoa_r+0x976>
 8007004:	ec5b ab19 	vmov	sl, fp, d9
 8007008:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800700a:	2b00      	cmp	r3, #0
 800700c:	f2c0 8148 	blt.w	80072a0 <_dtoa_r+0x700>
 8007010:	9a00      	ldr	r2, [sp, #0]
 8007012:	2a0e      	cmp	r2, #14
 8007014:	f300 8144 	bgt.w	80072a0 <_dtoa_r+0x700>
 8007018:	4b67      	ldr	r3, [pc, #412]	; (80071b8 <_dtoa_r+0x618>)
 800701a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800701e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007024:	2b00      	cmp	r3, #0
 8007026:	f280 80d5 	bge.w	80071d4 <_dtoa_r+0x634>
 800702a:	9b03      	ldr	r3, [sp, #12]
 800702c:	2b00      	cmp	r3, #0
 800702e:	f300 80d1 	bgt.w	80071d4 <_dtoa_r+0x634>
 8007032:	f040 826f 	bne.w	8007514 <_dtoa_r+0x974>
 8007036:	4b65      	ldr	r3, [pc, #404]	; (80071cc <_dtoa_r+0x62c>)
 8007038:	2200      	movs	r2, #0
 800703a:	4640      	mov	r0, r8
 800703c:	4649      	mov	r1, r9
 800703e:	f7f9 fae3 	bl	8000608 <__aeabi_dmul>
 8007042:	4652      	mov	r2, sl
 8007044:	465b      	mov	r3, fp
 8007046:	f7f9 fd65 	bl	8000b14 <__aeabi_dcmpge>
 800704a:	9e03      	ldr	r6, [sp, #12]
 800704c:	4637      	mov	r7, r6
 800704e:	2800      	cmp	r0, #0
 8007050:	f040 8245 	bne.w	80074de <_dtoa_r+0x93e>
 8007054:	9d01      	ldr	r5, [sp, #4]
 8007056:	2331      	movs	r3, #49	; 0x31
 8007058:	f805 3b01 	strb.w	r3, [r5], #1
 800705c:	9b00      	ldr	r3, [sp, #0]
 800705e:	3301      	adds	r3, #1
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	e240      	b.n	80074e6 <_dtoa_r+0x946>
 8007064:	07f2      	lsls	r2, r6, #31
 8007066:	d505      	bpl.n	8007074 <_dtoa_r+0x4d4>
 8007068:	e9d7 2300 	ldrd	r2, r3, [r7]
 800706c:	f7f9 facc 	bl	8000608 <__aeabi_dmul>
 8007070:	3501      	adds	r5, #1
 8007072:	2301      	movs	r3, #1
 8007074:	1076      	asrs	r6, r6, #1
 8007076:	3708      	adds	r7, #8
 8007078:	e777      	b.n	8006f6a <_dtoa_r+0x3ca>
 800707a:	2502      	movs	r5, #2
 800707c:	e779      	b.n	8006f72 <_dtoa_r+0x3d2>
 800707e:	9f00      	ldr	r7, [sp, #0]
 8007080:	9e03      	ldr	r6, [sp, #12]
 8007082:	e794      	b.n	8006fae <_dtoa_r+0x40e>
 8007084:	9901      	ldr	r1, [sp, #4]
 8007086:	4b4c      	ldr	r3, [pc, #304]	; (80071b8 <_dtoa_r+0x618>)
 8007088:	4431      	add	r1, r6
 800708a:	910d      	str	r1, [sp, #52]	; 0x34
 800708c:	9908      	ldr	r1, [sp, #32]
 800708e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007092:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007096:	2900      	cmp	r1, #0
 8007098:	d043      	beq.n	8007122 <_dtoa_r+0x582>
 800709a:	494d      	ldr	r1, [pc, #308]	; (80071d0 <_dtoa_r+0x630>)
 800709c:	2000      	movs	r0, #0
 800709e:	f7f9 fbdd 	bl	800085c <__aeabi_ddiv>
 80070a2:	4652      	mov	r2, sl
 80070a4:	465b      	mov	r3, fp
 80070a6:	f7f9 f8f7 	bl	8000298 <__aeabi_dsub>
 80070aa:	9d01      	ldr	r5, [sp, #4]
 80070ac:	4682      	mov	sl, r0
 80070ae:	468b      	mov	fp, r1
 80070b0:	4649      	mov	r1, r9
 80070b2:	4640      	mov	r0, r8
 80070b4:	f7f9 fd58 	bl	8000b68 <__aeabi_d2iz>
 80070b8:	4606      	mov	r6, r0
 80070ba:	f7f9 fa3b 	bl	8000534 <__aeabi_i2d>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	4640      	mov	r0, r8
 80070c4:	4649      	mov	r1, r9
 80070c6:	f7f9 f8e7 	bl	8000298 <__aeabi_dsub>
 80070ca:	3630      	adds	r6, #48	; 0x30
 80070cc:	f805 6b01 	strb.w	r6, [r5], #1
 80070d0:	4652      	mov	r2, sl
 80070d2:	465b      	mov	r3, fp
 80070d4:	4680      	mov	r8, r0
 80070d6:	4689      	mov	r9, r1
 80070d8:	f7f9 fd08 	bl	8000aec <__aeabi_dcmplt>
 80070dc:	2800      	cmp	r0, #0
 80070de:	d163      	bne.n	80071a8 <_dtoa_r+0x608>
 80070e0:	4642      	mov	r2, r8
 80070e2:	464b      	mov	r3, r9
 80070e4:	4936      	ldr	r1, [pc, #216]	; (80071c0 <_dtoa_r+0x620>)
 80070e6:	2000      	movs	r0, #0
 80070e8:	f7f9 f8d6 	bl	8000298 <__aeabi_dsub>
 80070ec:	4652      	mov	r2, sl
 80070ee:	465b      	mov	r3, fp
 80070f0:	f7f9 fcfc 	bl	8000aec <__aeabi_dcmplt>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	f040 80b5 	bne.w	8007264 <_dtoa_r+0x6c4>
 80070fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070fc:	429d      	cmp	r5, r3
 80070fe:	d081      	beq.n	8007004 <_dtoa_r+0x464>
 8007100:	4b30      	ldr	r3, [pc, #192]	; (80071c4 <_dtoa_r+0x624>)
 8007102:	2200      	movs	r2, #0
 8007104:	4650      	mov	r0, sl
 8007106:	4659      	mov	r1, fp
 8007108:	f7f9 fa7e 	bl	8000608 <__aeabi_dmul>
 800710c:	4b2d      	ldr	r3, [pc, #180]	; (80071c4 <_dtoa_r+0x624>)
 800710e:	4682      	mov	sl, r0
 8007110:	468b      	mov	fp, r1
 8007112:	4640      	mov	r0, r8
 8007114:	4649      	mov	r1, r9
 8007116:	2200      	movs	r2, #0
 8007118:	f7f9 fa76 	bl	8000608 <__aeabi_dmul>
 800711c:	4680      	mov	r8, r0
 800711e:	4689      	mov	r9, r1
 8007120:	e7c6      	b.n	80070b0 <_dtoa_r+0x510>
 8007122:	4650      	mov	r0, sl
 8007124:	4659      	mov	r1, fp
 8007126:	f7f9 fa6f 	bl	8000608 <__aeabi_dmul>
 800712a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800712c:	9d01      	ldr	r5, [sp, #4]
 800712e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007130:	4682      	mov	sl, r0
 8007132:	468b      	mov	fp, r1
 8007134:	4649      	mov	r1, r9
 8007136:	4640      	mov	r0, r8
 8007138:	f7f9 fd16 	bl	8000b68 <__aeabi_d2iz>
 800713c:	4606      	mov	r6, r0
 800713e:	f7f9 f9f9 	bl	8000534 <__aeabi_i2d>
 8007142:	3630      	adds	r6, #48	; 0x30
 8007144:	4602      	mov	r2, r0
 8007146:	460b      	mov	r3, r1
 8007148:	4640      	mov	r0, r8
 800714a:	4649      	mov	r1, r9
 800714c:	f7f9 f8a4 	bl	8000298 <__aeabi_dsub>
 8007150:	f805 6b01 	strb.w	r6, [r5], #1
 8007154:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007156:	429d      	cmp	r5, r3
 8007158:	4680      	mov	r8, r0
 800715a:	4689      	mov	r9, r1
 800715c:	f04f 0200 	mov.w	r2, #0
 8007160:	d124      	bne.n	80071ac <_dtoa_r+0x60c>
 8007162:	4b1b      	ldr	r3, [pc, #108]	; (80071d0 <_dtoa_r+0x630>)
 8007164:	4650      	mov	r0, sl
 8007166:	4659      	mov	r1, fp
 8007168:	f7f9 f898 	bl	800029c <__adddf3>
 800716c:	4602      	mov	r2, r0
 800716e:	460b      	mov	r3, r1
 8007170:	4640      	mov	r0, r8
 8007172:	4649      	mov	r1, r9
 8007174:	f7f9 fcd8 	bl	8000b28 <__aeabi_dcmpgt>
 8007178:	2800      	cmp	r0, #0
 800717a:	d173      	bne.n	8007264 <_dtoa_r+0x6c4>
 800717c:	4652      	mov	r2, sl
 800717e:	465b      	mov	r3, fp
 8007180:	4913      	ldr	r1, [pc, #76]	; (80071d0 <_dtoa_r+0x630>)
 8007182:	2000      	movs	r0, #0
 8007184:	f7f9 f888 	bl	8000298 <__aeabi_dsub>
 8007188:	4602      	mov	r2, r0
 800718a:	460b      	mov	r3, r1
 800718c:	4640      	mov	r0, r8
 800718e:	4649      	mov	r1, r9
 8007190:	f7f9 fcac 	bl	8000aec <__aeabi_dcmplt>
 8007194:	2800      	cmp	r0, #0
 8007196:	f43f af35 	beq.w	8007004 <_dtoa_r+0x464>
 800719a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800719c:	1e6b      	subs	r3, r5, #1
 800719e:	930f      	str	r3, [sp, #60]	; 0x3c
 80071a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80071a4:	2b30      	cmp	r3, #48	; 0x30
 80071a6:	d0f8      	beq.n	800719a <_dtoa_r+0x5fa>
 80071a8:	9700      	str	r7, [sp, #0]
 80071aa:	e049      	b.n	8007240 <_dtoa_r+0x6a0>
 80071ac:	4b05      	ldr	r3, [pc, #20]	; (80071c4 <_dtoa_r+0x624>)
 80071ae:	f7f9 fa2b 	bl	8000608 <__aeabi_dmul>
 80071b2:	4680      	mov	r8, r0
 80071b4:	4689      	mov	r9, r1
 80071b6:	e7bd      	b.n	8007134 <_dtoa_r+0x594>
 80071b8:	08008f10 	.word	0x08008f10
 80071bc:	08008ee8 	.word	0x08008ee8
 80071c0:	3ff00000 	.word	0x3ff00000
 80071c4:	40240000 	.word	0x40240000
 80071c8:	401c0000 	.word	0x401c0000
 80071cc:	40140000 	.word	0x40140000
 80071d0:	3fe00000 	.word	0x3fe00000
 80071d4:	9d01      	ldr	r5, [sp, #4]
 80071d6:	4656      	mov	r6, sl
 80071d8:	465f      	mov	r7, fp
 80071da:	4642      	mov	r2, r8
 80071dc:	464b      	mov	r3, r9
 80071de:	4630      	mov	r0, r6
 80071e0:	4639      	mov	r1, r7
 80071e2:	f7f9 fb3b 	bl	800085c <__aeabi_ddiv>
 80071e6:	f7f9 fcbf 	bl	8000b68 <__aeabi_d2iz>
 80071ea:	4682      	mov	sl, r0
 80071ec:	f7f9 f9a2 	bl	8000534 <__aeabi_i2d>
 80071f0:	4642      	mov	r2, r8
 80071f2:	464b      	mov	r3, r9
 80071f4:	f7f9 fa08 	bl	8000608 <__aeabi_dmul>
 80071f8:	4602      	mov	r2, r0
 80071fa:	460b      	mov	r3, r1
 80071fc:	4630      	mov	r0, r6
 80071fe:	4639      	mov	r1, r7
 8007200:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007204:	f7f9 f848 	bl	8000298 <__aeabi_dsub>
 8007208:	f805 6b01 	strb.w	r6, [r5], #1
 800720c:	9e01      	ldr	r6, [sp, #4]
 800720e:	9f03      	ldr	r7, [sp, #12]
 8007210:	1bae      	subs	r6, r5, r6
 8007212:	42b7      	cmp	r7, r6
 8007214:	4602      	mov	r2, r0
 8007216:	460b      	mov	r3, r1
 8007218:	d135      	bne.n	8007286 <_dtoa_r+0x6e6>
 800721a:	f7f9 f83f 	bl	800029c <__adddf3>
 800721e:	4642      	mov	r2, r8
 8007220:	464b      	mov	r3, r9
 8007222:	4606      	mov	r6, r0
 8007224:	460f      	mov	r7, r1
 8007226:	f7f9 fc7f 	bl	8000b28 <__aeabi_dcmpgt>
 800722a:	b9d0      	cbnz	r0, 8007262 <_dtoa_r+0x6c2>
 800722c:	4642      	mov	r2, r8
 800722e:	464b      	mov	r3, r9
 8007230:	4630      	mov	r0, r6
 8007232:	4639      	mov	r1, r7
 8007234:	f7f9 fc50 	bl	8000ad8 <__aeabi_dcmpeq>
 8007238:	b110      	cbz	r0, 8007240 <_dtoa_r+0x6a0>
 800723a:	f01a 0f01 	tst.w	sl, #1
 800723e:	d110      	bne.n	8007262 <_dtoa_r+0x6c2>
 8007240:	4620      	mov	r0, r4
 8007242:	ee18 1a10 	vmov	r1, s16
 8007246:	f000 faf7 	bl	8007838 <_Bfree>
 800724a:	2300      	movs	r3, #0
 800724c:	9800      	ldr	r0, [sp, #0]
 800724e:	702b      	strb	r3, [r5, #0]
 8007250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007252:	3001      	adds	r0, #1
 8007254:	6018      	str	r0, [r3, #0]
 8007256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007258:	2b00      	cmp	r3, #0
 800725a:	f43f acf1 	beq.w	8006c40 <_dtoa_r+0xa0>
 800725e:	601d      	str	r5, [r3, #0]
 8007260:	e4ee      	b.n	8006c40 <_dtoa_r+0xa0>
 8007262:	9f00      	ldr	r7, [sp, #0]
 8007264:	462b      	mov	r3, r5
 8007266:	461d      	mov	r5, r3
 8007268:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800726c:	2a39      	cmp	r2, #57	; 0x39
 800726e:	d106      	bne.n	800727e <_dtoa_r+0x6de>
 8007270:	9a01      	ldr	r2, [sp, #4]
 8007272:	429a      	cmp	r2, r3
 8007274:	d1f7      	bne.n	8007266 <_dtoa_r+0x6c6>
 8007276:	9901      	ldr	r1, [sp, #4]
 8007278:	2230      	movs	r2, #48	; 0x30
 800727a:	3701      	adds	r7, #1
 800727c:	700a      	strb	r2, [r1, #0]
 800727e:	781a      	ldrb	r2, [r3, #0]
 8007280:	3201      	adds	r2, #1
 8007282:	701a      	strb	r2, [r3, #0]
 8007284:	e790      	b.n	80071a8 <_dtoa_r+0x608>
 8007286:	4ba6      	ldr	r3, [pc, #664]	; (8007520 <_dtoa_r+0x980>)
 8007288:	2200      	movs	r2, #0
 800728a:	f7f9 f9bd 	bl	8000608 <__aeabi_dmul>
 800728e:	2200      	movs	r2, #0
 8007290:	2300      	movs	r3, #0
 8007292:	4606      	mov	r6, r0
 8007294:	460f      	mov	r7, r1
 8007296:	f7f9 fc1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800729a:	2800      	cmp	r0, #0
 800729c:	d09d      	beq.n	80071da <_dtoa_r+0x63a>
 800729e:	e7cf      	b.n	8007240 <_dtoa_r+0x6a0>
 80072a0:	9a08      	ldr	r2, [sp, #32]
 80072a2:	2a00      	cmp	r2, #0
 80072a4:	f000 80d7 	beq.w	8007456 <_dtoa_r+0x8b6>
 80072a8:	9a06      	ldr	r2, [sp, #24]
 80072aa:	2a01      	cmp	r2, #1
 80072ac:	f300 80ba 	bgt.w	8007424 <_dtoa_r+0x884>
 80072b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072b2:	2a00      	cmp	r2, #0
 80072b4:	f000 80b2 	beq.w	800741c <_dtoa_r+0x87c>
 80072b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80072bc:	9e07      	ldr	r6, [sp, #28]
 80072be:	9d04      	ldr	r5, [sp, #16]
 80072c0:	9a04      	ldr	r2, [sp, #16]
 80072c2:	441a      	add	r2, r3
 80072c4:	9204      	str	r2, [sp, #16]
 80072c6:	9a05      	ldr	r2, [sp, #20]
 80072c8:	2101      	movs	r1, #1
 80072ca:	441a      	add	r2, r3
 80072cc:	4620      	mov	r0, r4
 80072ce:	9205      	str	r2, [sp, #20]
 80072d0:	f000 fb6a 	bl	80079a8 <__i2b>
 80072d4:	4607      	mov	r7, r0
 80072d6:	2d00      	cmp	r5, #0
 80072d8:	dd0c      	ble.n	80072f4 <_dtoa_r+0x754>
 80072da:	9b05      	ldr	r3, [sp, #20]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	dd09      	ble.n	80072f4 <_dtoa_r+0x754>
 80072e0:	42ab      	cmp	r3, r5
 80072e2:	9a04      	ldr	r2, [sp, #16]
 80072e4:	bfa8      	it	ge
 80072e6:	462b      	movge	r3, r5
 80072e8:	1ad2      	subs	r2, r2, r3
 80072ea:	9204      	str	r2, [sp, #16]
 80072ec:	9a05      	ldr	r2, [sp, #20]
 80072ee:	1aed      	subs	r5, r5, r3
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	9305      	str	r3, [sp, #20]
 80072f4:	9b07      	ldr	r3, [sp, #28]
 80072f6:	b31b      	cbz	r3, 8007340 <_dtoa_r+0x7a0>
 80072f8:	9b08      	ldr	r3, [sp, #32]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f000 80af 	beq.w	800745e <_dtoa_r+0x8be>
 8007300:	2e00      	cmp	r6, #0
 8007302:	dd13      	ble.n	800732c <_dtoa_r+0x78c>
 8007304:	4639      	mov	r1, r7
 8007306:	4632      	mov	r2, r6
 8007308:	4620      	mov	r0, r4
 800730a:	f000 fc0d 	bl	8007b28 <__pow5mult>
 800730e:	ee18 2a10 	vmov	r2, s16
 8007312:	4601      	mov	r1, r0
 8007314:	4607      	mov	r7, r0
 8007316:	4620      	mov	r0, r4
 8007318:	f000 fb5c 	bl	80079d4 <__multiply>
 800731c:	ee18 1a10 	vmov	r1, s16
 8007320:	4680      	mov	r8, r0
 8007322:	4620      	mov	r0, r4
 8007324:	f000 fa88 	bl	8007838 <_Bfree>
 8007328:	ee08 8a10 	vmov	s16, r8
 800732c:	9b07      	ldr	r3, [sp, #28]
 800732e:	1b9a      	subs	r2, r3, r6
 8007330:	d006      	beq.n	8007340 <_dtoa_r+0x7a0>
 8007332:	ee18 1a10 	vmov	r1, s16
 8007336:	4620      	mov	r0, r4
 8007338:	f000 fbf6 	bl	8007b28 <__pow5mult>
 800733c:	ee08 0a10 	vmov	s16, r0
 8007340:	2101      	movs	r1, #1
 8007342:	4620      	mov	r0, r4
 8007344:	f000 fb30 	bl	80079a8 <__i2b>
 8007348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800734a:	2b00      	cmp	r3, #0
 800734c:	4606      	mov	r6, r0
 800734e:	f340 8088 	ble.w	8007462 <_dtoa_r+0x8c2>
 8007352:	461a      	mov	r2, r3
 8007354:	4601      	mov	r1, r0
 8007356:	4620      	mov	r0, r4
 8007358:	f000 fbe6 	bl	8007b28 <__pow5mult>
 800735c:	9b06      	ldr	r3, [sp, #24]
 800735e:	2b01      	cmp	r3, #1
 8007360:	4606      	mov	r6, r0
 8007362:	f340 8081 	ble.w	8007468 <_dtoa_r+0x8c8>
 8007366:	f04f 0800 	mov.w	r8, #0
 800736a:	6933      	ldr	r3, [r6, #16]
 800736c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007370:	6918      	ldr	r0, [r3, #16]
 8007372:	f000 fac9 	bl	8007908 <__hi0bits>
 8007376:	f1c0 0020 	rsb	r0, r0, #32
 800737a:	9b05      	ldr	r3, [sp, #20]
 800737c:	4418      	add	r0, r3
 800737e:	f010 001f 	ands.w	r0, r0, #31
 8007382:	f000 8092 	beq.w	80074aa <_dtoa_r+0x90a>
 8007386:	f1c0 0320 	rsb	r3, r0, #32
 800738a:	2b04      	cmp	r3, #4
 800738c:	f340 808a 	ble.w	80074a4 <_dtoa_r+0x904>
 8007390:	f1c0 001c 	rsb	r0, r0, #28
 8007394:	9b04      	ldr	r3, [sp, #16]
 8007396:	4403      	add	r3, r0
 8007398:	9304      	str	r3, [sp, #16]
 800739a:	9b05      	ldr	r3, [sp, #20]
 800739c:	4403      	add	r3, r0
 800739e:	4405      	add	r5, r0
 80073a0:	9305      	str	r3, [sp, #20]
 80073a2:	9b04      	ldr	r3, [sp, #16]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	dd07      	ble.n	80073b8 <_dtoa_r+0x818>
 80073a8:	ee18 1a10 	vmov	r1, s16
 80073ac:	461a      	mov	r2, r3
 80073ae:	4620      	mov	r0, r4
 80073b0:	f000 fc14 	bl	8007bdc <__lshift>
 80073b4:	ee08 0a10 	vmov	s16, r0
 80073b8:	9b05      	ldr	r3, [sp, #20]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	dd05      	ble.n	80073ca <_dtoa_r+0x82a>
 80073be:	4631      	mov	r1, r6
 80073c0:	461a      	mov	r2, r3
 80073c2:	4620      	mov	r0, r4
 80073c4:	f000 fc0a 	bl	8007bdc <__lshift>
 80073c8:	4606      	mov	r6, r0
 80073ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d06e      	beq.n	80074ae <_dtoa_r+0x90e>
 80073d0:	ee18 0a10 	vmov	r0, s16
 80073d4:	4631      	mov	r1, r6
 80073d6:	f000 fc71 	bl	8007cbc <__mcmp>
 80073da:	2800      	cmp	r0, #0
 80073dc:	da67      	bge.n	80074ae <_dtoa_r+0x90e>
 80073de:	9b00      	ldr	r3, [sp, #0]
 80073e0:	3b01      	subs	r3, #1
 80073e2:	ee18 1a10 	vmov	r1, s16
 80073e6:	9300      	str	r3, [sp, #0]
 80073e8:	220a      	movs	r2, #10
 80073ea:	2300      	movs	r3, #0
 80073ec:	4620      	mov	r0, r4
 80073ee:	f000 fa45 	bl	800787c <__multadd>
 80073f2:	9b08      	ldr	r3, [sp, #32]
 80073f4:	ee08 0a10 	vmov	s16, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f000 81b1 	beq.w	8007760 <_dtoa_r+0xbc0>
 80073fe:	2300      	movs	r3, #0
 8007400:	4639      	mov	r1, r7
 8007402:	220a      	movs	r2, #10
 8007404:	4620      	mov	r0, r4
 8007406:	f000 fa39 	bl	800787c <__multadd>
 800740a:	9b02      	ldr	r3, [sp, #8]
 800740c:	2b00      	cmp	r3, #0
 800740e:	4607      	mov	r7, r0
 8007410:	f300 808e 	bgt.w	8007530 <_dtoa_r+0x990>
 8007414:	9b06      	ldr	r3, [sp, #24]
 8007416:	2b02      	cmp	r3, #2
 8007418:	dc51      	bgt.n	80074be <_dtoa_r+0x91e>
 800741a:	e089      	b.n	8007530 <_dtoa_r+0x990>
 800741c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800741e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007422:	e74b      	b.n	80072bc <_dtoa_r+0x71c>
 8007424:	9b03      	ldr	r3, [sp, #12]
 8007426:	1e5e      	subs	r6, r3, #1
 8007428:	9b07      	ldr	r3, [sp, #28]
 800742a:	42b3      	cmp	r3, r6
 800742c:	bfbf      	itttt	lt
 800742e:	9b07      	ldrlt	r3, [sp, #28]
 8007430:	9607      	strlt	r6, [sp, #28]
 8007432:	1af2      	sublt	r2, r6, r3
 8007434:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007436:	bfb6      	itet	lt
 8007438:	189b      	addlt	r3, r3, r2
 800743a:	1b9e      	subge	r6, r3, r6
 800743c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800743e:	9b03      	ldr	r3, [sp, #12]
 8007440:	bfb8      	it	lt
 8007442:	2600      	movlt	r6, #0
 8007444:	2b00      	cmp	r3, #0
 8007446:	bfb7      	itett	lt
 8007448:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800744c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007450:	1a9d      	sublt	r5, r3, r2
 8007452:	2300      	movlt	r3, #0
 8007454:	e734      	b.n	80072c0 <_dtoa_r+0x720>
 8007456:	9e07      	ldr	r6, [sp, #28]
 8007458:	9d04      	ldr	r5, [sp, #16]
 800745a:	9f08      	ldr	r7, [sp, #32]
 800745c:	e73b      	b.n	80072d6 <_dtoa_r+0x736>
 800745e:	9a07      	ldr	r2, [sp, #28]
 8007460:	e767      	b.n	8007332 <_dtoa_r+0x792>
 8007462:	9b06      	ldr	r3, [sp, #24]
 8007464:	2b01      	cmp	r3, #1
 8007466:	dc18      	bgt.n	800749a <_dtoa_r+0x8fa>
 8007468:	f1ba 0f00 	cmp.w	sl, #0
 800746c:	d115      	bne.n	800749a <_dtoa_r+0x8fa>
 800746e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007472:	b993      	cbnz	r3, 800749a <_dtoa_r+0x8fa>
 8007474:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007478:	0d1b      	lsrs	r3, r3, #20
 800747a:	051b      	lsls	r3, r3, #20
 800747c:	b183      	cbz	r3, 80074a0 <_dtoa_r+0x900>
 800747e:	9b04      	ldr	r3, [sp, #16]
 8007480:	3301      	adds	r3, #1
 8007482:	9304      	str	r3, [sp, #16]
 8007484:	9b05      	ldr	r3, [sp, #20]
 8007486:	3301      	adds	r3, #1
 8007488:	9305      	str	r3, [sp, #20]
 800748a:	f04f 0801 	mov.w	r8, #1
 800748e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007490:	2b00      	cmp	r3, #0
 8007492:	f47f af6a 	bne.w	800736a <_dtoa_r+0x7ca>
 8007496:	2001      	movs	r0, #1
 8007498:	e76f      	b.n	800737a <_dtoa_r+0x7da>
 800749a:	f04f 0800 	mov.w	r8, #0
 800749e:	e7f6      	b.n	800748e <_dtoa_r+0x8ee>
 80074a0:	4698      	mov	r8, r3
 80074a2:	e7f4      	b.n	800748e <_dtoa_r+0x8ee>
 80074a4:	f43f af7d 	beq.w	80073a2 <_dtoa_r+0x802>
 80074a8:	4618      	mov	r0, r3
 80074aa:	301c      	adds	r0, #28
 80074ac:	e772      	b.n	8007394 <_dtoa_r+0x7f4>
 80074ae:	9b03      	ldr	r3, [sp, #12]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	dc37      	bgt.n	8007524 <_dtoa_r+0x984>
 80074b4:	9b06      	ldr	r3, [sp, #24]
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	dd34      	ble.n	8007524 <_dtoa_r+0x984>
 80074ba:	9b03      	ldr	r3, [sp, #12]
 80074bc:	9302      	str	r3, [sp, #8]
 80074be:	9b02      	ldr	r3, [sp, #8]
 80074c0:	b96b      	cbnz	r3, 80074de <_dtoa_r+0x93e>
 80074c2:	4631      	mov	r1, r6
 80074c4:	2205      	movs	r2, #5
 80074c6:	4620      	mov	r0, r4
 80074c8:	f000 f9d8 	bl	800787c <__multadd>
 80074cc:	4601      	mov	r1, r0
 80074ce:	4606      	mov	r6, r0
 80074d0:	ee18 0a10 	vmov	r0, s16
 80074d4:	f000 fbf2 	bl	8007cbc <__mcmp>
 80074d8:	2800      	cmp	r0, #0
 80074da:	f73f adbb 	bgt.w	8007054 <_dtoa_r+0x4b4>
 80074de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e0:	9d01      	ldr	r5, [sp, #4]
 80074e2:	43db      	mvns	r3, r3
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	f04f 0800 	mov.w	r8, #0
 80074ea:	4631      	mov	r1, r6
 80074ec:	4620      	mov	r0, r4
 80074ee:	f000 f9a3 	bl	8007838 <_Bfree>
 80074f2:	2f00      	cmp	r7, #0
 80074f4:	f43f aea4 	beq.w	8007240 <_dtoa_r+0x6a0>
 80074f8:	f1b8 0f00 	cmp.w	r8, #0
 80074fc:	d005      	beq.n	800750a <_dtoa_r+0x96a>
 80074fe:	45b8      	cmp	r8, r7
 8007500:	d003      	beq.n	800750a <_dtoa_r+0x96a>
 8007502:	4641      	mov	r1, r8
 8007504:	4620      	mov	r0, r4
 8007506:	f000 f997 	bl	8007838 <_Bfree>
 800750a:	4639      	mov	r1, r7
 800750c:	4620      	mov	r0, r4
 800750e:	f000 f993 	bl	8007838 <_Bfree>
 8007512:	e695      	b.n	8007240 <_dtoa_r+0x6a0>
 8007514:	2600      	movs	r6, #0
 8007516:	4637      	mov	r7, r6
 8007518:	e7e1      	b.n	80074de <_dtoa_r+0x93e>
 800751a:	9700      	str	r7, [sp, #0]
 800751c:	4637      	mov	r7, r6
 800751e:	e599      	b.n	8007054 <_dtoa_r+0x4b4>
 8007520:	40240000 	.word	0x40240000
 8007524:	9b08      	ldr	r3, [sp, #32]
 8007526:	2b00      	cmp	r3, #0
 8007528:	f000 80ca 	beq.w	80076c0 <_dtoa_r+0xb20>
 800752c:	9b03      	ldr	r3, [sp, #12]
 800752e:	9302      	str	r3, [sp, #8]
 8007530:	2d00      	cmp	r5, #0
 8007532:	dd05      	ble.n	8007540 <_dtoa_r+0x9a0>
 8007534:	4639      	mov	r1, r7
 8007536:	462a      	mov	r2, r5
 8007538:	4620      	mov	r0, r4
 800753a:	f000 fb4f 	bl	8007bdc <__lshift>
 800753e:	4607      	mov	r7, r0
 8007540:	f1b8 0f00 	cmp.w	r8, #0
 8007544:	d05b      	beq.n	80075fe <_dtoa_r+0xa5e>
 8007546:	6879      	ldr	r1, [r7, #4]
 8007548:	4620      	mov	r0, r4
 800754a:	f000 f935 	bl	80077b8 <_Balloc>
 800754e:	4605      	mov	r5, r0
 8007550:	b928      	cbnz	r0, 800755e <_dtoa_r+0x9be>
 8007552:	4b87      	ldr	r3, [pc, #540]	; (8007770 <_dtoa_r+0xbd0>)
 8007554:	4602      	mov	r2, r0
 8007556:	f240 21ea 	movw	r1, #746	; 0x2ea
 800755a:	f7ff bb3b 	b.w	8006bd4 <_dtoa_r+0x34>
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	3202      	adds	r2, #2
 8007562:	0092      	lsls	r2, r2, #2
 8007564:	f107 010c 	add.w	r1, r7, #12
 8007568:	300c      	adds	r0, #12
 800756a:	f000 f90b 	bl	8007784 <memcpy>
 800756e:	2201      	movs	r2, #1
 8007570:	4629      	mov	r1, r5
 8007572:	4620      	mov	r0, r4
 8007574:	f000 fb32 	bl	8007bdc <__lshift>
 8007578:	9b01      	ldr	r3, [sp, #4]
 800757a:	f103 0901 	add.w	r9, r3, #1
 800757e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007582:	4413      	add	r3, r2
 8007584:	9305      	str	r3, [sp, #20]
 8007586:	f00a 0301 	and.w	r3, sl, #1
 800758a:	46b8      	mov	r8, r7
 800758c:	9304      	str	r3, [sp, #16]
 800758e:	4607      	mov	r7, r0
 8007590:	4631      	mov	r1, r6
 8007592:	ee18 0a10 	vmov	r0, s16
 8007596:	f7ff fa77 	bl	8006a88 <quorem>
 800759a:	4641      	mov	r1, r8
 800759c:	9002      	str	r0, [sp, #8]
 800759e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80075a2:	ee18 0a10 	vmov	r0, s16
 80075a6:	f000 fb89 	bl	8007cbc <__mcmp>
 80075aa:	463a      	mov	r2, r7
 80075ac:	9003      	str	r0, [sp, #12]
 80075ae:	4631      	mov	r1, r6
 80075b0:	4620      	mov	r0, r4
 80075b2:	f000 fb9f 	bl	8007cf4 <__mdiff>
 80075b6:	68c2      	ldr	r2, [r0, #12]
 80075b8:	f109 3bff 	add.w	fp, r9, #4294967295
 80075bc:	4605      	mov	r5, r0
 80075be:	bb02      	cbnz	r2, 8007602 <_dtoa_r+0xa62>
 80075c0:	4601      	mov	r1, r0
 80075c2:	ee18 0a10 	vmov	r0, s16
 80075c6:	f000 fb79 	bl	8007cbc <__mcmp>
 80075ca:	4602      	mov	r2, r0
 80075cc:	4629      	mov	r1, r5
 80075ce:	4620      	mov	r0, r4
 80075d0:	9207      	str	r2, [sp, #28]
 80075d2:	f000 f931 	bl	8007838 <_Bfree>
 80075d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80075da:	ea43 0102 	orr.w	r1, r3, r2
 80075de:	9b04      	ldr	r3, [sp, #16]
 80075e0:	430b      	orrs	r3, r1
 80075e2:	464d      	mov	r5, r9
 80075e4:	d10f      	bne.n	8007606 <_dtoa_r+0xa66>
 80075e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80075ea:	d02a      	beq.n	8007642 <_dtoa_r+0xaa2>
 80075ec:	9b03      	ldr	r3, [sp, #12]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	dd02      	ble.n	80075f8 <_dtoa_r+0xa58>
 80075f2:	9b02      	ldr	r3, [sp, #8]
 80075f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80075f8:	f88b a000 	strb.w	sl, [fp]
 80075fc:	e775      	b.n	80074ea <_dtoa_r+0x94a>
 80075fe:	4638      	mov	r0, r7
 8007600:	e7ba      	b.n	8007578 <_dtoa_r+0x9d8>
 8007602:	2201      	movs	r2, #1
 8007604:	e7e2      	b.n	80075cc <_dtoa_r+0xa2c>
 8007606:	9b03      	ldr	r3, [sp, #12]
 8007608:	2b00      	cmp	r3, #0
 800760a:	db04      	blt.n	8007616 <_dtoa_r+0xa76>
 800760c:	9906      	ldr	r1, [sp, #24]
 800760e:	430b      	orrs	r3, r1
 8007610:	9904      	ldr	r1, [sp, #16]
 8007612:	430b      	orrs	r3, r1
 8007614:	d122      	bne.n	800765c <_dtoa_r+0xabc>
 8007616:	2a00      	cmp	r2, #0
 8007618:	ddee      	ble.n	80075f8 <_dtoa_r+0xa58>
 800761a:	ee18 1a10 	vmov	r1, s16
 800761e:	2201      	movs	r2, #1
 8007620:	4620      	mov	r0, r4
 8007622:	f000 fadb 	bl	8007bdc <__lshift>
 8007626:	4631      	mov	r1, r6
 8007628:	ee08 0a10 	vmov	s16, r0
 800762c:	f000 fb46 	bl	8007cbc <__mcmp>
 8007630:	2800      	cmp	r0, #0
 8007632:	dc03      	bgt.n	800763c <_dtoa_r+0xa9c>
 8007634:	d1e0      	bne.n	80075f8 <_dtoa_r+0xa58>
 8007636:	f01a 0f01 	tst.w	sl, #1
 800763a:	d0dd      	beq.n	80075f8 <_dtoa_r+0xa58>
 800763c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007640:	d1d7      	bne.n	80075f2 <_dtoa_r+0xa52>
 8007642:	2339      	movs	r3, #57	; 0x39
 8007644:	f88b 3000 	strb.w	r3, [fp]
 8007648:	462b      	mov	r3, r5
 800764a:	461d      	mov	r5, r3
 800764c:	3b01      	subs	r3, #1
 800764e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007652:	2a39      	cmp	r2, #57	; 0x39
 8007654:	d071      	beq.n	800773a <_dtoa_r+0xb9a>
 8007656:	3201      	adds	r2, #1
 8007658:	701a      	strb	r2, [r3, #0]
 800765a:	e746      	b.n	80074ea <_dtoa_r+0x94a>
 800765c:	2a00      	cmp	r2, #0
 800765e:	dd07      	ble.n	8007670 <_dtoa_r+0xad0>
 8007660:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007664:	d0ed      	beq.n	8007642 <_dtoa_r+0xaa2>
 8007666:	f10a 0301 	add.w	r3, sl, #1
 800766a:	f88b 3000 	strb.w	r3, [fp]
 800766e:	e73c      	b.n	80074ea <_dtoa_r+0x94a>
 8007670:	9b05      	ldr	r3, [sp, #20]
 8007672:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007676:	4599      	cmp	r9, r3
 8007678:	d047      	beq.n	800770a <_dtoa_r+0xb6a>
 800767a:	ee18 1a10 	vmov	r1, s16
 800767e:	2300      	movs	r3, #0
 8007680:	220a      	movs	r2, #10
 8007682:	4620      	mov	r0, r4
 8007684:	f000 f8fa 	bl	800787c <__multadd>
 8007688:	45b8      	cmp	r8, r7
 800768a:	ee08 0a10 	vmov	s16, r0
 800768e:	f04f 0300 	mov.w	r3, #0
 8007692:	f04f 020a 	mov.w	r2, #10
 8007696:	4641      	mov	r1, r8
 8007698:	4620      	mov	r0, r4
 800769a:	d106      	bne.n	80076aa <_dtoa_r+0xb0a>
 800769c:	f000 f8ee 	bl	800787c <__multadd>
 80076a0:	4680      	mov	r8, r0
 80076a2:	4607      	mov	r7, r0
 80076a4:	f109 0901 	add.w	r9, r9, #1
 80076a8:	e772      	b.n	8007590 <_dtoa_r+0x9f0>
 80076aa:	f000 f8e7 	bl	800787c <__multadd>
 80076ae:	4639      	mov	r1, r7
 80076b0:	4680      	mov	r8, r0
 80076b2:	2300      	movs	r3, #0
 80076b4:	220a      	movs	r2, #10
 80076b6:	4620      	mov	r0, r4
 80076b8:	f000 f8e0 	bl	800787c <__multadd>
 80076bc:	4607      	mov	r7, r0
 80076be:	e7f1      	b.n	80076a4 <_dtoa_r+0xb04>
 80076c0:	9b03      	ldr	r3, [sp, #12]
 80076c2:	9302      	str	r3, [sp, #8]
 80076c4:	9d01      	ldr	r5, [sp, #4]
 80076c6:	ee18 0a10 	vmov	r0, s16
 80076ca:	4631      	mov	r1, r6
 80076cc:	f7ff f9dc 	bl	8006a88 <quorem>
 80076d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80076d4:	9b01      	ldr	r3, [sp, #4]
 80076d6:	f805 ab01 	strb.w	sl, [r5], #1
 80076da:	1aea      	subs	r2, r5, r3
 80076dc:	9b02      	ldr	r3, [sp, #8]
 80076de:	4293      	cmp	r3, r2
 80076e0:	dd09      	ble.n	80076f6 <_dtoa_r+0xb56>
 80076e2:	ee18 1a10 	vmov	r1, s16
 80076e6:	2300      	movs	r3, #0
 80076e8:	220a      	movs	r2, #10
 80076ea:	4620      	mov	r0, r4
 80076ec:	f000 f8c6 	bl	800787c <__multadd>
 80076f0:	ee08 0a10 	vmov	s16, r0
 80076f4:	e7e7      	b.n	80076c6 <_dtoa_r+0xb26>
 80076f6:	9b02      	ldr	r3, [sp, #8]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	bfc8      	it	gt
 80076fc:	461d      	movgt	r5, r3
 80076fe:	9b01      	ldr	r3, [sp, #4]
 8007700:	bfd8      	it	le
 8007702:	2501      	movle	r5, #1
 8007704:	441d      	add	r5, r3
 8007706:	f04f 0800 	mov.w	r8, #0
 800770a:	ee18 1a10 	vmov	r1, s16
 800770e:	2201      	movs	r2, #1
 8007710:	4620      	mov	r0, r4
 8007712:	f000 fa63 	bl	8007bdc <__lshift>
 8007716:	4631      	mov	r1, r6
 8007718:	ee08 0a10 	vmov	s16, r0
 800771c:	f000 face 	bl	8007cbc <__mcmp>
 8007720:	2800      	cmp	r0, #0
 8007722:	dc91      	bgt.n	8007648 <_dtoa_r+0xaa8>
 8007724:	d102      	bne.n	800772c <_dtoa_r+0xb8c>
 8007726:	f01a 0f01 	tst.w	sl, #1
 800772a:	d18d      	bne.n	8007648 <_dtoa_r+0xaa8>
 800772c:	462b      	mov	r3, r5
 800772e:	461d      	mov	r5, r3
 8007730:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007734:	2a30      	cmp	r2, #48	; 0x30
 8007736:	d0fa      	beq.n	800772e <_dtoa_r+0xb8e>
 8007738:	e6d7      	b.n	80074ea <_dtoa_r+0x94a>
 800773a:	9a01      	ldr	r2, [sp, #4]
 800773c:	429a      	cmp	r2, r3
 800773e:	d184      	bne.n	800764a <_dtoa_r+0xaaa>
 8007740:	9b00      	ldr	r3, [sp, #0]
 8007742:	3301      	adds	r3, #1
 8007744:	9300      	str	r3, [sp, #0]
 8007746:	2331      	movs	r3, #49	; 0x31
 8007748:	7013      	strb	r3, [r2, #0]
 800774a:	e6ce      	b.n	80074ea <_dtoa_r+0x94a>
 800774c:	4b09      	ldr	r3, [pc, #36]	; (8007774 <_dtoa_r+0xbd4>)
 800774e:	f7ff ba95 	b.w	8006c7c <_dtoa_r+0xdc>
 8007752:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007754:	2b00      	cmp	r3, #0
 8007756:	f47f aa6e 	bne.w	8006c36 <_dtoa_r+0x96>
 800775a:	4b07      	ldr	r3, [pc, #28]	; (8007778 <_dtoa_r+0xbd8>)
 800775c:	f7ff ba8e 	b.w	8006c7c <_dtoa_r+0xdc>
 8007760:	9b02      	ldr	r3, [sp, #8]
 8007762:	2b00      	cmp	r3, #0
 8007764:	dcae      	bgt.n	80076c4 <_dtoa_r+0xb24>
 8007766:	9b06      	ldr	r3, [sp, #24]
 8007768:	2b02      	cmp	r3, #2
 800776a:	f73f aea8 	bgt.w	80074be <_dtoa_r+0x91e>
 800776e:	e7a9      	b.n	80076c4 <_dtoa_r+0xb24>
 8007770:	08008e7b 	.word	0x08008e7b
 8007774:	08008dd8 	.word	0x08008dd8
 8007778:	08008dfc 	.word	0x08008dfc

0800777c <_localeconv_r>:
 800777c:	4800      	ldr	r0, [pc, #0]	; (8007780 <_localeconv_r+0x4>)
 800777e:	4770      	bx	lr
 8007780:	20000160 	.word	0x20000160

08007784 <memcpy>:
 8007784:	440a      	add	r2, r1
 8007786:	4291      	cmp	r1, r2
 8007788:	f100 33ff 	add.w	r3, r0, #4294967295
 800778c:	d100      	bne.n	8007790 <memcpy+0xc>
 800778e:	4770      	bx	lr
 8007790:	b510      	push	{r4, lr}
 8007792:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007796:	f803 4f01 	strb.w	r4, [r3, #1]!
 800779a:	4291      	cmp	r1, r2
 800779c:	d1f9      	bne.n	8007792 <memcpy+0xe>
 800779e:	bd10      	pop	{r4, pc}

080077a0 <__malloc_lock>:
 80077a0:	4801      	ldr	r0, [pc, #4]	; (80077a8 <__malloc_lock+0x8>)
 80077a2:	f000 bd1a 	b.w	80081da <__retarget_lock_acquire_recursive>
 80077a6:	bf00      	nop
 80077a8:	20000400 	.word	0x20000400

080077ac <__malloc_unlock>:
 80077ac:	4801      	ldr	r0, [pc, #4]	; (80077b4 <__malloc_unlock+0x8>)
 80077ae:	f000 bd15 	b.w	80081dc <__retarget_lock_release_recursive>
 80077b2:	bf00      	nop
 80077b4:	20000400 	.word	0x20000400

080077b8 <_Balloc>:
 80077b8:	b570      	push	{r4, r5, r6, lr}
 80077ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80077bc:	4604      	mov	r4, r0
 80077be:	460d      	mov	r5, r1
 80077c0:	b976      	cbnz	r6, 80077e0 <_Balloc+0x28>
 80077c2:	2010      	movs	r0, #16
 80077c4:	f7fe fbb8 	bl	8005f38 <malloc>
 80077c8:	4602      	mov	r2, r0
 80077ca:	6260      	str	r0, [r4, #36]	; 0x24
 80077cc:	b920      	cbnz	r0, 80077d8 <_Balloc+0x20>
 80077ce:	4b18      	ldr	r3, [pc, #96]	; (8007830 <_Balloc+0x78>)
 80077d0:	4818      	ldr	r0, [pc, #96]	; (8007834 <_Balloc+0x7c>)
 80077d2:	2166      	movs	r1, #102	; 0x66
 80077d4:	f000 fcd0 	bl	8008178 <__assert_func>
 80077d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077dc:	6006      	str	r6, [r0, #0]
 80077de:	60c6      	str	r6, [r0, #12]
 80077e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80077e2:	68f3      	ldr	r3, [r6, #12]
 80077e4:	b183      	cbz	r3, 8007808 <_Balloc+0x50>
 80077e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077e8:	68db      	ldr	r3, [r3, #12]
 80077ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80077ee:	b9b8      	cbnz	r0, 8007820 <_Balloc+0x68>
 80077f0:	2101      	movs	r1, #1
 80077f2:	fa01 f605 	lsl.w	r6, r1, r5
 80077f6:	1d72      	adds	r2, r6, #5
 80077f8:	0092      	lsls	r2, r2, #2
 80077fa:	4620      	mov	r0, r4
 80077fc:	f7fe fbac 	bl	8005f58 <_calloc_r>
 8007800:	b160      	cbz	r0, 800781c <_Balloc+0x64>
 8007802:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007806:	e00e      	b.n	8007826 <_Balloc+0x6e>
 8007808:	2221      	movs	r2, #33	; 0x21
 800780a:	2104      	movs	r1, #4
 800780c:	4620      	mov	r0, r4
 800780e:	f7fe fba3 	bl	8005f58 <_calloc_r>
 8007812:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007814:	60f0      	str	r0, [r6, #12]
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1e4      	bne.n	80077e6 <_Balloc+0x2e>
 800781c:	2000      	movs	r0, #0
 800781e:	bd70      	pop	{r4, r5, r6, pc}
 8007820:	6802      	ldr	r2, [r0, #0]
 8007822:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007826:	2300      	movs	r3, #0
 8007828:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800782c:	e7f7      	b.n	800781e <_Balloc+0x66>
 800782e:	bf00      	nop
 8007830:	08008e09 	.word	0x08008e09
 8007834:	08008e8c 	.word	0x08008e8c

08007838 <_Bfree>:
 8007838:	b570      	push	{r4, r5, r6, lr}
 800783a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800783c:	4605      	mov	r5, r0
 800783e:	460c      	mov	r4, r1
 8007840:	b976      	cbnz	r6, 8007860 <_Bfree+0x28>
 8007842:	2010      	movs	r0, #16
 8007844:	f7fe fb78 	bl	8005f38 <malloc>
 8007848:	4602      	mov	r2, r0
 800784a:	6268      	str	r0, [r5, #36]	; 0x24
 800784c:	b920      	cbnz	r0, 8007858 <_Bfree+0x20>
 800784e:	4b09      	ldr	r3, [pc, #36]	; (8007874 <_Bfree+0x3c>)
 8007850:	4809      	ldr	r0, [pc, #36]	; (8007878 <_Bfree+0x40>)
 8007852:	218a      	movs	r1, #138	; 0x8a
 8007854:	f000 fc90 	bl	8008178 <__assert_func>
 8007858:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800785c:	6006      	str	r6, [r0, #0]
 800785e:	60c6      	str	r6, [r0, #12]
 8007860:	b13c      	cbz	r4, 8007872 <_Bfree+0x3a>
 8007862:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007864:	6862      	ldr	r2, [r4, #4]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800786c:	6021      	str	r1, [r4, #0]
 800786e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007872:	bd70      	pop	{r4, r5, r6, pc}
 8007874:	08008e09 	.word	0x08008e09
 8007878:	08008e8c 	.word	0x08008e8c

0800787c <__multadd>:
 800787c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007880:	690d      	ldr	r5, [r1, #16]
 8007882:	4607      	mov	r7, r0
 8007884:	460c      	mov	r4, r1
 8007886:	461e      	mov	r6, r3
 8007888:	f101 0c14 	add.w	ip, r1, #20
 800788c:	2000      	movs	r0, #0
 800788e:	f8dc 3000 	ldr.w	r3, [ip]
 8007892:	b299      	uxth	r1, r3
 8007894:	fb02 6101 	mla	r1, r2, r1, r6
 8007898:	0c1e      	lsrs	r6, r3, #16
 800789a:	0c0b      	lsrs	r3, r1, #16
 800789c:	fb02 3306 	mla	r3, r2, r6, r3
 80078a0:	b289      	uxth	r1, r1
 80078a2:	3001      	adds	r0, #1
 80078a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078a8:	4285      	cmp	r5, r0
 80078aa:	f84c 1b04 	str.w	r1, [ip], #4
 80078ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078b2:	dcec      	bgt.n	800788e <__multadd+0x12>
 80078b4:	b30e      	cbz	r6, 80078fa <__multadd+0x7e>
 80078b6:	68a3      	ldr	r3, [r4, #8]
 80078b8:	42ab      	cmp	r3, r5
 80078ba:	dc19      	bgt.n	80078f0 <__multadd+0x74>
 80078bc:	6861      	ldr	r1, [r4, #4]
 80078be:	4638      	mov	r0, r7
 80078c0:	3101      	adds	r1, #1
 80078c2:	f7ff ff79 	bl	80077b8 <_Balloc>
 80078c6:	4680      	mov	r8, r0
 80078c8:	b928      	cbnz	r0, 80078d6 <__multadd+0x5a>
 80078ca:	4602      	mov	r2, r0
 80078cc:	4b0c      	ldr	r3, [pc, #48]	; (8007900 <__multadd+0x84>)
 80078ce:	480d      	ldr	r0, [pc, #52]	; (8007904 <__multadd+0x88>)
 80078d0:	21b5      	movs	r1, #181	; 0xb5
 80078d2:	f000 fc51 	bl	8008178 <__assert_func>
 80078d6:	6922      	ldr	r2, [r4, #16]
 80078d8:	3202      	adds	r2, #2
 80078da:	f104 010c 	add.w	r1, r4, #12
 80078de:	0092      	lsls	r2, r2, #2
 80078e0:	300c      	adds	r0, #12
 80078e2:	f7ff ff4f 	bl	8007784 <memcpy>
 80078e6:	4621      	mov	r1, r4
 80078e8:	4638      	mov	r0, r7
 80078ea:	f7ff ffa5 	bl	8007838 <_Bfree>
 80078ee:	4644      	mov	r4, r8
 80078f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80078f4:	3501      	adds	r5, #1
 80078f6:	615e      	str	r6, [r3, #20]
 80078f8:	6125      	str	r5, [r4, #16]
 80078fa:	4620      	mov	r0, r4
 80078fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007900:	08008e7b 	.word	0x08008e7b
 8007904:	08008e8c 	.word	0x08008e8c

08007908 <__hi0bits>:
 8007908:	0c03      	lsrs	r3, r0, #16
 800790a:	041b      	lsls	r3, r3, #16
 800790c:	b9d3      	cbnz	r3, 8007944 <__hi0bits+0x3c>
 800790e:	0400      	lsls	r0, r0, #16
 8007910:	2310      	movs	r3, #16
 8007912:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007916:	bf04      	itt	eq
 8007918:	0200      	lsleq	r0, r0, #8
 800791a:	3308      	addeq	r3, #8
 800791c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007920:	bf04      	itt	eq
 8007922:	0100      	lsleq	r0, r0, #4
 8007924:	3304      	addeq	r3, #4
 8007926:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800792a:	bf04      	itt	eq
 800792c:	0080      	lsleq	r0, r0, #2
 800792e:	3302      	addeq	r3, #2
 8007930:	2800      	cmp	r0, #0
 8007932:	db05      	blt.n	8007940 <__hi0bits+0x38>
 8007934:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007938:	f103 0301 	add.w	r3, r3, #1
 800793c:	bf08      	it	eq
 800793e:	2320      	moveq	r3, #32
 8007940:	4618      	mov	r0, r3
 8007942:	4770      	bx	lr
 8007944:	2300      	movs	r3, #0
 8007946:	e7e4      	b.n	8007912 <__hi0bits+0xa>

08007948 <__lo0bits>:
 8007948:	6803      	ldr	r3, [r0, #0]
 800794a:	f013 0207 	ands.w	r2, r3, #7
 800794e:	4601      	mov	r1, r0
 8007950:	d00b      	beq.n	800796a <__lo0bits+0x22>
 8007952:	07da      	lsls	r2, r3, #31
 8007954:	d423      	bmi.n	800799e <__lo0bits+0x56>
 8007956:	0798      	lsls	r0, r3, #30
 8007958:	bf49      	itett	mi
 800795a:	085b      	lsrmi	r3, r3, #1
 800795c:	089b      	lsrpl	r3, r3, #2
 800795e:	2001      	movmi	r0, #1
 8007960:	600b      	strmi	r3, [r1, #0]
 8007962:	bf5c      	itt	pl
 8007964:	600b      	strpl	r3, [r1, #0]
 8007966:	2002      	movpl	r0, #2
 8007968:	4770      	bx	lr
 800796a:	b298      	uxth	r0, r3
 800796c:	b9a8      	cbnz	r0, 800799a <__lo0bits+0x52>
 800796e:	0c1b      	lsrs	r3, r3, #16
 8007970:	2010      	movs	r0, #16
 8007972:	b2da      	uxtb	r2, r3
 8007974:	b90a      	cbnz	r2, 800797a <__lo0bits+0x32>
 8007976:	3008      	adds	r0, #8
 8007978:	0a1b      	lsrs	r3, r3, #8
 800797a:	071a      	lsls	r2, r3, #28
 800797c:	bf04      	itt	eq
 800797e:	091b      	lsreq	r3, r3, #4
 8007980:	3004      	addeq	r0, #4
 8007982:	079a      	lsls	r2, r3, #30
 8007984:	bf04      	itt	eq
 8007986:	089b      	lsreq	r3, r3, #2
 8007988:	3002      	addeq	r0, #2
 800798a:	07da      	lsls	r2, r3, #31
 800798c:	d403      	bmi.n	8007996 <__lo0bits+0x4e>
 800798e:	085b      	lsrs	r3, r3, #1
 8007990:	f100 0001 	add.w	r0, r0, #1
 8007994:	d005      	beq.n	80079a2 <__lo0bits+0x5a>
 8007996:	600b      	str	r3, [r1, #0]
 8007998:	4770      	bx	lr
 800799a:	4610      	mov	r0, r2
 800799c:	e7e9      	b.n	8007972 <__lo0bits+0x2a>
 800799e:	2000      	movs	r0, #0
 80079a0:	4770      	bx	lr
 80079a2:	2020      	movs	r0, #32
 80079a4:	4770      	bx	lr
	...

080079a8 <__i2b>:
 80079a8:	b510      	push	{r4, lr}
 80079aa:	460c      	mov	r4, r1
 80079ac:	2101      	movs	r1, #1
 80079ae:	f7ff ff03 	bl	80077b8 <_Balloc>
 80079b2:	4602      	mov	r2, r0
 80079b4:	b928      	cbnz	r0, 80079c2 <__i2b+0x1a>
 80079b6:	4b05      	ldr	r3, [pc, #20]	; (80079cc <__i2b+0x24>)
 80079b8:	4805      	ldr	r0, [pc, #20]	; (80079d0 <__i2b+0x28>)
 80079ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80079be:	f000 fbdb 	bl	8008178 <__assert_func>
 80079c2:	2301      	movs	r3, #1
 80079c4:	6144      	str	r4, [r0, #20]
 80079c6:	6103      	str	r3, [r0, #16]
 80079c8:	bd10      	pop	{r4, pc}
 80079ca:	bf00      	nop
 80079cc:	08008e7b 	.word	0x08008e7b
 80079d0:	08008e8c 	.word	0x08008e8c

080079d4 <__multiply>:
 80079d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d8:	4691      	mov	r9, r2
 80079da:	690a      	ldr	r2, [r1, #16]
 80079dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	bfb8      	it	lt
 80079e4:	460b      	movlt	r3, r1
 80079e6:	460c      	mov	r4, r1
 80079e8:	bfbc      	itt	lt
 80079ea:	464c      	movlt	r4, r9
 80079ec:	4699      	movlt	r9, r3
 80079ee:	6927      	ldr	r7, [r4, #16]
 80079f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80079f4:	68a3      	ldr	r3, [r4, #8]
 80079f6:	6861      	ldr	r1, [r4, #4]
 80079f8:	eb07 060a 	add.w	r6, r7, sl
 80079fc:	42b3      	cmp	r3, r6
 80079fe:	b085      	sub	sp, #20
 8007a00:	bfb8      	it	lt
 8007a02:	3101      	addlt	r1, #1
 8007a04:	f7ff fed8 	bl	80077b8 <_Balloc>
 8007a08:	b930      	cbnz	r0, 8007a18 <__multiply+0x44>
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	4b44      	ldr	r3, [pc, #272]	; (8007b20 <__multiply+0x14c>)
 8007a0e:	4845      	ldr	r0, [pc, #276]	; (8007b24 <__multiply+0x150>)
 8007a10:	f240 115d 	movw	r1, #349	; 0x15d
 8007a14:	f000 fbb0 	bl	8008178 <__assert_func>
 8007a18:	f100 0514 	add.w	r5, r0, #20
 8007a1c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a20:	462b      	mov	r3, r5
 8007a22:	2200      	movs	r2, #0
 8007a24:	4543      	cmp	r3, r8
 8007a26:	d321      	bcc.n	8007a6c <__multiply+0x98>
 8007a28:	f104 0314 	add.w	r3, r4, #20
 8007a2c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007a30:	f109 0314 	add.w	r3, r9, #20
 8007a34:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007a38:	9202      	str	r2, [sp, #8]
 8007a3a:	1b3a      	subs	r2, r7, r4
 8007a3c:	3a15      	subs	r2, #21
 8007a3e:	f022 0203 	bic.w	r2, r2, #3
 8007a42:	3204      	adds	r2, #4
 8007a44:	f104 0115 	add.w	r1, r4, #21
 8007a48:	428f      	cmp	r7, r1
 8007a4a:	bf38      	it	cc
 8007a4c:	2204      	movcc	r2, #4
 8007a4e:	9201      	str	r2, [sp, #4]
 8007a50:	9a02      	ldr	r2, [sp, #8]
 8007a52:	9303      	str	r3, [sp, #12]
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d80c      	bhi.n	8007a72 <__multiply+0x9e>
 8007a58:	2e00      	cmp	r6, #0
 8007a5a:	dd03      	ble.n	8007a64 <__multiply+0x90>
 8007a5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d05a      	beq.n	8007b1a <__multiply+0x146>
 8007a64:	6106      	str	r6, [r0, #16]
 8007a66:	b005      	add	sp, #20
 8007a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a6c:	f843 2b04 	str.w	r2, [r3], #4
 8007a70:	e7d8      	b.n	8007a24 <__multiply+0x50>
 8007a72:	f8b3 a000 	ldrh.w	sl, [r3]
 8007a76:	f1ba 0f00 	cmp.w	sl, #0
 8007a7a:	d024      	beq.n	8007ac6 <__multiply+0xf2>
 8007a7c:	f104 0e14 	add.w	lr, r4, #20
 8007a80:	46a9      	mov	r9, r5
 8007a82:	f04f 0c00 	mov.w	ip, #0
 8007a86:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007a8a:	f8d9 1000 	ldr.w	r1, [r9]
 8007a8e:	fa1f fb82 	uxth.w	fp, r2
 8007a92:	b289      	uxth	r1, r1
 8007a94:	fb0a 110b 	mla	r1, sl, fp, r1
 8007a98:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007a9c:	f8d9 2000 	ldr.w	r2, [r9]
 8007aa0:	4461      	add	r1, ip
 8007aa2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007aa6:	fb0a c20b 	mla	r2, sl, fp, ip
 8007aaa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007aae:	b289      	uxth	r1, r1
 8007ab0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ab4:	4577      	cmp	r7, lr
 8007ab6:	f849 1b04 	str.w	r1, [r9], #4
 8007aba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007abe:	d8e2      	bhi.n	8007a86 <__multiply+0xb2>
 8007ac0:	9a01      	ldr	r2, [sp, #4]
 8007ac2:	f845 c002 	str.w	ip, [r5, r2]
 8007ac6:	9a03      	ldr	r2, [sp, #12]
 8007ac8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007acc:	3304      	adds	r3, #4
 8007ace:	f1b9 0f00 	cmp.w	r9, #0
 8007ad2:	d020      	beq.n	8007b16 <__multiply+0x142>
 8007ad4:	6829      	ldr	r1, [r5, #0]
 8007ad6:	f104 0c14 	add.w	ip, r4, #20
 8007ada:	46ae      	mov	lr, r5
 8007adc:	f04f 0a00 	mov.w	sl, #0
 8007ae0:	f8bc b000 	ldrh.w	fp, [ip]
 8007ae4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007ae8:	fb09 220b 	mla	r2, r9, fp, r2
 8007aec:	4492      	add	sl, r2
 8007aee:	b289      	uxth	r1, r1
 8007af0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007af4:	f84e 1b04 	str.w	r1, [lr], #4
 8007af8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007afc:	f8be 1000 	ldrh.w	r1, [lr]
 8007b00:	0c12      	lsrs	r2, r2, #16
 8007b02:	fb09 1102 	mla	r1, r9, r2, r1
 8007b06:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007b0a:	4567      	cmp	r7, ip
 8007b0c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007b10:	d8e6      	bhi.n	8007ae0 <__multiply+0x10c>
 8007b12:	9a01      	ldr	r2, [sp, #4]
 8007b14:	50a9      	str	r1, [r5, r2]
 8007b16:	3504      	adds	r5, #4
 8007b18:	e79a      	b.n	8007a50 <__multiply+0x7c>
 8007b1a:	3e01      	subs	r6, #1
 8007b1c:	e79c      	b.n	8007a58 <__multiply+0x84>
 8007b1e:	bf00      	nop
 8007b20:	08008e7b 	.word	0x08008e7b
 8007b24:	08008e8c 	.word	0x08008e8c

08007b28 <__pow5mult>:
 8007b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b2c:	4615      	mov	r5, r2
 8007b2e:	f012 0203 	ands.w	r2, r2, #3
 8007b32:	4606      	mov	r6, r0
 8007b34:	460f      	mov	r7, r1
 8007b36:	d007      	beq.n	8007b48 <__pow5mult+0x20>
 8007b38:	4c25      	ldr	r4, [pc, #148]	; (8007bd0 <__pow5mult+0xa8>)
 8007b3a:	3a01      	subs	r2, #1
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b42:	f7ff fe9b 	bl	800787c <__multadd>
 8007b46:	4607      	mov	r7, r0
 8007b48:	10ad      	asrs	r5, r5, #2
 8007b4a:	d03d      	beq.n	8007bc8 <__pow5mult+0xa0>
 8007b4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007b4e:	b97c      	cbnz	r4, 8007b70 <__pow5mult+0x48>
 8007b50:	2010      	movs	r0, #16
 8007b52:	f7fe f9f1 	bl	8005f38 <malloc>
 8007b56:	4602      	mov	r2, r0
 8007b58:	6270      	str	r0, [r6, #36]	; 0x24
 8007b5a:	b928      	cbnz	r0, 8007b68 <__pow5mult+0x40>
 8007b5c:	4b1d      	ldr	r3, [pc, #116]	; (8007bd4 <__pow5mult+0xac>)
 8007b5e:	481e      	ldr	r0, [pc, #120]	; (8007bd8 <__pow5mult+0xb0>)
 8007b60:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007b64:	f000 fb08 	bl	8008178 <__assert_func>
 8007b68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b6c:	6004      	str	r4, [r0, #0]
 8007b6e:	60c4      	str	r4, [r0, #12]
 8007b70:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007b74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b78:	b94c      	cbnz	r4, 8007b8e <__pow5mult+0x66>
 8007b7a:	f240 2171 	movw	r1, #625	; 0x271
 8007b7e:	4630      	mov	r0, r6
 8007b80:	f7ff ff12 	bl	80079a8 <__i2b>
 8007b84:	2300      	movs	r3, #0
 8007b86:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b8a:	4604      	mov	r4, r0
 8007b8c:	6003      	str	r3, [r0, #0]
 8007b8e:	f04f 0900 	mov.w	r9, #0
 8007b92:	07eb      	lsls	r3, r5, #31
 8007b94:	d50a      	bpl.n	8007bac <__pow5mult+0x84>
 8007b96:	4639      	mov	r1, r7
 8007b98:	4622      	mov	r2, r4
 8007b9a:	4630      	mov	r0, r6
 8007b9c:	f7ff ff1a 	bl	80079d4 <__multiply>
 8007ba0:	4639      	mov	r1, r7
 8007ba2:	4680      	mov	r8, r0
 8007ba4:	4630      	mov	r0, r6
 8007ba6:	f7ff fe47 	bl	8007838 <_Bfree>
 8007baa:	4647      	mov	r7, r8
 8007bac:	106d      	asrs	r5, r5, #1
 8007bae:	d00b      	beq.n	8007bc8 <__pow5mult+0xa0>
 8007bb0:	6820      	ldr	r0, [r4, #0]
 8007bb2:	b938      	cbnz	r0, 8007bc4 <__pow5mult+0x9c>
 8007bb4:	4622      	mov	r2, r4
 8007bb6:	4621      	mov	r1, r4
 8007bb8:	4630      	mov	r0, r6
 8007bba:	f7ff ff0b 	bl	80079d4 <__multiply>
 8007bbe:	6020      	str	r0, [r4, #0]
 8007bc0:	f8c0 9000 	str.w	r9, [r0]
 8007bc4:	4604      	mov	r4, r0
 8007bc6:	e7e4      	b.n	8007b92 <__pow5mult+0x6a>
 8007bc8:	4638      	mov	r0, r7
 8007bca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bce:	bf00      	nop
 8007bd0:	08008fd8 	.word	0x08008fd8
 8007bd4:	08008e09 	.word	0x08008e09
 8007bd8:	08008e8c 	.word	0x08008e8c

08007bdc <__lshift>:
 8007bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007be0:	460c      	mov	r4, r1
 8007be2:	6849      	ldr	r1, [r1, #4]
 8007be4:	6923      	ldr	r3, [r4, #16]
 8007be6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007bea:	68a3      	ldr	r3, [r4, #8]
 8007bec:	4607      	mov	r7, r0
 8007bee:	4691      	mov	r9, r2
 8007bf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007bf4:	f108 0601 	add.w	r6, r8, #1
 8007bf8:	42b3      	cmp	r3, r6
 8007bfa:	db0b      	blt.n	8007c14 <__lshift+0x38>
 8007bfc:	4638      	mov	r0, r7
 8007bfe:	f7ff fddb 	bl	80077b8 <_Balloc>
 8007c02:	4605      	mov	r5, r0
 8007c04:	b948      	cbnz	r0, 8007c1a <__lshift+0x3e>
 8007c06:	4602      	mov	r2, r0
 8007c08:	4b2a      	ldr	r3, [pc, #168]	; (8007cb4 <__lshift+0xd8>)
 8007c0a:	482b      	ldr	r0, [pc, #172]	; (8007cb8 <__lshift+0xdc>)
 8007c0c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007c10:	f000 fab2 	bl	8008178 <__assert_func>
 8007c14:	3101      	adds	r1, #1
 8007c16:	005b      	lsls	r3, r3, #1
 8007c18:	e7ee      	b.n	8007bf8 <__lshift+0x1c>
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	f100 0114 	add.w	r1, r0, #20
 8007c20:	f100 0210 	add.w	r2, r0, #16
 8007c24:	4618      	mov	r0, r3
 8007c26:	4553      	cmp	r3, sl
 8007c28:	db37      	blt.n	8007c9a <__lshift+0xbe>
 8007c2a:	6920      	ldr	r0, [r4, #16]
 8007c2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c30:	f104 0314 	add.w	r3, r4, #20
 8007c34:	f019 091f 	ands.w	r9, r9, #31
 8007c38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c3c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007c40:	d02f      	beq.n	8007ca2 <__lshift+0xc6>
 8007c42:	f1c9 0e20 	rsb	lr, r9, #32
 8007c46:	468a      	mov	sl, r1
 8007c48:	f04f 0c00 	mov.w	ip, #0
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	fa02 f209 	lsl.w	r2, r2, r9
 8007c52:	ea42 020c 	orr.w	r2, r2, ip
 8007c56:	f84a 2b04 	str.w	r2, [sl], #4
 8007c5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c5e:	4298      	cmp	r0, r3
 8007c60:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007c64:	d8f2      	bhi.n	8007c4c <__lshift+0x70>
 8007c66:	1b03      	subs	r3, r0, r4
 8007c68:	3b15      	subs	r3, #21
 8007c6a:	f023 0303 	bic.w	r3, r3, #3
 8007c6e:	3304      	adds	r3, #4
 8007c70:	f104 0215 	add.w	r2, r4, #21
 8007c74:	4290      	cmp	r0, r2
 8007c76:	bf38      	it	cc
 8007c78:	2304      	movcc	r3, #4
 8007c7a:	f841 c003 	str.w	ip, [r1, r3]
 8007c7e:	f1bc 0f00 	cmp.w	ip, #0
 8007c82:	d001      	beq.n	8007c88 <__lshift+0xac>
 8007c84:	f108 0602 	add.w	r6, r8, #2
 8007c88:	3e01      	subs	r6, #1
 8007c8a:	4638      	mov	r0, r7
 8007c8c:	612e      	str	r6, [r5, #16]
 8007c8e:	4621      	mov	r1, r4
 8007c90:	f7ff fdd2 	bl	8007838 <_Bfree>
 8007c94:	4628      	mov	r0, r5
 8007c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	e7c1      	b.n	8007c26 <__lshift+0x4a>
 8007ca2:	3904      	subs	r1, #4
 8007ca4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ca8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007cac:	4298      	cmp	r0, r3
 8007cae:	d8f9      	bhi.n	8007ca4 <__lshift+0xc8>
 8007cb0:	e7ea      	b.n	8007c88 <__lshift+0xac>
 8007cb2:	bf00      	nop
 8007cb4:	08008e7b 	.word	0x08008e7b
 8007cb8:	08008e8c 	.word	0x08008e8c

08007cbc <__mcmp>:
 8007cbc:	b530      	push	{r4, r5, lr}
 8007cbe:	6902      	ldr	r2, [r0, #16]
 8007cc0:	690c      	ldr	r4, [r1, #16]
 8007cc2:	1b12      	subs	r2, r2, r4
 8007cc4:	d10e      	bne.n	8007ce4 <__mcmp+0x28>
 8007cc6:	f100 0314 	add.w	r3, r0, #20
 8007cca:	3114      	adds	r1, #20
 8007ccc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007cd0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007cd4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007cd8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007cdc:	42a5      	cmp	r5, r4
 8007cde:	d003      	beq.n	8007ce8 <__mcmp+0x2c>
 8007ce0:	d305      	bcc.n	8007cee <__mcmp+0x32>
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	4610      	mov	r0, r2
 8007ce6:	bd30      	pop	{r4, r5, pc}
 8007ce8:	4283      	cmp	r3, r0
 8007cea:	d3f3      	bcc.n	8007cd4 <__mcmp+0x18>
 8007cec:	e7fa      	b.n	8007ce4 <__mcmp+0x28>
 8007cee:	f04f 32ff 	mov.w	r2, #4294967295
 8007cf2:	e7f7      	b.n	8007ce4 <__mcmp+0x28>

08007cf4 <__mdiff>:
 8007cf4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf8:	460c      	mov	r4, r1
 8007cfa:	4606      	mov	r6, r0
 8007cfc:	4611      	mov	r1, r2
 8007cfe:	4620      	mov	r0, r4
 8007d00:	4690      	mov	r8, r2
 8007d02:	f7ff ffdb 	bl	8007cbc <__mcmp>
 8007d06:	1e05      	subs	r5, r0, #0
 8007d08:	d110      	bne.n	8007d2c <__mdiff+0x38>
 8007d0a:	4629      	mov	r1, r5
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	f7ff fd53 	bl	80077b8 <_Balloc>
 8007d12:	b930      	cbnz	r0, 8007d22 <__mdiff+0x2e>
 8007d14:	4b3a      	ldr	r3, [pc, #232]	; (8007e00 <__mdiff+0x10c>)
 8007d16:	4602      	mov	r2, r0
 8007d18:	f240 2132 	movw	r1, #562	; 0x232
 8007d1c:	4839      	ldr	r0, [pc, #228]	; (8007e04 <__mdiff+0x110>)
 8007d1e:	f000 fa2b 	bl	8008178 <__assert_func>
 8007d22:	2301      	movs	r3, #1
 8007d24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d2c:	bfa4      	itt	ge
 8007d2e:	4643      	movge	r3, r8
 8007d30:	46a0      	movge	r8, r4
 8007d32:	4630      	mov	r0, r6
 8007d34:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007d38:	bfa6      	itte	ge
 8007d3a:	461c      	movge	r4, r3
 8007d3c:	2500      	movge	r5, #0
 8007d3e:	2501      	movlt	r5, #1
 8007d40:	f7ff fd3a 	bl	80077b8 <_Balloc>
 8007d44:	b920      	cbnz	r0, 8007d50 <__mdiff+0x5c>
 8007d46:	4b2e      	ldr	r3, [pc, #184]	; (8007e00 <__mdiff+0x10c>)
 8007d48:	4602      	mov	r2, r0
 8007d4a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007d4e:	e7e5      	b.n	8007d1c <__mdiff+0x28>
 8007d50:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007d54:	6926      	ldr	r6, [r4, #16]
 8007d56:	60c5      	str	r5, [r0, #12]
 8007d58:	f104 0914 	add.w	r9, r4, #20
 8007d5c:	f108 0514 	add.w	r5, r8, #20
 8007d60:	f100 0e14 	add.w	lr, r0, #20
 8007d64:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007d68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007d6c:	f108 0210 	add.w	r2, r8, #16
 8007d70:	46f2      	mov	sl, lr
 8007d72:	2100      	movs	r1, #0
 8007d74:	f859 3b04 	ldr.w	r3, [r9], #4
 8007d78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007d7c:	fa1f f883 	uxth.w	r8, r3
 8007d80:	fa11 f18b 	uxtah	r1, r1, fp
 8007d84:	0c1b      	lsrs	r3, r3, #16
 8007d86:	eba1 0808 	sub.w	r8, r1, r8
 8007d8a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d8e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007d92:	fa1f f888 	uxth.w	r8, r8
 8007d96:	1419      	asrs	r1, r3, #16
 8007d98:	454e      	cmp	r6, r9
 8007d9a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007d9e:	f84a 3b04 	str.w	r3, [sl], #4
 8007da2:	d8e7      	bhi.n	8007d74 <__mdiff+0x80>
 8007da4:	1b33      	subs	r3, r6, r4
 8007da6:	3b15      	subs	r3, #21
 8007da8:	f023 0303 	bic.w	r3, r3, #3
 8007dac:	3304      	adds	r3, #4
 8007dae:	3415      	adds	r4, #21
 8007db0:	42a6      	cmp	r6, r4
 8007db2:	bf38      	it	cc
 8007db4:	2304      	movcc	r3, #4
 8007db6:	441d      	add	r5, r3
 8007db8:	4473      	add	r3, lr
 8007dba:	469e      	mov	lr, r3
 8007dbc:	462e      	mov	r6, r5
 8007dbe:	4566      	cmp	r6, ip
 8007dc0:	d30e      	bcc.n	8007de0 <__mdiff+0xec>
 8007dc2:	f10c 0203 	add.w	r2, ip, #3
 8007dc6:	1b52      	subs	r2, r2, r5
 8007dc8:	f022 0203 	bic.w	r2, r2, #3
 8007dcc:	3d03      	subs	r5, #3
 8007dce:	45ac      	cmp	ip, r5
 8007dd0:	bf38      	it	cc
 8007dd2:	2200      	movcc	r2, #0
 8007dd4:	441a      	add	r2, r3
 8007dd6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007dda:	b17b      	cbz	r3, 8007dfc <__mdiff+0x108>
 8007ddc:	6107      	str	r7, [r0, #16]
 8007dde:	e7a3      	b.n	8007d28 <__mdiff+0x34>
 8007de0:	f856 8b04 	ldr.w	r8, [r6], #4
 8007de4:	fa11 f288 	uxtah	r2, r1, r8
 8007de8:	1414      	asrs	r4, r2, #16
 8007dea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007dee:	b292      	uxth	r2, r2
 8007df0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007df4:	f84e 2b04 	str.w	r2, [lr], #4
 8007df8:	1421      	asrs	r1, r4, #16
 8007dfa:	e7e0      	b.n	8007dbe <__mdiff+0xca>
 8007dfc:	3f01      	subs	r7, #1
 8007dfe:	e7ea      	b.n	8007dd6 <__mdiff+0xe2>
 8007e00:	08008e7b 	.word	0x08008e7b
 8007e04:	08008e8c 	.word	0x08008e8c

08007e08 <__d2b>:
 8007e08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e0c:	4689      	mov	r9, r1
 8007e0e:	2101      	movs	r1, #1
 8007e10:	ec57 6b10 	vmov	r6, r7, d0
 8007e14:	4690      	mov	r8, r2
 8007e16:	f7ff fccf 	bl	80077b8 <_Balloc>
 8007e1a:	4604      	mov	r4, r0
 8007e1c:	b930      	cbnz	r0, 8007e2c <__d2b+0x24>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	4b25      	ldr	r3, [pc, #148]	; (8007eb8 <__d2b+0xb0>)
 8007e22:	4826      	ldr	r0, [pc, #152]	; (8007ebc <__d2b+0xb4>)
 8007e24:	f240 310a 	movw	r1, #778	; 0x30a
 8007e28:	f000 f9a6 	bl	8008178 <__assert_func>
 8007e2c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007e30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e34:	bb35      	cbnz	r5, 8007e84 <__d2b+0x7c>
 8007e36:	2e00      	cmp	r6, #0
 8007e38:	9301      	str	r3, [sp, #4]
 8007e3a:	d028      	beq.n	8007e8e <__d2b+0x86>
 8007e3c:	4668      	mov	r0, sp
 8007e3e:	9600      	str	r6, [sp, #0]
 8007e40:	f7ff fd82 	bl	8007948 <__lo0bits>
 8007e44:	9900      	ldr	r1, [sp, #0]
 8007e46:	b300      	cbz	r0, 8007e8a <__d2b+0x82>
 8007e48:	9a01      	ldr	r2, [sp, #4]
 8007e4a:	f1c0 0320 	rsb	r3, r0, #32
 8007e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e52:	430b      	orrs	r3, r1
 8007e54:	40c2      	lsrs	r2, r0
 8007e56:	6163      	str	r3, [r4, #20]
 8007e58:	9201      	str	r2, [sp, #4]
 8007e5a:	9b01      	ldr	r3, [sp, #4]
 8007e5c:	61a3      	str	r3, [r4, #24]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	bf14      	ite	ne
 8007e62:	2202      	movne	r2, #2
 8007e64:	2201      	moveq	r2, #1
 8007e66:	6122      	str	r2, [r4, #16]
 8007e68:	b1d5      	cbz	r5, 8007ea0 <__d2b+0x98>
 8007e6a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007e6e:	4405      	add	r5, r0
 8007e70:	f8c9 5000 	str.w	r5, [r9]
 8007e74:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007e78:	f8c8 0000 	str.w	r0, [r8]
 8007e7c:	4620      	mov	r0, r4
 8007e7e:	b003      	add	sp, #12
 8007e80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e88:	e7d5      	b.n	8007e36 <__d2b+0x2e>
 8007e8a:	6161      	str	r1, [r4, #20]
 8007e8c:	e7e5      	b.n	8007e5a <__d2b+0x52>
 8007e8e:	a801      	add	r0, sp, #4
 8007e90:	f7ff fd5a 	bl	8007948 <__lo0bits>
 8007e94:	9b01      	ldr	r3, [sp, #4]
 8007e96:	6163      	str	r3, [r4, #20]
 8007e98:	2201      	movs	r2, #1
 8007e9a:	6122      	str	r2, [r4, #16]
 8007e9c:	3020      	adds	r0, #32
 8007e9e:	e7e3      	b.n	8007e68 <__d2b+0x60>
 8007ea0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ea4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007ea8:	f8c9 0000 	str.w	r0, [r9]
 8007eac:	6918      	ldr	r0, [r3, #16]
 8007eae:	f7ff fd2b 	bl	8007908 <__hi0bits>
 8007eb2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007eb6:	e7df      	b.n	8007e78 <__d2b+0x70>
 8007eb8:	08008e7b 	.word	0x08008e7b
 8007ebc:	08008e8c 	.word	0x08008e8c

08007ec0 <__ssputs_r>:
 8007ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ec4:	688e      	ldr	r6, [r1, #8]
 8007ec6:	429e      	cmp	r6, r3
 8007ec8:	4682      	mov	sl, r0
 8007eca:	460c      	mov	r4, r1
 8007ecc:	4690      	mov	r8, r2
 8007ece:	461f      	mov	r7, r3
 8007ed0:	d838      	bhi.n	8007f44 <__ssputs_r+0x84>
 8007ed2:	898a      	ldrh	r2, [r1, #12]
 8007ed4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007ed8:	d032      	beq.n	8007f40 <__ssputs_r+0x80>
 8007eda:	6825      	ldr	r5, [r4, #0]
 8007edc:	6909      	ldr	r1, [r1, #16]
 8007ede:	eba5 0901 	sub.w	r9, r5, r1
 8007ee2:	6965      	ldr	r5, [r4, #20]
 8007ee4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ee8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007eec:	3301      	adds	r3, #1
 8007eee:	444b      	add	r3, r9
 8007ef0:	106d      	asrs	r5, r5, #1
 8007ef2:	429d      	cmp	r5, r3
 8007ef4:	bf38      	it	cc
 8007ef6:	461d      	movcc	r5, r3
 8007ef8:	0553      	lsls	r3, r2, #21
 8007efa:	d531      	bpl.n	8007f60 <__ssputs_r+0xa0>
 8007efc:	4629      	mov	r1, r5
 8007efe:	f7fe f8ad 	bl	800605c <_malloc_r>
 8007f02:	4606      	mov	r6, r0
 8007f04:	b950      	cbnz	r0, 8007f1c <__ssputs_r+0x5c>
 8007f06:	230c      	movs	r3, #12
 8007f08:	f8ca 3000 	str.w	r3, [sl]
 8007f0c:	89a3      	ldrh	r3, [r4, #12]
 8007f0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f12:	81a3      	strh	r3, [r4, #12]
 8007f14:	f04f 30ff 	mov.w	r0, #4294967295
 8007f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f1c:	6921      	ldr	r1, [r4, #16]
 8007f1e:	464a      	mov	r2, r9
 8007f20:	f7ff fc30 	bl	8007784 <memcpy>
 8007f24:	89a3      	ldrh	r3, [r4, #12]
 8007f26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007f2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f2e:	81a3      	strh	r3, [r4, #12]
 8007f30:	6126      	str	r6, [r4, #16]
 8007f32:	6165      	str	r5, [r4, #20]
 8007f34:	444e      	add	r6, r9
 8007f36:	eba5 0509 	sub.w	r5, r5, r9
 8007f3a:	6026      	str	r6, [r4, #0]
 8007f3c:	60a5      	str	r5, [r4, #8]
 8007f3e:	463e      	mov	r6, r7
 8007f40:	42be      	cmp	r6, r7
 8007f42:	d900      	bls.n	8007f46 <__ssputs_r+0x86>
 8007f44:	463e      	mov	r6, r7
 8007f46:	6820      	ldr	r0, [r4, #0]
 8007f48:	4632      	mov	r2, r6
 8007f4a:	4641      	mov	r1, r8
 8007f4c:	f000 f959 	bl	8008202 <memmove>
 8007f50:	68a3      	ldr	r3, [r4, #8]
 8007f52:	1b9b      	subs	r3, r3, r6
 8007f54:	60a3      	str	r3, [r4, #8]
 8007f56:	6823      	ldr	r3, [r4, #0]
 8007f58:	4433      	add	r3, r6
 8007f5a:	6023      	str	r3, [r4, #0]
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	e7db      	b.n	8007f18 <__ssputs_r+0x58>
 8007f60:	462a      	mov	r2, r5
 8007f62:	f000 f968 	bl	8008236 <_realloc_r>
 8007f66:	4606      	mov	r6, r0
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	d1e1      	bne.n	8007f30 <__ssputs_r+0x70>
 8007f6c:	6921      	ldr	r1, [r4, #16]
 8007f6e:	4650      	mov	r0, sl
 8007f70:	f7fe f808 	bl	8005f84 <_free_r>
 8007f74:	e7c7      	b.n	8007f06 <__ssputs_r+0x46>
	...

08007f78 <_svfiprintf_r>:
 8007f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7c:	4698      	mov	r8, r3
 8007f7e:	898b      	ldrh	r3, [r1, #12]
 8007f80:	061b      	lsls	r3, r3, #24
 8007f82:	b09d      	sub	sp, #116	; 0x74
 8007f84:	4607      	mov	r7, r0
 8007f86:	460d      	mov	r5, r1
 8007f88:	4614      	mov	r4, r2
 8007f8a:	d50e      	bpl.n	8007faa <_svfiprintf_r+0x32>
 8007f8c:	690b      	ldr	r3, [r1, #16]
 8007f8e:	b963      	cbnz	r3, 8007faa <_svfiprintf_r+0x32>
 8007f90:	2140      	movs	r1, #64	; 0x40
 8007f92:	f7fe f863 	bl	800605c <_malloc_r>
 8007f96:	6028      	str	r0, [r5, #0]
 8007f98:	6128      	str	r0, [r5, #16]
 8007f9a:	b920      	cbnz	r0, 8007fa6 <_svfiprintf_r+0x2e>
 8007f9c:	230c      	movs	r3, #12
 8007f9e:	603b      	str	r3, [r7, #0]
 8007fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa4:	e0d1      	b.n	800814a <_svfiprintf_r+0x1d2>
 8007fa6:	2340      	movs	r3, #64	; 0x40
 8007fa8:	616b      	str	r3, [r5, #20]
 8007faa:	2300      	movs	r3, #0
 8007fac:	9309      	str	r3, [sp, #36]	; 0x24
 8007fae:	2320      	movs	r3, #32
 8007fb0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007fb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fb8:	2330      	movs	r3, #48	; 0x30
 8007fba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008164 <_svfiprintf_r+0x1ec>
 8007fbe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007fc2:	f04f 0901 	mov.w	r9, #1
 8007fc6:	4623      	mov	r3, r4
 8007fc8:	469a      	mov	sl, r3
 8007fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fce:	b10a      	cbz	r2, 8007fd4 <_svfiprintf_r+0x5c>
 8007fd0:	2a25      	cmp	r2, #37	; 0x25
 8007fd2:	d1f9      	bne.n	8007fc8 <_svfiprintf_r+0x50>
 8007fd4:	ebba 0b04 	subs.w	fp, sl, r4
 8007fd8:	d00b      	beq.n	8007ff2 <_svfiprintf_r+0x7a>
 8007fda:	465b      	mov	r3, fp
 8007fdc:	4622      	mov	r2, r4
 8007fde:	4629      	mov	r1, r5
 8007fe0:	4638      	mov	r0, r7
 8007fe2:	f7ff ff6d 	bl	8007ec0 <__ssputs_r>
 8007fe6:	3001      	adds	r0, #1
 8007fe8:	f000 80aa 	beq.w	8008140 <_svfiprintf_r+0x1c8>
 8007fec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fee:	445a      	add	r2, fp
 8007ff0:	9209      	str	r2, [sp, #36]	; 0x24
 8007ff2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	f000 80a2 	beq.w	8008140 <_svfiprintf_r+0x1c8>
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8008002:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008006:	f10a 0a01 	add.w	sl, sl, #1
 800800a:	9304      	str	r3, [sp, #16]
 800800c:	9307      	str	r3, [sp, #28]
 800800e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008012:	931a      	str	r3, [sp, #104]	; 0x68
 8008014:	4654      	mov	r4, sl
 8008016:	2205      	movs	r2, #5
 8008018:	f814 1b01 	ldrb.w	r1, [r4], #1
 800801c:	4851      	ldr	r0, [pc, #324]	; (8008164 <_svfiprintf_r+0x1ec>)
 800801e:	f7f8 f8e7 	bl	80001f0 <memchr>
 8008022:	9a04      	ldr	r2, [sp, #16]
 8008024:	b9d8      	cbnz	r0, 800805e <_svfiprintf_r+0xe6>
 8008026:	06d0      	lsls	r0, r2, #27
 8008028:	bf44      	itt	mi
 800802a:	2320      	movmi	r3, #32
 800802c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008030:	0711      	lsls	r1, r2, #28
 8008032:	bf44      	itt	mi
 8008034:	232b      	movmi	r3, #43	; 0x2b
 8008036:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800803a:	f89a 3000 	ldrb.w	r3, [sl]
 800803e:	2b2a      	cmp	r3, #42	; 0x2a
 8008040:	d015      	beq.n	800806e <_svfiprintf_r+0xf6>
 8008042:	9a07      	ldr	r2, [sp, #28]
 8008044:	4654      	mov	r4, sl
 8008046:	2000      	movs	r0, #0
 8008048:	f04f 0c0a 	mov.w	ip, #10
 800804c:	4621      	mov	r1, r4
 800804e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008052:	3b30      	subs	r3, #48	; 0x30
 8008054:	2b09      	cmp	r3, #9
 8008056:	d94e      	bls.n	80080f6 <_svfiprintf_r+0x17e>
 8008058:	b1b0      	cbz	r0, 8008088 <_svfiprintf_r+0x110>
 800805a:	9207      	str	r2, [sp, #28]
 800805c:	e014      	b.n	8008088 <_svfiprintf_r+0x110>
 800805e:	eba0 0308 	sub.w	r3, r0, r8
 8008062:	fa09 f303 	lsl.w	r3, r9, r3
 8008066:	4313      	orrs	r3, r2
 8008068:	9304      	str	r3, [sp, #16]
 800806a:	46a2      	mov	sl, r4
 800806c:	e7d2      	b.n	8008014 <_svfiprintf_r+0x9c>
 800806e:	9b03      	ldr	r3, [sp, #12]
 8008070:	1d19      	adds	r1, r3, #4
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	9103      	str	r1, [sp, #12]
 8008076:	2b00      	cmp	r3, #0
 8008078:	bfbb      	ittet	lt
 800807a:	425b      	neglt	r3, r3
 800807c:	f042 0202 	orrlt.w	r2, r2, #2
 8008080:	9307      	strge	r3, [sp, #28]
 8008082:	9307      	strlt	r3, [sp, #28]
 8008084:	bfb8      	it	lt
 8008086:	9204      	strlt	r2, [sp, #16]
 8008088:	7823      	ldrb	r3, [r4, #0]
 800808a:	2b2e      	cmp	r3, #46	; 0x2e
 800808c:	d10c      	bne.n	80080a8 <_svfiprintf_r+0x130>
 800808e:	7863      	ldrb	r3, [r4, #1]
 8008090:	2b2a      	cmp	r3, #42	; 0x2a
 8008092:	d135      	bne.n	8008100 <_svfiprintf_r+0x188>
 8008094:	9b03      	ldr	r3, [sp, #12]
 8008096:	1d1a      	adds	r2, r3, #4
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	9203      	str	r2, [sp, #12]
 800809c:	2b00      	cmp	r3, #0
 800809e:	bfb8      	it	lt
 80080a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80080a4:	3402      	adds	r4, #2
 80080a6:	9305      	str	r3, [sp, #20]
 80080a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008174 <_svfiprintf_r+0x1fc>
 80080ac:	7821      	ldrb	r1, [r4, #0]
 80080ae:	2203      	movs	r2, #3
 80080b0:	4650      	mov	r0, sl
 80080b2:	f7f8 f89d 	bl	80001f0 <memchr>
 80080b6:	b140      	cbz	r0, 80080ca <_svfiprintf_r+0x152>
 80080b8:	2340      	movs	r3, #64	; 0x40
 80080ba:	eba0 000a 	sub.w	r0, r0, sl
 80080be:	fa03 f000 	lsl.w	r0, r3, r0
 80080c2:	9b04      	ldr	r3, [sp, #16]
 80080c4:	4303      	orrs	r3, r0
 80080c6:	3401      	adds	r4, #1
 80080c8:	9304      	str	r3, [sp, #16]
 80080ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ce:	4826      	ldr	r0, [pc, #152]	; (8008168 <_svfiprintf_r+0x1f0>)
 80080d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080d4:	2206      	movs	r2, #6
 80080d6:	f7f8 f88b 	bl	80001f0 <memchr>
 80080da:	2800      	cmp	r0, #0
 80080dc:	d038      	beq.n	8008150 <_svfiprintf_r+0x1d8>
 80080de:	4b23      	ldr	r3, [pc, #140]	; (800816c <_svfiprintf_r+0x1f4>)
 80080e0:	bb1b      	cbnz	r3, 800812a <_svfiprintf_r+0x1b2>
 80080e2:	9b03      	ldr	r3, [sp, #12]
 80080e4:	3307      	adds	r3, #7
 80080e6:	f023 0307 	bic.w	r3, r3, #7
 80080ea:	3308      	adds	r3, #8
 80080ec:	9303      	str	r3, [sp, #12]
 80080ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080f0:	4433      	add	r3, r6
 80080f2:	9309      	str	r3, [sp, #36]	; 0x24
 80080f4:	e767      	b.n	8007fc6 <_svfiprintf_r+0x4e>
 80080f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80080fa:	460c      	mov	r4, r1
 80080fc:	2001      	movs	r0, #1
 80080fe:	e7a5      	b.n	800804c <_svfiprintf_r+0xd4>
 8008100:	2300      	movs	r3, #0
 8008102:	3401      	adds	r4, #1
 8008104:	9305      	str	r3, [sp, #20]
 8008106:	4619      	mov	r1, r3
 8008108:	f04f 0c0a 	mov.w	ip, #10
 800810c:	4620      	mov	r0, r4
 800810e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008112:	3a30      	subs	r2, #48	; 0x30
 8008114:	2a09      	cmp	r2, #9
 8008116:	d903      	bls.n	8008120 <_svfiprintf_r+0x1a8>
 8008118:	2b00      	cmp	r3, #0
 800811a:	d0c5      	beq.n	80080a8 <_svfiprintf_r+0x130>
 800811c:	9105      	str	r1, [sp, #20]
 800811e:	e7c3      	b.n	80080a8 <_svfiprintf_r+0x130>
 8008120:	fb0c 2101 	mla	r1, ip, r1, r2
 8008124:	4604      	mov	r4, r0
 8008126:	2301      	movs	r3, #1
 8008128:	e7f0      	b.n	800810c <_svfiprintf_r+0x194>
 800812a:	ab03      	add	r3, sp, #12
 800812c:	9300      	str	r3, [sp, #0]
 800812e:	462a      	mov	r2, r5
 8008130:	4b0f      	ldr	r3, [pc, #60]	; (8008170 <_svfiprintf_r+0x1f8>)
 8008132:	a904      	add	r1, sp, #16
 8008134:	4638      	mov	r0, r7
 8008136:	f7fe f8a5 	bl	8006284 <_printf_float>
 800813a:	1c42      	adds	r2, r0, #1
 800813c:	4606      	mov	r6, r0
 800813e:	d1d6      	bne.n	80080ee <_svfiprintf_r+0x176>
 8008140:	89ab      	ldrh	r3, [r5, #12]
 8008142:	065b      	lsls	r3, r3, #25
 8008144:	f53f af2c 	bmi.w	8007fa0 <_svfiprintf_r+0x28>
 8008148:	9809      	ldr	r0, [sp, #36]	; 0x24
 800814a:	b01d      	add	sp, #116	; 0x74
 800814c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008150:	ab03      	add	r3, sp, #12
 8008152:	9300      	str	r3, [sp, #0]
 8008154:	462a      	mov	r2, r5
 8008156:	4b06      	ldr	r3, [pc, #24]	; (8008170 <_svfiprintf_r+0x1f8>)
 8008158:	a904      	add	r1, sp, #16
 800815a:	4638      	mov	r0, r7
 800815c:	f7fe fb36 	bl	80067cc <_printf_i>
 8008160:	e7eb      	b.n	800813a <_svfiprintf_r+0x1c2>
 8008162:	bf00      	nop
 8008164:	08008fe4 	.word	0x08008fe4
 8008168:	08008fee 	.word	0x08008fee
 800816c:	08006285 	.word	0x08006285
 8008170:	08007ec1 	.word	0x08007ec1
 8008174:	08008fea 	.word	0x08008fea

08008178 <__assert_func>:
 8008178:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800817a:	4614      	mov	r4, r2
 800817c:	461a      	mov	r2, r3
 800817e:	4b09      	ldr	r3, [pc, #36]	; (80081a4 <__assert_func+0x2c>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4605      	mov	r5, r0
 8008184:	68d8      	ldr	r0, [r3, #12]
 8008186:	b14c      	cbz	r4, 800819c <__assert_func+0x24>
 8008188:	4b07      	ldr	r3, [pc, #28]	; (80081a8 <__assert_func+0x30>)
 800818a:	9100      	str	r1, [sp, #0]
 800818c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008190:	4906      	ldr	r1, [pc, #24]	; (80081ac <__assert_func+0x34>)
 8008192:	462b      	mov	r3, r5
 8008194:	f000 f80e 	bl	80081b4 <fiprintf>
 8008198:	f000 faa4 	bl	80086e4 <abort>
 800819c:	4b04      	ldr	r3, [pc, #16]	; (80081b0 <__assert_func+0x38>)
 800819e:	461c      	mov	r4, r3
 80081a0:	e7f3      	b.n	800818a <__assert_func+0x12>
 80081a2:	bf00      	nop
 80081a4:	2000000c 	.word	0x2000000c
 80081a8:	08008ff5 	.word	0x08008ff5
 80081ac:	08009002 	.word	0x08009002
 80081b0:	08009030 	.word	0x08009030

080081b4 <fiprintf>:
 80081b4:	b40e      	push	{r1, r2, r3}
 80081b6:	b503      	push	{r0, r1, lr}
 80081b8:	4601      	mov	r1, r0
 80081ba:	ab03      	add	r3, sp, #12
 80081bc:	4805      	ldr	r0, [pc, #20]	; (80081d4 <fiprintf+0x20>)
 80081be:	f853 2b04 	ldr.w	r2, [r3], #4
 80081c2:	6800      	ldr	r0, [r0, #0]
 80081c4:	9301      	str	r3, [sp, #4]
 80081c6:	f000 f88f 	bl	80082e8 <_vfiprintf_r>
 80081ca:	b002      	add	sp, #8
 80081cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80081d0:	b003      	add	sp, #12
 80081d2:	4770      	bx	lr
 80081d4:	2000000c 	.word	0x2000000c

080081d8 <__retarget_lock_init_recursive>:
 80081d8:	4770      	bx	lr

080081da <__retarget_lock_acquire_recursive>:
 80081da:	4770      	bx	lr

080081dc <__retarget_lock_release_recursive>:
 80081dc:	4770      	bx	lr

080081de <__ascii_mbtowc>:
 80081de:	b082      	sub	sp, #8
 80081e0:	b901      	cbnz	r1, 80081e4 <__ascii_mbtowc+0x6>
 80081e2:	a901      	add	r1, sp, #4
 80081e4:	b142      	cbz	r2, 80081f8 <__ascii_mbtowc+0x1a>
 80081e6:	b14b      	cbz	r3, 80081fc <__ascii_mbtowc+0x1e>
 80081e8:	7813      	ldrb	r3, [r2, #0]
 80081ea:	600b      	str	r3, [r1, #0]
 80081ec:	7812      	ldrb	r2, [r2, #0]
 80081ee:	1e10      	subs	r0, r2, #0
 80081f0:	bf18      	it	ne
 80081f2:	2001      	movne	r0, #1
 80081f4:	b002      	add	sp, #8
 80081f6:	4770      	bx	lr
 80081f8:	4610      	mov	r0, r2
 80081fa:	e7fb      	b.n	80081f4 <__ascii_mbtowc+0x16>
 80081fc:	f06f 0001 	mvn.w	r0, #1
 8008200:	e7f8      	b.n	80081f4 <__ascii_mbtowc+0x16>

08008202 <memmove>:
 8008202:	4288      	cmp	r0, r1
 8008204:	b510      	push	{r4, lr}
 8008206:	eb01 0402 	add.w	r4, r1, r2
 800820a:	d902      	bls.n	8008212 <memmove+0x10>
 800820c:	4284      	cmp	r4, r0
 800820e:	4623      	mov	r3, r4
 8008210:	d807      	bhi.n	8008222 <memmove+0x20>
 8008212:	1e43      	subs	r3, r0, #1
 8008214:	42a1      	cmp	r1, r4
 8008216:	d008      	beq.n	800822a <memmove+0x28>
 8008218:	f811 2b01 	ldrb.w	r2, [r1], #1
 800821c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008220:	e7f8      	b.n	8008214 <memmove+0x12>
 8008222:	4402      	add	r2, r0
 8008224:	4601      	mov	r1, r0
 8008226:	428a      	cmp	r2, r1
 8008228:	d100      	bne.n	800822c <memmove+0x2a>
 800822a:	bd10      	pop	{r4, pc}
 800822c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008230:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008234:	e7f7      	b.n	8008226 <memmove+0x24>

08008236 <_realloc_r>:
 8008236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800823a:	4680      	mov	r8, r0
 800823c:	4614      	mov	r4, r2
 800823e:	460e      	mov	r6, r1
 8008240:	b921      	cbnz	r1, 800824c <_realloc_r+0x16>
 8008242:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008246:	4611      	mov	r1, r2
 8008248:	f7fd bf08 	b.w	800605c <_malloc_r>
 800824c:	b92a      	cbnz	r2, 800825a <_realloc_r+0x24>
 800824e:	f7fd fe99 	bl	8005f84 <_free_r>
 8008252:	4625      	mov	r5, r4
 8008254:	4628      	mov	r0, r5
 8008256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800825a:	f000 fc67 	bl	8008b2c <_malloc_usable_size_r>
 800825e:	4284      	cmp	r4, r0
 8008260:	4607      	mov	r7, r0
 8008262:	d802      	bhi.n	800826a <_realloc_r+0x34>
 8008264:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008268:	d812      	bhi.n	8008290 <_realloc_r+0x5a>
 800826a:	4621      	mov	r1, r4
 800826c:	4640      	mov	r0, r8
 800826e:	f7fd fef5 	bl	800605c <_malloc_r>
 8008272:	4605      	mov	r5, r0
 8008274:	2800      	cmp	r0, #0
 8008276:	d0ed      	beq.n	8008254 <_realloc_r+0x1e>
 8008278:	42bc      	cmp	r4, r7
 800827a:	4622      	mov	r2, r4
 800827c:	4631      	mov	r1, r6
 800827e:	bf28      	it	cs
 8008280:	463a      	movcs	r2, r7
 8008282:	f7ff fa7f 	bl	8007784 <memcpy>
 8008286:	4631      	mov	r1, r6
 8008288:	4640      	mov	r0, r8
 800828a:	f7fd fe7b 	bl	8005f84 <_free_r>
 800828e:	e7e1      	b.n	8008254 <_realloc_r+0x1e>
 8008290:	4635      	mov	r5, r6
 8008292:	e7df      	b.n	8008254 <_realloc_r+0x1e>

08008294 <__sfputc_r>:
 8008294:	6893      	ldr	r3, [r2, #8]
 8008296:	3b01      	subs	r3, #1
 8008298:	2b00      	cmp	r3, #0
 800829a:	b410      	push	{r4}
 800829c:	6093      	str	r3, [r2, #8]
 800829e:	da08      	bge.n	80082b2 <__sfputc_r+0x1e>
 80082a0:	6994      	ldr	r4, [r2, #24]
 80082a2:	42a3      	cmp	r3, r4
 80082a4:	db01      	blt.n	80082aa <__sfputc_r+0x16>
 80082a6:	290a      	cmp	r1, #10
 80082a8:	d103      	bne.n	80082b2 <__sfputc_r+0x1e>
 80082aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082ae:	f000 b94b 	b.w	8008548 <__swbuf_r>
 80082b2:	6813      	ldr	r3, [r2, #0]
 80082b4:	1c58      	adds	r0, r3, #1
 80082b6:	6010      	str	r0, [r2, #0]
 80082b8:	7019      	strb	r1, [r3, #0]
 80082ba:	4608      	mov	r0, r1
 80082bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <__sfputs_r>:
 80082c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c4:	4606      	mov	r6, r0
 80082c6:	460f      	mov	r7, r1
 80082c8:	4614      	mov	r4, r2
 80082ca:	18d5      	adds	r5, r2, r3
 80082cc:	42ac      	cmp	r4, r5
 80082ce:	d101      	bne.n	80082d4 <__sfputs_r+0x12>
 80082d0:	2000      	movs	r0, #0
 80082d2:	e007      	b.n	80082e4 <__sfputs_r+0x22>
 80082d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d8:	463a      	mov	r2, r7
 80082da:	4630      	mov	r0, r6
 80082dc:	f7ff ffda 	bl	8008294 <__sfputc_r>
 80082e0:	1c43      	adds	r3, r0, #1
 80082e2:	d1f3      	bne.n	80082cc <__sfputs_r+0xa>
 80082e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080082e8 <_vfiprintf_r>:
 80082e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ec:	460d      	mov	r5, r1
 80082ee:	b09d      	sub	sp, #116	; 0x74
 80082f0:	4614      	mov	r4, r2
 80082f2:	4698      	mov	r8, r3
 80082f4:	4606      	mov	r6, r0
 80082f6:	b118      	cbz	r0, 8008300 <_vfiprintf_r+0x18>
 80082f8:	6983      	ldr	r3, [r0, #24]
 80082fa:	b90b      	cbnz	r3, 8008300 <_vfiprintf_r+0x18>
 80082fc:	f000 fb14 	bl	8008928 <__sinit>
 8008300:	4b89      	ldr	r3, [pc, #548]	; (8008528 <_vfiprintf_r+0x240>)
 8008302:	429d      	cmp	r5, r3
 8008304:	d11b      	bne.n	800833e <_vfiprintf_r+0x56>
 8008306:	6875      	ldr	r5, [r6, #4]
 8008308:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800830a:	07d9      	lsls	r1, r3, #31
 800830c:	d405      	bmi.n	800831a <_vfiprintf_r+0x32>
 800830e:	89ab      	ldrh	r3, [r5, #12]
 8008310:	059a      	lsls	r2, r3, #22
 8008312:	d402      	bmi.n	800831a <_vfiprintf_r+0x32>
 8008314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008316:	f7ff ff60 	bl	80081da <__retarget_lock_acquire_recursive>
 800831a:	89ab      	ldrh	r3, [r5, #12]
 800831c:	071b      	lsls	r3, r3, #28
 800831e:	d501      	bpl.n	8008324 <_vfiprintf_r+0x3c>
 8008320:	692b      	ldr	r3, [r5, #16]
 8008322:	b9eb      	cbnz	r3, 8008360 <_vfiprintf_r+0x78>
 8008324:	4629      	mov	r1, r5
 8008326:	4630      	mov	r0, r6
 8008328:	f000 f96e 	bl	8008608 <__swsetup_r>
 800832c:	b1c0      	cbz	r0, 8008360 <_vfiprintf_r+0x78>
 800832e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008330:	07dc      	lsls	r4, r3, #31
 8008332:	d50e      	bpl.n	8008352 <_vfiprintf_r+0x6a>
 8008334:	f04f 30ff 	mov.w	r0, #4294967295
 8008338:	b01d      	add	sp, #116	; 0x74
 800833a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800833e:	4b7b      	ldr	r3, [pc, #492]	; (800852c <_vfiprintf_r+0x244>)
 8008340:	429d      	cmp	r5, r3
 8008342:	d101      	bne.n	8008348 <_vfiprintf_r+0x60>
 8008344:	68b5      	ldr	r5, [r6, #8]
 8008346:	e7df      	b.n	8008308 <_vfiprintf_r+0x20>
 8008348:	4b79      	ldr	r3, [pc, #484]	; (8008530 <_vfiprintf_r+0x248>)
 800834a:	429d      	cmp	r5, r3
 800834c:	bf08      	it	eq
 800834e:	68f5      	ldreq	r5, [r6, #12]
 8008350:	e7da      	b.n	8008308 <_vfiprintf_r+0x20>
 8008352:	89ab      	ldrh	r3, [r5, #12]
 8008354:	0598      	lsls	r0, r3, #22
 8008356:	d4ed      	bmi.n	8008334 <_vfiprintf_r+0x4c>
 8008358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800835a:	f7ff ff3f 	bl	80081dc <__retarget_lock_release_recursive>
 800835e:	e7e9      	b.n	8008334 <_vfiprintf_r+0x4c>
 8008360:	2300      	movs	r3, #0
 8008362:	9309      	str	r3, [sp, #36]	; 0x24
 8008364:	2320      	movs	r3, #32
 8008366:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800836a:	f8cd 800c 	str.w	r8, [sp, #12]
 800836e:	2330      	movs	r3, #48	; 0x30
 8008370:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008534 <_vfiprintf_r+0x24c>
 8008374:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008378:	f04f 0901 	mov.w	r9, #1
 800837c:	4623      	mov	r3, r4
 800837e:	469a      	mov	sl, r3
 8008380:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008384:	b10a      	cbz	r2, 800838a <_vfiprintf_r+0xa2>
 8008386:	2a25      	cmp	r2, #37	; 0x25
 8008388:	d1f9      	bne.n	800837e <_vfiprintf_r+0x96>
 800838a:	ebba 0b04 	subs.w	fp, sl, r4
 800838e:	d00b      	beq.n	80083a8 <_vfiprintf_r+0xc0>
 8008390:	465b      	mov	r3, fp
 8008392:	4622      	mov	r2, r4
 8008394:	4629      	mov	r1, r5
 8008396:	4630      	mov	r0, r6
 8008398:	f7ff ff93 	bl	80082c2 <__sfputs_r>
 800839c:	3001      	adds	r0, #1
 800839e:	f000 80aa 	beq.w	80084f6 <_vfiprintf_r+0x20e>
 80083a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083a4:	445a      	add	r2, fp
 80083a6:	9209      	str	r2, [sp, #36]	; 0x24
 80083a8:	f89a 3000 	ldrb.w	r3, [sl]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	f000 80a2 	beq.w	80084f6 <_vfiprintf_r+0x20e>
 80083b2:	2300      	movs	r3, #0
 80083b4:	f04f 32ff 	mov.w	r2, #4294967295
 80083b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083bc:	f10a 0a01 	add.w	sl, sl, #1
 80083c0:	9304      	str	r3, [sp, #16]
 80083c2:	9307      	str	r3, [sp, #28]
 80083c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083c8:	931a      	str	r3, [sp, #104]	; 0x68
 80083ca:	4654      	mov	r4, sl
 80083cc:	2205      	movs	r2, #5
 80083ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083d2:	4858      	ldr	r0, [pc, #352]	; (8008534 <_vfiprintf_r+0x24c>)
 80083d4:	f7f7 ff0c 	bl	80001f0 <memchr>
 80083d8:	9a04      	ldr	r2, [sp, #16]
 80083da:	b9d8      	cbnz	r0, 8008414 <_vfiprintf_r+0x12c>
 80083dc:	06d1      	lsls	r1, r2, #27
 80083de:	bf44      	itt	mi
 80083e0:	2320      	movmi	r3, #32
 80083e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083e6:	0713      	lsls	r3, r2, #28
 80083e8:	bf44      	itt	mi
 80083ea:	232b      	movmi	r3, #43	; 0x2b
 80083ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083f0:	f89a 3000 	ldrb.w	r3, [sl]
 80083f4:	2b2a      	cmp	r3, #42	; 0x2a
 80083f6:	d015      	beq.n	8008424 <_vfiprintf_r+0x13c>
 80083f8:	9a07      	ldr	r2, [sp, #28]
 80083fa:	4654      	mov	r4, sl
 80083fc:	2000      	movs	r0, #0
 80083fe:	f04f 0c0a 	mov.w	ip, #10
 8008402:	4621      	mov	r1, r4
 8008404:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008408:	3b30      	subs	r3, #48	; 0x30
 800840a:	2b09      	cmp	r3, #9
 800840c:	d94e      	bls.n	80084ac <_vfiprintf_r+0x1c4>
 800840e:	b1b0      	cbz	r0, 800843e <_vfiprintf_r+0x156>
 8008410:	9207      	str	r2, [sp, #28]
 8008412:	e014      	b.n	800843e <_vfiprintf_r+0x156>
 8008414:	eba0 0308 	sub.w	r3, r0, r8
 8008418:	fa09 f303 	lsl.w	r3, r9, r3
 800841c:	4313      	orrs	r3, r2
 800841e:	9304      	str	r3, [sp, #16]
 8008420:	46a2      	mov	sl, r4
 8008422:	e7d2      	b.n	80083ca <_vfiprintf_r+0xe2>
 8008424:	9b03      	ldr	r3, [sp, #12]
 8008426:	1d19      	adds	r1, r3, #4
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	9103      	str	r1, [sp, #12]
 800842c:	2b00      	cmp	r3, #0
 800842e:	bfbb      	ittet	lt
 8008430:	425b      	neglt	r3, r3
 8008432:	f042 0202 	orrlt.w	r2, r2, #2
 8008436:	9307      	strge	r3, [sp, #28]
 8008438:	9307      	strlt	r3, [sp, #28]
 800843a:	bfb8      	it	lt
 800843c:	9204      	strlt	r2, [sp, #16]
 800843e:	7823      	ldrb	r3, [r4, #0]
 8008440:	2b2e      	cmp	r3, #46	; 0x2e
 8008442:	d10c      	bne.n	800845e <_vfiprintf_r+0x176>
 8008444:	7863      	ldrb	r3, [r4, #1]
 8008446:	2b2a      	cmp	r3, #42	; 0x2a
 8008448:	d135      	bne.n	80084b6 <_vfiprintf_r+0x1ce>
 800844a:	9b03      	ldr	r3, [sp, #12]
 800844c:	1d1a      	adds	r2, r3, #4
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	9203      	str	r2, [sp, #12]
 8008452:	2b00      	cmp	r3, #0
 8008454:	bfb8      	it	lt
 8008456:	f04f 33ff 	movlt.w	r3, #4294967295
 800845a:	3402      	adds	r4, #2
 800845c:	9305      	str	r3, [sp, #20]
 800845e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008544 <_vfiprintf_r+0x25c>
 8008462:	7821      	ldrb	r1, [r4, #0]
 8008464:	2203      	movs	r2, #3
 8008466:	4650      	mov	r0, sl
 8008468:	f7f7 fec2 	bl	80001f0 <memchr>
 800846c:	b140      	cbz	r0, 8008480 <_vfiprintf_r+0x198>
 800846e:	2340      	movs	r3, #64	; 0x40
 8008470:	eba0 000a 	sub.w	r0, r0, sl
 8008474:	fa03 f000 	lsl.w	r0, r3, r0
 8008478:	9b04      	ldr	r3, [sp, #16]
 800847a:	4303      	orrs	r3, r0
 800847c:	3401      	adds	r4, #1
 800847e:	9304      	str	r3, [sp, #16]
 8008480:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008484:	482c      	ldr	r0, [pc, #176]	; (8008538 <_vfiprintf_r+0x250>)
 8008486:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800848a:	2206      	movs	r2, #6
 800848c:	f7f7 feb0 	bl	80001f0 <memchr>
 8008490:	2800      	cmp	r0, #0
 8008492:	d03f      	beq.n	8008514 <_vfiprintf_r+0x22c>
 8008494:	4b29      	ldr	r3, [pc, #164]	; (800853c <_vfiprintf_r+0x254>)
 8008496:	bb1b      	cbnz	r3, 80084e0 <_vfiprintf_r+0x1f8>
 8008498:	9b03      	ldr	r3, [sp, #12]
 800849a:	3307      	adds	r3, #7
 800849c:	f023 0307 	bic.w	r3, r3, #7
 80084a0:	3308      	adds	r3, #8
 80084a2:	9303      	str	r3, [sp, #12]
 80084a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084a6:	443b      	add	r3, r7
 80084a8:	9309      	str	r3, [sp, #36]	; 0x24
 80084aa:	e767      	b.n	800837c <_vfiprintf_r+0x94>
 80084ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80084b0:	460c      	mov	r4, r1
 80084b2:	2001      	movs	r0, #1
 80084b4:	e7a5      	b.n	8008402 <_vfiprintf_r+0x11a>
 80084b6:	2300      	movs	r3, #0
 80084b8:	3401      	adds	r4, #1
 80084ba:	9305      	str	r3, [sp, #20]
 80084bc:	4619      	mov	r1, r3
 80084be:	f04f 0c0a 	mov.w	ip, #10
 80084c2:	4620      	mov	r0, r4
 80084c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084c8:	3a30      	subs	r2, #48	; 0x30
 80084ca:	2a09      	cmp	r2, #9
 80084cc:	d903      	bls.n	80084d6 <_vfiprintf_r+0x1ee>
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d0c5      	beq.n	800845e <_vfiprintf_r+0x176>
 80084d2:	9105      	str	r1, [sp, #20]
 80084d4:	e7c3      	b.n	800845e <_vfiprintf_r+0x176>
 80084d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80084da:	4604      	mov	r4, r0
 80084dc:	2301      	movs	r3, #1
 80084de:	e7f0      	b.n	80084c2 <_vfiprintf_r+0x1da>
 80084e0:	ab03      	add	r3, sp, #12
 80084e2:	9300      	str	r3, [sp, #0]
 80084e4:	462a      	mov	r2, r5
 80084e6:	4b16      	ldr	r3, [pc, #88]	; (8008540 <_vfiprintf_r+0x258>)
 80084e8:	a904      	add	r1, sp, #16
 80084ea:	4630      	mov	r0, r6
 80084ec:	f7fd feca 	bl	8006284 <_printf_float>
 80084f0:	4607      	mov	r7, r0
 80084f2:	1c78      	adds	r0, r7, #1
 80084f4:	d1d6      	bne.n	80084a4 <_vfiprintf_r+0x1bc>
 80084f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084f8:	07d9      	lsls	r1, r3, #31
 80084fa:	d405      	bmi.n	8008508 <_vfiprintf_r+0x220>
 80084fc:	89ab      	ldrh	r3, [r5, #12]
 80084fe:	059a      	lsls	r2, r3, #22
 8008500:	d402      	bmi.n	8008508 <_vfiprintf_r+0x220>
 8008502:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008504:	f7ff fe6a 	bl	80081dc <__retarget_lock_release_recursive>
 8008508:	89ab      	ldrh	r3, [r5, #12]
 800850a:	065b      	lsls	r3, r3, #25
 800850c:	f53f af12 	bmi.w	8008334 <_vfiprintf_r+0x4c>
 8008510:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008512:	e711      	b.n	8008338 <_vfiprintf_r+0x50>
 8008514:	ab03      	add	r3, sp, #12
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	462a      	mov	r2, r5
 800851a:	4b09      	ldr	r3, [pc, #36]	; (8008540 <_vfiprintf_r+0x258>)
 800851c:	a904      	add	r1, sp, #16
 800851e:	4630      	mov	r0, r6
 8008520:	f7fe f954 	bl	80067cc <_printf_i>
 8008524:	e7e4      	b.n	80084f0 <_vfiprintf_r+0x208>
 8008526:	bf00      	nop
 8008528:	0800915c 	.word	0x0800915c
 800852c:	0800917c 	.word	0x0800917c
 8008530:	0800913c 	.word	0x0800913c
 8008534:	08008fe4 	.word	0x08008fe4
 8008538:	08008fee 	.word	0x08008fee
 800853c:	08006285 	.word	0x08006285
 8008540:	080082c3 	.word	0x080082c3
 8008544:	08008fea 	.word	0x08008fea

08008548 <__swbuf_r>:
 8008548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800854a:	460e      	mov	r6, r1
 800854c:	4614      	mov	r4, r2
 800854e:	4605      	mov	r5, r0
 8008550:	b118      	cbz	r0, 800855a <__swbuf_r+0x12>
 8008552:	6983      	ldr	r3, [r0, #24]
 8008554:	b90b      	cbnz	r3, 800855a <__swbuf_r+0x12>
 8008556:	f000 f9e7 	bl	8008928 <__sinit>
 800855a:	4b21      	ldr	r3, [pc, #132]	; (80085e0 <__swbuf_r+0x98>)
 800855c:	429c      	cmp	r4, r3
 800855e:	d12b      	bne.n	80085b8 <__swbuf_r+0x70>
 8008560:	686c      	ldr	r4, [r5, #4]
 8008562:	69a3      	ldr	r3, [r4, #24]
 8008564:	60a3      	str	r3, [r4, #8]
 8008566:	89a3      	ldrh	r3, [r4, #12]
 8008568:	071a      	lsls	r2, r3, #28
 800856a:	d52f      	bpl.n	80085cc <__swbuf_r+0x84>
 800856c:	6923      	ldr	r3, [r4, #16]
 800856e:	b36b      	cbz	r3, 80085cc <__swbuf_r+0x84>
 8008570:	6923      	ldr	r3, [r4, #16]
 8008572:	6820      	ldr	r0, [r4, #0]
 8008574:	1ac0      	subs	r0, r0, r3
 8008576:	6963      	ldr	r3, [r4, #20]
 8008578:	b2f6      	uxtb	r6, r6
 800857a:	4283      	cmp	r3, r0
 800857c:	4637      	mov	r7, r6
 800857e:	dc04      	bgt.n	800858a <__swbuf_r+0x42>
 8008580:	4621      	mov	r1, r4
 8008582:	4628      	mov	r0, r5
 8008584:	f000 f93c 	bl	8008800 <_fflush_r>
 8008588:	bb30      	cbnz	r0, 80085d8 <__swbuf_r+0x90>
 800858a:	68a3      	ldr	r3, [r4, #8]
 800858c:	3b01      	subs	r3, #1
 800858e:	60a3      	str	r3, [r4, #8]
 8008590:	6823      	ldr	r3, [r4, #0]
 8008592:	1c5a      	adds	r2, r3, #1
 8008594:	6022      	str	r2, [r4, #0]
 8008596:	701e      	strb	r6, [r3, #0]
 8008598:	6963      	ldr	r3, [r4, #20]
 800859a:	3001      	adds	r0, #1
 800859c:	4283      	cmp	r3, r0
 800859e:	d004      	beq.n	80085aa <__swbuf_r+0x62>
 80085a0:	89a3      	ldrh	r3, [r4, #12]
 80085a2:	07db      	lsls	r3, r3, #31
 80085a4:	d506      	bpl.n	80085b4 <__swbuf_r+0x6c>
 80085a6:	2e0a      	cmp	r6, #10
 80085a8:	d104      	bne.n	80085b4 <__swbuf_r+0x6c>
 80085aa:	4621      	mov	r1, r4
 80085ac:	4628      	mov	r0, r5
 80085ae:	f000 f927 	bl	8008800 <_fflush_r>
 80085b2:	b988      	cbnz	r0, 80085d8 <__swbuf_r+0x90>
 80085b4:	4638      	mov	r0, r7
 80085b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085b8:	4b0a      	ldr	r3, [pc, #40]	; (80085e4 <__swbuf_r+0x9c>)
 80085ba:	429c      	cmp	r4, r3
 80085bc:	d101      	bne.n	80085c2 <__swbuf_r+0x7a>
 80085be:	68ac      	ldr	r4, [r5, #8]
 80085c0:	e7cf      	b.n	8008562 <__swbuf_r+0x1a>
 80085c2:	4b09      	ldr	r3, [pc, #36]	; (80085e8 <__swbuf_r+0xa0>)
 80085c4:	429c      	cmp	r4, r3
 80085c6:	bf08      	it	eq
 80085c8:	68ec      	ldreq	r4, [r5, #12]
 80085ca:	e7ca      	b.n	8008562 <__swbuf_r+0x1a>
 80085cc:	4621      	mov	r1, r4
 80085ce:	4628      	mov	r0, r5
 80085d0:	f000 f81a 	bl	8008608 <__swsetup_r>
 80085d4:	2800      	cmp	r0, #0
 80085d6:	d0cb      	beq.n	8008570 <__swbuf_r+0x28>
 80085d8:	f04f 37ff 	mov.w	r7, #4294967295
 80085dc:	e7ea      	b.n	80085b4 <__swbuf_r+0x6c>
 80085de:	bf00      	nop
 80085e0:	0800915c 	.word	0x0800915c
 80085e4:	0800917c 	.word	0x0800917c
 80085e8:	0800913c 	.word	0x0800913c

080085ec <__ascii_wctomb>:
 80085ec:	b149      	cbz	r1, 8008602 <__ascii_wctomb+0x16>
 80085ee:	2aff      	cmp	r2, #255	; 0xff
 80085f0:	bf85      	ittet	hi
 80085f2:	238a      	movhi	r3, #138	; 0x8a
 80085f4:	6003      	strhi	r3, [r0, #0]
 80085f6:	700a      	strbls	r2, [r1, #0]
 80085f8:	f04f 30ff 	movhi.w	r0, #4294967295
 80085fc:	bf98      	it	ls
 80085fe:	2001      	movls	r0, #1
 8008600:	4770      	bx	lr
 8008602:	4608      	mov	r0, r1
 8008604:	4770      	bx	lr
	...

08008608 <__swsetup_r>:
 8008608:	4b32      	ldr	r3, [pc, #200]	; (80086d4 <__swsetup_r+0xcc>)
 800860a:	b570      	push	{r4, r5, r6, lr}
 800860c:	681d      	ldr	r5, [r3, #0]
 800860e:	4606      	mov	r6, r0
 8008610:	460c      	mov	r4, r1
 8008612:	b125      	cbz	r5, 800861e <__swsetup_r+0x16>
 8008614:	69ab      	ldr	r3, [r5, #24]
 8008616:	b913      	cbnz	r3, 800861e <__swsetup_r+0x16>
 8008618:	4628      	mov	r0, r5
 800861a:	f000 f985 	bl	8008928 <__sinit>
 800861e:	4b2e      	ldr	r3, [pc, #184]	; (80086d8 <__swsetup_r+0xd0>)
 8008620:	429c      	cmp	r4, r3
 8008622:	d10f      	bne.n	8008644 <__swsetup_r+0x3c>
 8008624:	686c      	ldr	r4, [r5, #4]
 8008626:	89a3      	ldrh	r3, [r4, #12]
 8008628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800862c:	0719      	lsls	r1, r3, #28
 800862e:	d42c      	bmi.n	800868a <__swsetup_r+0x82>
 8008630:	06dd      	lsls	r5, r3, #27
 8008632:	d411      	bmi.n	8008658 <__swsetup_r+0x50>
 8008634:	2309      	movs	r3, #9
 8008636:	6033      	str	r3, [r6, #0]
 8008638:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800863c:	81a3      	strh	r3, [r4, #12]
 800863e:	f04f 30ff 	mov.w	r0, #4294967295
 8008642:	e03e      	b.n	80086c2 <__swsetup_r+0xba>
 8008644:	4b25      	ldr	r3, [pc, #148]	; (80086dc <__swsetup_r+0xd4>)
 8008646:	429c      	cmp	r4, r3
 8008648:	d101      	bne.n	800864e <__swsetup_r+0x46>
 800864a:	68ac      	ldr	r4, [r5, #8]
 800864c:	e7eb      	b.n	8008626 <__swsetup_r+0x1e>
 800864e:	4b24      	ldr	r3, [pc, #144]	; (80086e0 <__swsetup_r+0xd8>)
 8008650:	429c      	cmp	r4, r3
 8008652:	bf08      	it	eq
 8008654:	68ec      	ldreq	r4, [r5, #12]
 8008656:	e7e6      	b.n	8008626 <__swsetup_r+0x1e>
 8008658:	0758      	lsls	r0, r3, #29
 800865a:	d512      	bpl.n	8008682 <__swsetup_r+0x7a>
 800865c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800865e:	b141      	cbz	r1, 8008672 <__swsetup_r+0x6a>
 8008660:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008664:	4299      	cmp	r1, r3
 8008666:	d002      	beq.n	800866e <__swsetup_r+0x66>
 8008668:	4630      	mov	r0, r6
 800866a:	f7fd fc8b 	bl	8005f84 <_free_r>
 800866e:	2300      	movs	r3, #0
 8008670:	6363      	str	r3, [r4, #52]	; 0x34
 8008672:	89a3      	ldrh	r3, [r4, #12]
 8008674:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008678:	81a3      	strh	r3, [r4, #12]
 800867a:	2300      	movs	r3, #0
 800867c:	6063      	str	r3, [r4, #4]
 800867e:	6923      	ldr	r3, [r4, #16]
 8008680:	6023      	str	r3, [r4, #0]
 8008682:	89a3      	ldrh	r3, [r4, #12]
 8008684:	f043 0308 	orr.w	r3, r3, #8
 8008688:	81a3      	strh	r3, [r4, #12]
 800868a:	6923      	ldr	r3, [r4, #16]
 800868c:	b94b      	cbnz	r3, 80086a2 <__swsetup_r+0x9a>
 800868e:	89a3      	ldrh	r3, [r4, #12]
 8008690:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008694:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008698:	d003      	beq.n	80086a2 <__swsetup_r+0x9a>
 800869a:	4621      	mov	r1, r4
 800869c:	4630      	mov	r0, r6
 800869e:	f000 fa05 	bl	8008aac <__smakebuf_r>
 80086a2:	89a0      	ldrh	r0, [r4, #12]
 80086a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086a8:	f010 0301 	ands.w	r3, r0, #1
 80086ac:	d00a      	beq.n	80086c4 <__swsetup_r+0xbc>
 80086ae:	2300      	movs	r3, #0
 80086b0:	60a3      	str	r3, [r4, #8]
 80086b2:	6963      	ldr	r3, [r4, #20]
 80086b4:	425b      	negs	r3, r3
 80086b6:	61a3      	str	r3, [r4, #24]
 80086b8:	6923      	ldr	r3, [r4, #16]
 80086ba:	b943      	cbnz	r3, 80086ce <__swsetup_r+0xc6>
 80086bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80086c0:	d1ba      	bne.n	8008638 <__swsetup_r+0x30>
 80086c2:	bd70      	pop	{r4, r5, r6, pc}
 80086c4:	0781      	lsls	r1, r0, #30
 80086c6:	bf58      	it	pl
 80086c8:	6963      	ldrpl	r3, [r4, #20]
 80086ca:	60a3      	str	r3, [r4, #8]
 80086cc:	e7f4      	b.n	80086b8 <__swsetup_r+0xb0>
 80086ce:	2000      	movs	r0, #0
 80086d0:	e7f7      	b.n	80086c2 <__swsetup_r+0xba>
 80086d2:	bf00      	nop
 80086d4:	2000000c 	.word	0x2000000c
 80086d8:	0800915c 	.word	0x0800915c
 80086dc:	0800917c 	.word	0x0800917c
 80086e0:	0800913c 	.word	0x0800913c

080086e4 <abort>:
 80086e4:	b508      	push	{r3, lr}
 80086e6:	2006      	movs	r0, #6
 80086e8:	f000 fa50 	bl	8008b8c <raise>
 80086ec:	2001      	movs	r0, #1
 80086ee:	f7f9 fbaf 	bl	8001e50 <_exit>
	...

080086f4 <__sflush_r>:
 80086f4:	898a      	ldrh	r2, [r1, #12]
 80086f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086fa:	4605      	mov	r5, r0
 80086fc:	0710      	lsls	r0, r2, #28
 80086fe:	460c      	mov	r4, r1
 8008700:	d458      	bmi.n	80087b4 <__sflush_r+0xc0>
 8008702:	684b      	ldr	r3, [r1, #4]
 8008704:	2b00      	cmp	r3, #0
 8008706:	dc05      	bgt.n	8008714 <__sflush_r+0x20>
 8008708:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800870a:	2b00      	cmp	r3, #0
 800870c:	dc02      	bgt.n	8008714 <__sflush_r+0x20>
 800870e:	2000      	movs	r0, #0
 8008710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008714:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008716:	2e00      	cmp	r6, #0
 8008718:	d0f9      	beq.n	800870e <__sflush_r+0x1a>
 800871a:	2300      	movs	r3, #0
 800871c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008720:	682f      	ldr	r7, [r5, #0]
 8008722:	602b      	str	r3, [r5, #0]
 8008724:	d032      	beq.n	800878c <__sflush_r+0x98>
 8008726:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008728:	89a3      	ldrh	r3, [r4, #12]
 800872a:	075a      	lsls	r2, r3, #29
 800872c:	d505      	bpl.n	800873a <__sflush_r+0x46>
 800872e:	6863      	ldr	r3, [r4, #4]
 8008730:	1ac0      	subs	r0, r0, r3
 8008732:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008734:	b10b      	cbz	r3, 800873a <__sflush_r+0x46>
 8008736:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008738:	1ac0      	subs	r0, r0, r3
 800873a:	2300      	movs	r3, #0
 800873c:	4602      	mov	r2, r0
 800873e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008740:	6a21      	ldr	r1, [r4, #32]
 8008742:	4628      	mov	r0, r5
 8008744:	47b0      	blx	r6
 8008746:	1c43      	adds	r3, r0, #1
 8008748:	89a3      	ldrh	r3, [r4, #12]
 800874a:	d106      	bne.n	800875a <__sflush_r+0x66>
 800874c:	6829      	ldr	r1, [r5, #0]
 800874e:	291d      	cmp	r1, #29
 8008750:	d82c      	bhi.n	80087ac <__sflush_r+0xb8>
 8008752:	4a2a      	ldr	r2, [pc, #168]	; (80087fc <__sflush_r+0x108>)
 8008754:	40ca      	lsrs	r2, r1
 8008756:	07d6      	lsls	r6, r2, #31
 8008758:	d528      	bpl.n	80087ac <__sflush_r+0xb8>
 800875a:	2200      	movs	r2, #0
 800875c:	6062      	str	r2, [r4, #4]
 800875e:	04d9      	lsls	r1, r3, #19
 8008760:	6922      	ldr	r2, [r4, #16]
 8008762:	6022      	str	r2, [r4, #0]
 8008764:	d504      	bpl.n	8008770 <__sflush_r+0x7c>
 8008766:	1c42      	adds	r2, r0, #1
 8008768:	d101      	bne.n	800876e <__sflush_r+0x7a>
 800876a:	682b      	ldr	r3, [r5, #0]
 800876c:	b903      	cbnz	r3, 8008770 <__sflush_r+0x7c>
 800876e:	6560      	str	r0, [r4, #84]	; 0x54
 8008770:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008772:	602f      	str	r7, [r5, #0]
 8008774:	2900      	cmp	r1, #0
 8008776:	d0ca      	beq.n	800870e <__sflush_r+0x1a>
 8008778:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800877c:	4299      	cmp	r1, r3
 800877e:	d002      	beq.n	8008786 <__sflush_r+0x92>
 8008780:	4628      	mov	r0, r5
 8008782:	f7fd fbff 	bl	8005f84 <_free_r>
 8008786:	2000      	movs	r0, #0
 8008788:	6360      	str	r0, [r4, #52]	; 0x34
 800878a:	e7c1      	b.n	8008710 <__sflush_r+0x1c>
 800878c:	6a21      	ldr	r1, [r4, #32]
 800878e:	2301      	movs	r3, #1
 8008790:	4628      	mov	r0, r5
 8008792:	47b0      	blx	r6
 8008794:	1c41      	adds	r1, r0, #1
 8008796:	d1c7      	bne.n	8008728 <__sflush_r+0x34>
 8008798:	682b      	ldr	r3, [r5, #0]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d0c4      	beq.n	8008728 <__sflush_r+0x34>
 800879e:	2b1d      	cmp	r3, #29
 80087a0:	d001      	beq.n	80087a6 <__sflush_r+0xb2>
 80087a2:	2b16      	cmp	r3, #22
 80087a4:	d101      	bne.n	80087aa <__sflush_r+0xb6>
 80087a6:	602f      	str	r7, [r5, #0]
 80087a8:	e7b1      	b.n	800870e <__sflush_r+0x1a>
 80087aa:	89a3      	ldrh	r3, [r4, #12]
 80087ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087b0:	81a3      	strh	r3, [r4, #12]
 80087b2:	e7ad      	b.n	8008710 <__sflush_r+0x1c>
 80087b4:	690f      	ldr	r7, [r1, #16]
 80087b6:	2f00      	cmp	r7, #0
 80087b8:	d0a9      	beq.n	800870e <__sflush_r+0x1a>
 80087ba:	0793      	lsls	r3, r2, #30
 80087bc:	680e      	ldr	r6, [r1, #0]
 80087be:	bf08      	it	eq
 80087c0:	694b      	ldreq	r3, [r1, #20]
 80087c2:	600f      	str	r7, [r1, #0]
 80087c4:	bf18      	it	ne
 80087c6:	2300      	movne	r3, #0
 80087c8:	eba6 0807 	sub.w	r8, r6, r7
 80087cc:	608b      	str	r3, [r1, #8]
 80087ce:	f1b8 0f00 	cmp.w	r8, #0
 80087d2:	dd9c      	ble.n	800870e <__sflush_r+0x1a>
 80087d4:	6a21      	ldr	r1, [r4, #32]
 80087d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80087d8:	4643      	mov	r3, r8
 80087da:	463a      	mov	r2, r7
 80087dc:	4628      	mov	r0, r5
 80087de:	47b0      	blx	r6
 80087e0:	2800      	cmp	r0, #0
 80087e2:	dc06      	bgt.n	80087f2 <__sflush_r+0xfe>
 80087e4:	89a3      	ldrh	r3, [r4, #12]
 80087e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087ea:	81a3      	strh	r3, [r4, #12]
 80087ec:	f04f 30ff 	mov.w	r0, #4294967295
 80087f0:	e78e      	b.n	8008710 <__sflush_r+0x1c>
 80087f2:	4407      	add	r7, r0
 80087f4:	eba8 0800 	sub.w	r8, r8, r0
 80087f8:	e7e9      	b.n	80087ce <__sflush_r+0xda>
 80087fa:	bf00      	nop
 80087fc:	20400001 	.word	0x20400001

08008800 <_fflush_r>:
 8008800:	b538      	push	{r3, r4, r5, lr}
 8008802:	690b      	ldr	r3, [r1, #16]
 8008804:	4605      	mov	r5, r0
 8008806:	460c      	mov	r4, r1
 8008808:	b913      	cbnz	r3, 8008810 <_fflush_r+0x10>
 800880a:	2500      	movs	r5, #0
 800880c:	4628      	mov	r0, r5
 800880e:	bd38      	pop	{r3, r4, r5, pc}
 8008810:	b118      	cbz	r0, 800881a <_fflush_r+0x1a>
 8008812:	6983      	ldr	r3, [r0, #24]
 8008814:	b90b      	cbnz	r3, 800881a <_fflush_r+0x1a>
 8008816:	f000 f887 	bl	8008928 <__sinit>
 800881a:	4b14      	ldr	r3, [pc, #80]	; (800886c <_fflush_r+0x6c>)
 800881c:	429c      	cmp	r4, r3
 800881e:	d11b      	bne.n	8008858 <_fflush_r+0x58>
 8008820:	686c      	ldr	r4, [r5, #4]
 8008822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d0ef      	beq.n	800880a <_fflush_r+0xa>
 800882a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800882c:	07d0      	lsls	r0, r2, #31
 800882e:	d404      	bmi.n	800883a <_fflush_r+0x3a>
 8008830:	0599      	lsls	r1, r3, #22
 8008832:	d402      	bmi.n	800883a <_fflush_r+0x3a>
 8008834:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008836:	f7ff fcd0 	bl	80081da <__retarget_lock_acquire_recursive>
 800883a:	4628      	mov	r0, r5
 800883c:	4621      	mov	r1, r4
 800883e:	f7ff ff59 	bl	80086f4 <__sflush_r>
 8008842:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008844:	07da      	lsls	r2, r3, #31
 8008846:	4605      	mov	r5, r0
 8008848:	d4e0      	bmi.n	800880c <_fflush_r+0xc>
 800884a:	89a3      	ldrh	r3, [r4, #12]
 800884c:	059b      	lsls	r3, r3, #22
 800884e:	d4dd      	bmi.n	800880c <_fflush_r+0xc>
 8008850:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008852:	f7ff fcc3 	bl	80081dc <__retarget_lock_release_recursive>
 8008856:	e7d9      	b.n	800880c <_fflush_r+0xc>
 8008858:	4b05      	ldr	r3, [pc, #20]	; (8008870 <_fflush_r+0x70>)
 800885a:	429c      	cmp	r4, r3
 800885c:	d101      	bne.n	8008862 <_fflush_r+0x62>
 800885e:	68ac      	ldr	r4, [r5, #8]
 8008860:	e7df      	b.n	8008822 <_fflush_r+0x22>
 8008862:	4b04      	ldr	r3, [pc, #16]	; (8008874 <_fflush_r+0x74>)
 8008864:	429c      	cmp	r4, r3
 8008866:	bf08      	it	eq
 8008868:	68ec      	ldreq	r4, [r5, #12]
 800886a:	e7da      	b.n	8008822 <_fflush_r+0x22>
 800886c:	0800915c 	.word	0x0800915c
 8008870:	0800917c 	.word	0x0800917c
 8008874:	0800913c 	.word	0x0800913c

08008878 <std>:
 8008878:	2300      	movs	r3, #0
 800887a:	b510      	push	{r4, lr}
 800887c:	4604      	mov	r4, r0
 800887e:	e9c0 3300 	strd	r3, r3, [r0]
 8008882:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008886:	6083      	str	r3, [r0, #8]
 8008888:	8181      	strh	r1, [r0, #12]
 800888a:	6643      	str	r3, [r0, #100]	; 0x64
 800888c:	81c2      	strh	r2, [r0, #14]
 800888e:	6183      	str	r3, [r0, #24]
 8008890:	4619      	mov	r1, r3
 8008892:	2208      	movs	r2, #8
 8008894:	305c      	adds	r0, #92	; 0x5c
 8008896:	f7fd fb57 	bl	8005f48 <memset>
 800889a:	4b05      	ldr	r3, [pc, #20]	; (80088b0 <std+0x38>)
 800889c:	6263      	str	r3, [r4, #36]	; 0x24
 800889e:	4b05      	ldr	r3, [pc, #20]	; (80088b4 <std+0x3c>)
 80088a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80088a2:	4b05      	ldr	r3, [pc, #20]	; (80088b8 <std+0x40>)
 80088a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80088a6:	4b05      	ldr	r3, [pc, #20]	; (80088bc <std+0x44>)
 80088a8:	6224      	str	r4, [r4, #32]
 80088aa:	6323      	str	r3, [r4, #48]	; 0x30
 80088ac:	bd10      	pop	{r4, pc}
 80088ae:	bf00      	nop
 80088b0:	08008bc5 	.word	0x08008bc5
 80088b4:	08008be7 	.word	0x08008be7
 80088b8:	08008c1f 	.word	0x08008c1f
 80088bc:	08008c43 	.word	0x08008c43

080088c0 <_cleanup_r>:
 80088c0:	4901      	ldr	r1, [pc, #4]	; (80088c8 <_cleanup_r+0x8>)
 80088c2:	f000 b8af 	b.w	8008a24 <_fwalk_reent>
 80088c6:	bf00      	nop
 80088c8:	08008801 	.word	0x08008801

080088cc <__sfmoreglue>:
 80088cc:	b570      	push	{r4, r5, r6, lr}
 80088ce:	2268      	movs	r2, #104	; 0x68
 80088d0:	1e4d      	subs	r5, r1, #1
 80088d2:	4355      	muls	r5, r2
 80088d4:	460e      	mov	r6, r1
 80088d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80088da:	f7fd fbbf 	bl	800605c <_malloc_r>
 80088de:	4604      	mov	r4, r0
 80088e0:	b140      	cbz	r0, 80088f4 <__sfmoreglue+0x28>
 80088e2:	2100      	movs	r1, #0
 80088e4:	e9c0 1600 	strd	r1, r6, [r0]
 80088e8:	300c      	adds	r0, #12
 80088ea:	60a0      	str	r0, [r4, #8]
 80088ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80088f0:	f7fd fb2a 	bl	8005f48 <memset>
 80088f4:	4620      	mov	r0, r4
 80088f6:	bd70      	pop	{r4, r5, r6, pc}

080088f8 <__sfp_lock_acquire>:
 80088f8:	4801      	ldr	r0, [pc, #4]	; (8008900 <__sfp_lock_acquire+0x8>)
 80088fa:	f7ff bc6e 	b.w	80081da <__retarget_lock_acquire_recursive>
 80088fe:	bf00      	nop
 8008900:	20000401 	.word	0x20000401

08008904 <__sfp_lock_release>:
 8008904:	4801      	ldr	r0, [pc, #4]	; (800890c <__sfp_lock_release+0x8>)
 8008906:	f7ff bc69 	b.w	80081dc <__retarget_lock_release_recursive>
 800890a:	bf00      	nop
 800890c:	20000401 	.word	0x20000401

08008910 <__sinit_lock_acquire>:
 8008910:	4801      	ldr	r0, [pc, #4]	; (8008918 <__sinit_lock_acquire+0x8>)
 8008912:	f7ff bc62 	b.w	80081da <__retarget_lock_acquire_recursive>
 8008916:	bf00      	nop
 8008918:	20000402 	.word	0x20000402

0800891c <__sinit_lock_release>:
 800891c:	4801      	ldr	r0, [pc, #4]	; (8008924 <__sinit_lock_release+0x8>)
 800891e:	f7ff bc5d 	b.w	80081dc <__retarget_lock_release_recursive>
 8008922:	bf00      	nop
 8008924:	20000402 	.word	0x20000402

08008928 <__sinit>:
 8008928:	b510      	push	{r4, lr}
 800892a:	4604      	mov	r4, r0
 800892c:	f7ff fff0 	bl	8008910 <__sinit_lock_acquire>
 8008930:	69a3      	ldr	r3, [r4, #24]
 8008932:	b11b      	cbz	r3, 800893c <__sinit+0x14>
 8008934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008938:	f7ff bff0 	b.w	800891c <__sinit_lock_release>
 800893c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008940:	6523      	str	r3, [r4, #80]	; 0x50
 8008942:	4b13      	ldr	r3, [pc, #76]	; (8008990 <__sinit+0x68>)
 8008944:	4a13      	ldr	r2, [pc, #76]	; (8008994 <__sinit+0x6c>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	62a2      	str	r2, [r4, #40]	; 0x28
 800894a:	42a3      	cmp	r3, r4
 800894c:	bf04      	itt	eq
 800894e:	2301      	moveq	r3, #1
 8008950:	61a3      	streq	r3, [r4, #24]
 8008952:	4620      	mov	r0, r4
 8008954:	f000 f820 	bl	8008998 <__sfp>
 8008958:	6060      	str	r0, [r4, #4]
 800895a:	4620      	mov	r0, r4
 800895c:	f000 f81c 	bl	8008998 <__sfp>
 8008960:	60a0      	str	r0, [r4, #8]
 8008962:	4620      	mov	r0, r4
 8008964:	f000 f818 	bl	8008998 <__sfp>
 8008968:	2200      	movs	r2, #0
 800896a:	60e0      	str	r0, [r4, #12]
 800896c:	2104      	movs	r1, #4
 800896e:	6860      	ldr	r0, [r4, #4]
 8008970:	f7ff ff82 	bl	8008878 <std>
 8008974:	68a0      	ldr	r0, [r4, #8]
 8008976:	2201      	movs	r2, #1
 8008978:	2109      	movs	r1, #9
 800897a:	f7ff ff7d 	bl	8008878 <std>
 800897e:	68e0      	ldr	r0, [r4, #12]
 8008980:	2202      	movs	r2, #2
 8008982:	2112      	movs	r1, #18
 8008984:	f7ff ff78 	bl	8008878 <std>
 8008988:	2301      	movs	r3, #1
 800898a:	61a3      	str	r3, [r4, #24]
 800898c:	e7d2      	b.n	8008934 <__sinit+0xc>
 800898e:	bf00      	nop
 8008990:	08008dc4 	.word	0x08008dc4
 8008994:	080088c1 	.word	0x080088c1

08008998 <__sfp>:
 8008998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800899a:	4607      	mov	r7, r0
 800899c:	f7ff ffac 	bl	80088f8 <__sfp_lock_acquire>
 80089a0:	4b1e      	ldr	r3, [pc, #120]	; (8008a1c <__sfp+0x84>)
 80089a2:	681e      	ldr	r6, [r3, #0]
 80089a4:	69b3      	ldr	r3, [r6, #24]
 80089a6:	b913      	cbnz	r3, 80089ae <__sfp+0x16>
 80089a8:	4630      	mov	r0, r6
 80089aa:	f7ff ffbd 	bl	8008928 <__sinit>
 80089ae:	3648      	adds	r6, #72	; 0x48
 80089b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80089b4:	3b01      	subs	r3, #1
 80089b6:	d503      	bpl.n	80089c0 <__sfp+0x28>
 80089b8:	6833      	ldr	r3, [r6, #0]
 80089ba:	b30b      	cbz	r3, 8008a00 <__sfp+0x68>
 80089bc:	6836      	ldr	r6, [r6, #0]
 80089be:	e7f7      	b.n	80089b0 <__sfp+0x18>
 80089c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80089c4:	b9d5      	cbnz	r5, 80089fc <__sfp+0x64>
 80089c6:	4b16      	ldr	r3, [pc, #88]	; (8008a20 <__sfp+0x88>)
 80089c8:	60e3      	str	r3, [r4, #12]
 80089ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80089ce:	6665      	str	r5, [r4, #100]	; 0x64
 80089d0:	f7ff fc02 	bl	80081d8 <__retarget_lock_init_recursive>
 80089d4:	f7ff ff96 	bl	8008904 <__sfp_lock_release>
 80089d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80089dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80089e0:	6025      	str	r5, [r4, #0]
 80089e2:	61a5      	str	r5, [r4, #24]
 80089e4:	2208      	movs	r2, #8
 80089e6:	4629      	mov	r1, r5
 80089e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80089ec:	f7fd faac 	bl	8005f48 <memset>
 80089f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80089f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80089f8:	4620      	mov	r0, r4
 80089fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089fc:	3468      	adds	r4, #104	; 0x68
 80089fe:	e7d9      	b.n	80089b4 <__sfp+0x1c>
 8008a00:	2104      	movs	r1, #4
 8008a02:	4638      	mov	r0, r7
 8008a04:	f7ff ff62 	bl	80088cc <__sfmoreglue>
 8008a08:	4604      	mov	r4, r0
 8008a0a:	6030      	str	r0, [r6, #0]
 8008a0c:	2800      	cmp	r0, #0
 8008a0e:	d1d5      	bne.n	80089bc <__sfp+0x24>
 8008a10:	f7ff ff78 	bl	8008904 <__sfp_lock_release>
 8008a14:	230c      	movs	r3, #12
 8008a16:	603b      	str	r3, [r7, #0]
 8008a18:	e7ee      	b.n	80089f8 <__sfp+0x60>
 8008a1a:	bf00      	nop
 8008a1c:	08008dc4 	.word	0x08008dc4
 8008a20:	ffff0001 	.word	0xffff0001

08008a24 <_fwalk_reent>:
 8008a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a28:	4606      	mov	r6, r0
 8008a2a:	4688      	mov	r8, r1
 8008a2c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008a30:	2700      	movs	r7, #0
 8008a32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a36:	f1b9 0901 	subs.w	r9, r9, #1
 8008a3a:	d505      	bpl.n	8008a48 <_fwalk_reent+0x24>
 8008a3c:	6824      	ldr	r4, [r4, #0]
 8008a3e:	2c00      	cmp	r4, #0
 8008a40:	d1f7      	bne.n	8008a32 <_fwalk_reent+0xe>
 8008a42:	4638      	mov	r0, r7
 8008a44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a48:	89ab      	ldrh	r3, [r5, #12]
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d907      	bls.n	8008a5e <_fwalk_reent+0x3a>
 8008a4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a52:	3301      	adds	r3, #1
 8008a54:	d003      	beq.n	8008a5e <_fwalk_reent+0x3a>
 8008a56:	4629      	mov	r1, r5
 8008a58:	4630      	mov	r0, r6
 8008a5a:	47c0      	blx	r8
 8008a5c:	4307      	orrs	r7, r0
 8008a5e:	3568      	adds	r5, #104	; 0x68
 8008a60:	e7e9      	b.n	8008a36 <_fwalk_reent+0x12>

08008a62 <__swhatbuf_r>:
 8008a62:	b570      	push	{r4, r5, r6, lr}
 8008a64:	460e      	mov	r6, r1
 8008a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a6a:	2900      	cmp	r1, #0
 8008a6c:	b096      	sub	sp, #88	; 0x58
 8008a6e:	4614      	mov	r4, r2
 8008a70:	461d      	mov	r5, r3
 8008a72:	da08      	bge.n	8008a86 <__swhatbuf_r+0x24>
 8008a74:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	602a      	str	r2, [r5, #0]
 8008a7c:	061a      	lsls	r2, r3, #24
 8008a7e:	d410      	bmi.n	8008aa2 <__swhatbuf_r+0x40>
 8008a80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a84:	e00e      	b.n	8008aa4 <__swhatbuf_r+0x42>
 8008a86:	466a      	mov	r2, sp
 8008a88:	f000 f902 	bl	8008c90 <_fstat_r>
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	dbf1      	blt.n	8008a74 <__swhatbuf_r+0x12>
 8008a90:	9a01      	ldr	r2, [sp, #4]
 8008a92:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a96:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a9a:	425a      	negs	r2, r3
 8008a9c:	415a      	adcs	r2, r3
 8008a9e:	602a      	str	r2, [r5, #0]
 8008aa0:	e7ee      	b.n	8008a80 <__swhatbuf_r+0x1e>
 8008aa2:	2340      	movs	r3, #64	; 0x40
 8008aa4:	2000      	movs	r0, #0
 8008aa6:	6023      	str	r3, [r4, #0]
 8008aa8:	b016      	add	sp, #88	; 0x58
 8008aaa:	bd70      	pop	{r4, r5, r6, pc}

08008aac <__smakebuf_r>:
 8008aac:	898b      	ldrh	r3, [r1, #12]
 8008aae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008ab0:	079d      	lsls	r5, r3, #30
 8008ab2:	4606      	mov	r6, r0
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	d507      	bpl.n	8008ac8 <__smakebuf_r+0x1c>
 8008ab8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008abc:	6023      	str	r3, [r4, #0]
 8008abe:	6123      	str	r3, [r4, #16]
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	6163      	str	r3, [r4, #20]
 8008ac4:	b002      	add	sp, #8
 8008ac6:	bd70      	pop	{r4, r5, r6, pc}
 8008ac8:	ab01      	add	r3, sp, #4
 8008aca:	466a      	mov	r2, sp
 8008acc:	f7ff ffc9 	bl	8008a62 <__swhatbuf_r>
 8008ad0:	9900      	ldr	r1, [sp, #0]
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	4630      	mov	r0, r6
 8008ad6:	f7fd fac1 	bl	800605c <_malloc_r>
 8008ada:	b948      	cbnz	r0, 8008af0 <__smakebuf_r+0x44>
 8008adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ae0:	059a      	lsls	r2, r3, #22
 8008ae2:	d4ef      	bmi.n	8008ac4 <__smakebuf_r+0x18>
 8008ae4:	f023 0303 	bic.w	r3, r3, #3
 8008ae8:	f043 0302 	orr.w	r3, r3, #2
 8008aec:	81a3      	strh	r3, [r4, #12]
 8008aee:	e7e3      	b.n	8008ab8 <__smakebuf_r+0xc>
 8008af0:	4b0d      	ldr	r3, [pc, #52]	; (8008b28 <__smakebuf_r+0x7c>)
 8008af2:	62b3      	str	r3, [r6, #40]	; 0x28
 8008af4:	89a3      	ldrh	r3, [r4, #12]
 8008af6:	6020      	str	r0, [r4, #0]
 8008af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008afc:	81a3      	strh	r3, [r4, #12]
 8008afe:	9b00      	ldr	r3, [sp, #0]
 8008b00:	6163      	str	r3, [r4, #20]
 8008b02:	9b01      	ldr	r3, [sp, #4]
 8008b04:	6120      	str	r0, [r4, #16]
 8008b06:	b15b      	cbz	r3, 8008b20 <__smakebuf_r+0x74>
 8008b08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b0c:	4630      	mov	r0, r6
 8008b0e:	f000 f8d1 	bl	8008cb4 <_isatty_r>
 8008b12:	b128      	cbz	r0, 8008b20 <__smakebuf_r+0x74>
 8008b14:	89a3      	ldrh	r3, [r4, #12]
 8008b16:	f023 0303 	bic.w	r3, r3, #3
 8008b1a:	f043 0301 	orr.w	r3, r3, #1
 8008b1e:	81a3      	strh	r3, [r4, #12]
 8008b20:	89a0      	ldrh	r0, [r4, #12]
 8008b22:	4305      	orrs	r5, r0
 8008b24:	81a5      	strh	r5, [r4, #12]
 8008b26:	e7cd      	b.n	8008ac4 <__smakebuf_r+0x18>
 8008b28:	080088c1 	.word	0x080088c1

08008b2c <_malloc_usable_size_r>:
 8008b2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b30:	1f18      	subs	r0, r3, #4
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	bfbc      	itt	lt
 8008b36:	580b      	ldrlt	r3, [r1, r0]
 8008b38:	18c0      	addlt	r0, r0, r3
 8008b3a:	4770      	bx	lr

08008b3c <_raise_r>:
 8008b3c:	291f      	cmp	r1, #31
 8008b3e:	b538      	push	{r3, r4, r5, lr}
 8008b40:	4604      	mov	r4, r0
 8008b42:	460d      	mov	r5, r1
 8008b44:	d904      	bls.n	8008b50 <_raise_r+0x14>
 8008b46:	2316      	movs	r3, #22
 8008b48:	6003      	str	r3, [r0, #0]
 8008b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b4e:	bd38      	pop	{r3, r4, r5, pc}
 8008b50:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008b52:	b112      	cbz	r2, 8008b5a <_raise_r+0x1e>
 8008b54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b58:	b94b      	cbnz	r3, 8008b6e <_raise_r+0x32>
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	f000 f830 	bl	8008bc0 <_getpid_r>
 8008b60:	462a      	mov	r2, r5
 8008b62:	4601      	mov	r1, r0
 8008b64:	4620      	mov	r0, r4
 8008b66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b6a:	f000 b817 	b.w	8008b9c <_kill_r>
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d00a      	beq.n	8008b88 <_raise_r+0x4c>
 8008b72:	1c59      	adds	r1, r3, #1
 8008b74:	d103      	bne.n	8008b7e <_raise_r+0x42>
 8008b76:	2316      	movs	r3, #22
 8008b78:	6003      	str	r3, [r0, #0]
 8008b7a:	2001      	movs	r0, #1
 8008b7c:	e7e7      	b.n	8008b4e <_raise_r+0x12>
 8008b7e:	2400      	movs	r4, #0
 8008b80:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b84:	4628      	mov	r0, r5
 8008b86:	4798      	blx	r3
 8008b88:	2000      	movs	r0, #0
 8008b8a:	e7e0      	b.n	8008b4e <_raise_r+0x12>

08008b8c <raise>:
 8008b8c:	4b02      	ldr	r3, [pc, #8]	; (8008b98 <raise+0xc>)
 8008b8e:	4601      	mov	r1, r0
 8008b90:	6818      	ldr	r0, [r3, #0]
 8008b92:	f7ff bfd3 	b.w	8008b3c <_raise_r>
 8008b96:	bf00      	nop
 8008b98:	2000000c 	.word	0x2000000c

08008b9c <_kill_r>:
 8008b9c:	b538      	push	{r3, r4, r5, lr}
 8008b9e:	4d07      	ldr	r5, [pc, #28]	; (8008bbc <_kill_r+0x20>)
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	4604      	mov	r4, r0
 8008ba4:	4608      	mov	r0, r1
 8008ba6:	4611      	mov	r1, r2
 8008ba8:	602b      	str	r3, [r5, #0]
 8008baa:	f7f9 f941 	bl	8001e30 <_kill>
 8008bae:	1c43      	adds	r3, r0, #1
 8008bb0:	d102      	bne.n	8008bb8 <_kill_r+0x1c>
 8008bb2:	682b      	ldr	r3, [r5, #0]
 8008bb4:	b103      	cbz	r3, 8008bb8 <_kill_r+0x1c>
 8008bb6:	6023      	str	r3, [r4, #0]
 8008bb8:	bd38      	pop	{r3, r4, r5, pc}
 8008bba:	bf00      	nop
 8008bbc:	200003fc 	.word	0x200003fc

08008bc0 <_getpid_r>:
 8008bc0:	f7f9 b92e 	b.w	8001e20 <_getpid>

08008bc4 <__sread>:
 8008bc4:	b510      	push	{r4, lr}
 8008bc6:	460c      	mov	r4, r1
 8008bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bcc:	f000 f894 	bl	8008cf8 <_read_r>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	bfab      	itete	ge
 8008bd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008bd6:	89a3      	ldrhlt	r3, [r4, #12]
 8008bd8:	181b      	addge	r3, r3, r0
 8008bda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008bde:	bfac      	ite	ge
 8008be0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008be2:	81a3      	strhlt	r3, [r4, #12]
 8008be4:	bd10      	pop	{r4, pc}

08008be6 <__swrite>:
 8008be6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bea:	461f      	mov	r7, r3
 8008bec:	898b      	ldrh	r3, [r1, #12]
 8008bee:	05db      	lsls	r3, r3, #23
 8008bf0:	4605      	mov	r5, r0
 8008bf2:	460c      	mov	r4, r1
 8008bf4:	4616      	mov	r6, r2
 8008bf6:	d505      	bpl.n	8008c04 <__swrite+0x1e>
 8008bf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bfc:	2302      	movs	r3, #2
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f000 f868 	bl	8008cd4 <_lseek_r>
 8008c04:	89a3      	ldrh	r3, [r4, #12]
 8008c06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c0e:	81a3      	strh	r3, [r4, #12]
 8008c10:	4632      	mov	r2, r6
 8008c12:	463b      	mov	r3, r7
 8008c14:	4628      	mov	r0, r5
 8008c16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c1a:	f000 b817 	b.w	8008c4c <_write_r>

08008c1e <__sseek>:
 8008c1e:	b510      	push	{r4, lr}
 8008c20:	460c      	mov	r4, r1
 8008c22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c26:	f000 f855 	bl	8008cd4 <_lseek_r>
 8008c2a:	1c43      	adds	r3, r0, #1
 8008c2c:	89a3      	ldrh	r3, [r4, #12]
 8008c2e:	bf15      	itete	ne
 8008c30:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c3a:	81a3      	strheq	r3, [r4, #12]
 8008c3c:	bf18      	it	ne
 8008c3e:	81a3      	strhne	r3, [r4, #12]
 8008c40:	bd10      	pop	{r4, pc}

08008c42 <__sclose>:
 8008c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c46:	f000 b813 	b.w	8008c70 <_close_r>
	...

08008c4c <_write_r>:
 8008c4c:	b538      	push	{r3, r4, r5, lr}
 8008c4e:	4d07      	ldr	r5, [pc, #28]	; (8008c6c <_write_r+0x20>)
 8008c50:	4604      	mov	r4, r0
 8008c52:	4608      	mov	r0, r1
 8008c54:	4611      	mov	r1, r2
 8008c56:	2200      	movs	r2, #0
 8008c58:	602a      	str	r2, [r5, #0]
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	f7f9 f91f 	bl	8001e9e <_write>
 8008c60:	1c43      	adds	r3, r0, #1
 8008c62:	d102      	bne.n	8008c6a <_write_r+0x1e>
 8008c64:	682b      	ldr	r3, [r5, #0]
 8008c66:	b103      	cbz	r3, 8008c6a <_write_r+0x1e>
 8008c68:	6023      	str	r3, [r4, #0]
 8008c6a:	bd38      	pop	{r3, r4, r5, pc}
 8008c6c:	200003fc 	.word	0x200003fc

08008c70 <_close_r>:
 8008c70:	b538      	push	{r3, r4, r5, lr}
 8008c72:	4d06      	ldr	r5, [pc, #24]	; (8008c8c <_close_r+0x1c>)
 8008c74:	2300      	movs	r3, #0
 8008c76:	4604      	mov	r4, r0
 8008c78:	4608      	mov	r0, r1
 8008c7a:	602b      	str	r3, [r5, #0]
 8008c7c:	f7f9 f92b 	bl	8001ed6 <_close>
 8008c80:	1c43      	adds	r3, r0, #1
 8008c82:	d102      	bne.n	8008c8a <_close_r+0x1a>
 8008c84:	682b      	ldr	r3, [r5, #0]
 8008c86:	b103      	cbz	r3, 8008c8a <_close_r+0x1a>
 8008c88:	6023      	str	r3, [r4, #0]
 8008c8a:	bd38      	pop	{r3, r4, r5, pc}
 8008c8c:	200003fc 	.word	0x200003fc

08008c90 <_fstat_r>:
 8008c90:	b538      	push	{r3, r4, r5, lr}
 8008c92:	4d07      	ldr	r5, [pc, #28]	; (8008cb0 <_fstat_r+0x20>)
 8008c94:	2300      	movs	r3, #0
 8008c96:	4604      	mov	r4, r0
 8008c98:	4608      	mov	r0, r1
 8008c9a:	4611      	mov	r1, r2
 8008c9c:	602b      	str	r3, [r5, #0]
 8008c9e:	f7f9 f926 	bl	8001eee <_fstat>
 8008ca2:	1c43      	adds	r3, r0, #1
 8008ca4:	d102      	bne.n	8008cac <_fstat_r+0x1c>
 8008ca6:	682b      	ldr	r3, [r5, #0]
 8008ca8:	b103      	cbz	r3, 8008cac <_fstat_r+0x1c>
 8008caa:	6023      	str	r3, [r4, #0]
 8008cac:	bd38      	pop	{r3, r4, r5, pc}
 8008cae:	bf00      	nop
 8008cb0:	200003fc 	.word	0x200003fc

08008cb4 <_isatty_r>:
 8008cb4:	b538      	push	{r3, r4, r5, lr}
 8008cb6:	4d06      	ldr	r5, [pc, #24]	; (8008cd0 <_isatty_r+0x1c>)
 8008cb8:	2300      	movs	r3, #0
 8008cba:	4604      	mov	r4, r0
 8008cbc:	4608      	mov	r0, r1
 8008cbe:	602b      	str	r3, [r5, #0]
 8008cc0:	f7f9 f925 	bl	8001f0e <_isatty>
 8008cc4:	1c43      	adds	r3, r0, #1
 8008cc6:	d102      	bne.n	8008cce <_isatty_r+0x1a>
 8008cc8:	682b      	ldr	r3, [r5, #0]
 8008cca:	b103      	cbz	r3, 8008cce <_isatty_r+0x1a>
 8008ccc:	6023      	str	r3, [r4, #0]
 8008cce:	bd38      	pop	{r3, r4, r5, pc}
 8008cd0:	200003fc 	.word	0x200003fc

08008cd4 <_lseek_r>:
 8008cd4:	b538      	push	{r3, r4, r5, lr}
 8008cd6:	4d07      	ldr	r5, [pc, #28]	; (8008cf4 <_lseek_r+0x20>)
 8008cd8:	4604      	mov	r4, r0
 8008cda:	4608      	mov	r0, r1
 8008cdc:	4611      	mov	r1, r2
 8008cde:	2200      	movs	r2, #0
 8008ce0:	602a      	str	r2, [r5, #0]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	f7f9 f91e 	bl	8001f24 <_lseek>
 8008ce8:	1c43      	adds	r3, r0, #1
 8008cea:	d102      	bne.n	8008cf2 <_lseek_r+0x1e>
 8008cec:	682b      	ldr	r3, [r5, #0]
 8008cee:	b103      	cbz	r3, 8008cf2 <_lseek_r+0x1e>
 8008cf0:	6023      	str	r3, [r4, #0]
 8008cf2:	bd38      	pop	{r3, r4, r5, pc}
 8008cf4:	200003fc 	.word	0x200003fc

08008cf8 <_read_r>:
 8008cf8:	b538      	push	{r3, r4, r5, lr}
 8008cfa:	4d07      	ldr	r5, [pc, #28]	; (8008d18 <_read_r+0x20>)
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	4608      	mov	r0, r1
 8008d00:	4611      	mov	r1, r2
 8008d02:	2200      	movs	r2, #0
 8008d04:	602a      	str	r2, [r5, #0]
 8008d06:	461a      	mov	r2, r3
 8008d08:	f7f9 f8ac 	bl	8001e64 <_read>
 8008d0c:	1c43      	adds	r3, r0, #1
 8008d0e:	d102      	bne.n	8008d16 <_read_r+0x1e>
 8008d10:	682b      	ldr	r3, [r5, #0]
 8008d12:	b103      	cbz	r3, 8008d16 <_read_r+0x1e>
 8008d14:	6023      	str	r3, [r4, #0]
 8008d16:	bd38      	pop	{r3, r4, r5, pc}
 8008d18:	200003fc 	.word	0x200003fc

08008d1c <_init>:
 8008d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d1e:	bf00      	nop
 8008d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d22:	bc08      	pop	{r3}
 8008d24:	469e      	mov	lr, r3
 8008d26:	4770      	bx	lr

08008d28 <_fini>:
 8008d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2a:	bf00      	nop
 8008d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d2e:	bc08      	pop	{r3}
 8008d30:	469e      	mov	lr, r3
 8008d32:	4770      	bx	lr
