[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  17131       tick       2182663        969298        911465       2182663 
      2  17131       tick       4503131       2148899       2131592       4503131 
      3  17131       tick       4495360       2145470       2129776       4495360 
      4  17131       tick       4492492       2143345       2128120       4492492 
      5  17131       tick       4495194       2144314       2128871       4495194 
      6  17131       tick       4489423       2142453       2123161       4489423 
      7  17131       tick       4476092       2135758       2112368       4476092 
      8  17131       tick       4501124       2146172       2127434       4501124 
      9  17131       tick       4497961       2146911       2124575       4497961 
     10  17131       tick       4490859       2142647       2123974       4490859 
     11  17131       tick       4491451       2143239       2127191       4491451 
     12  17131       tick       4499809       2145801       2127642       4499809 
     13  17131       tick       4496078       2144915       2129067       4496078 
     14  17131       tick       4493981       2145258       2129748       4493981 
     15  17131       tick       4498681       2145749       2127507       4498681 
     16  17131       tick       4368115       2083861       2065765       4368115 
     17  17131       tick       4613057       2201245       2179970       4613057 
     18  17131       tick       4490377       2144071       2125398       4490377 
     19  17131       tick       4491400       2144563       2123798       4491400 
     20  17131       tick       4490123       2143133       2126847       4490123 
     21  17131       exit             0             0             0             0 
