<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_v_tc_0_0_synth_1" LaunchDir="/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/design_1_v_tc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mandelbrot_frame_0_0_synth_1" LaunchDir="/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/design_1_mandelbrot_frame_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_axi4s_vid_out_0_0_synth_1" LaunchDir="/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/design_1_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_v_tc_0_0_synth_1"/>
		<Parent Id="design_1_mandelbrot_frame_0_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_v_tc_0_0_synth_1"/>
		<Parent Id="design_1_mandelbrot_frame_0_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
	</Run>
</Runs>

