module ADDRDecoding_Prog(
    input [31:0] addr,
    output reg CS_P
);

    reg [31:0] sup;
    reg [31:0] inf;

    initial begin
        CS_P = 0;  
    end

    always @(*) begin
        sup = 32'h63F; 
        inf = 32'h240;  

        
        if (addr >= inf && addr <= sup) 
            CS_P = 1; 
        else
            CS_P = 0;  
    end

endmodule
