// Seed: 4160781705
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output wor id_2,
    input wire id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    input supply1 id_7
);
  wire id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    inout tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri id_6
);
  logic
      id_8,
      id_9,
      id_10,
      id_11 (
          .id_0 (1'h0),
          .id_1 (id_0),
          .id_2 (-1),
          .id_3 (1'b0),
          .id_4 (id_2),
          .id_5 (1),
          .id_6 (id_4),
          .id_7 (-1),
          .id_8 (id_10),
          .id_9 (1),
          .id_10(id_2),
          .id_11(1),
          .id_12(),
          .id_13(1'b0 <= 1),
          .id_14(-1),
          .id_15(1'b0),
          .id_16(id_3),
          .id_17(-1),
          .id_18(1'b0 == id_0),
          .id_19(id_9),
          .id_20(1),
          .id_21(1)
      );
  module_0 modCall_1 (
      id_0,
      id_6,
      id_0,
      id_6,
      id_6,
      id_1,
      id_5,
      id_5
  );
endmodule
