PPA Report for duty_cycle_clock_gate.v (Module: duty_cycle_clock_gate)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 4
IO Count: 6
Cell Count: 29

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A
End-to-End Path Delay: 4.610 ns

POWER METRICS:
-------------
Total Power Consumption: 0.868 W
