<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: GenericISA Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">GenericISA Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1BasicDecodeCache.html">BasicDecodeCache</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5DebugFault.html">M5DebugFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5DebugOnceFault.html">M5DebugOnceFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5FatalFault.html">M5FatalFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5HackFaultBase.html">M5HackFaultBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5InformFaultBase.html">M5InformFaultBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5PanicFault.html">M5PanicFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5WarnFaultBase.html">M5WarnFaultBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1UPCState.html">UPCState</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a0aa98fad6443592ce6b556f588151004"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a0aa98fad6443592ce6b556f588151004">M5WarnFault</a> = <a class="el" href="classGenericISA_1_1M5WarnFaultBase.html">M5WarnFaultBase</a>&lt; <a class="el" href="classGenericISA_1_1M5DebugFault.html">M5DebugFault</a> &gt;</td></tr>
<tr class="separator:a0aa98fad6443592ce6b556f588151004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117a1805cd17a630ab87e016d1de8143"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a117a1805cd17a630ab87e016d1de8143">M5WarnOnceFault</a> = <a class="el" href="classGenericISA_1_1M5WarnFaultBase.html">M5WarnFaultBase</a>&lt; <a class="el" href="classGenericISA_1_1M5DebugOnceFault.html">M5DebugOnceFault</a>&lt; <a class="el" href="namespaceGenericISA.html#a0aa98fad6443592ce6b556f588151004">M5WarnFault</a> &gt; &gt;</td></tr>
<tr class="separator:a117a1805cd17a630ab87e016d1de8143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a9c0dba0309cae397a9d167f844286"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a58a9c0dba0309cae397a9d167f844286">M5HackFault</a> = <a class="el" href="classGenericISA_1_1M5HackFaultBase.html">M5HackFaultBase</a>&lt; <a class="el" href="classGenericISA_1_1M5DebugFault.html">M5DebugFault</a> &gt;</td></tr>
<tr class="separator:a58a9c0dba0309cae397a9d167f844286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275415c599a4c63d493e0459713a9f8e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a275415c599a4c63d493e0459713a9f8e">M5HackOnceFault</a> = <a class="el" href="classGenericISA_1_1M5HackFaultBase.html">M5HackFaultBase</a>&lt; <a class="el" href="classGenericISA_1_1M5DebugOnceFault.html">M5DebugOnceFault</a>&lt; <a class="el" href="namespaceGenericISA.html#a58a9c0dba0309cae397a9d167f844286">M5HackFault</a> &gt; &gt;</td></tr>
<tr class="separator:a275415c599a4c63d493e0459713a9f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48145babe71ebfc14c217546ac714a6c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a48145babe71ebfc14c217546ac714a6c">M5InformFault</a> = <a class="el" href="classGenericISA_1_1M5InformFaultBase.html">M5InformFaultBase</a>&lt; <a class="el" href="classGenericISA_1_1M5DebugFault.html">M5DebugFault</a> &gt;</td></tr>
<tr class="separator:a48145babe71ebfc14c217546ac714a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2244700a212efa6ac8cba1c97e8efd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a3e2244700a212efa6ac8cba1c97e8efd">M5InformOnceFault</a> = <a class="el" href="classGenericISA_1_1M5InformFaultBase.html">M5InformFaultBase</a>&lt; <a class="el" href="classGenericISA_1_1M5DebugOnceFault.html">M5DebugOnceFault</a>&lt; <a class="el" href="namespaceGenericISA.html#a48145babe71ebfc14c217546ac714a6c">M5InformFault</a> &gt; &gt;</td></tr>
<tr class="separator:a3e2244700a212efa6ac8cba1c97e8efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a79a8335aadefb64d22e7fc06ac063ad0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a79a8335aadefb64d22e7fc06ac063ad0">iprAddressPseudoInst</a> (uint8_t func, uint8_t subfunc)</td></tr>
<tr class="memdesc:a79a8335aadefb64d22e7fc06ac063ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a generic IPR address that emulates a pseudo inst.  <a href="#a79a8335aadefb64d22e7fc06ac063ad0">More...</a><br /></td></tr>
<tr class="separator:a79a8335aadefb64d22e7fc06ac063ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5570d3282731abc7bd1318962834300e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a5570d3282731abc7bd1318962834300e">isGenericIprAccess</a> (const <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr class="memdesc:a5570d3282731abc7bd1318962834300e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if this is an platform independent IPR access.  <a href="#a5570d3282731abc7bd1318962834300e">More...</a><br /></td></tr>
<tr class="separator:a5570d3282731abc7bd1318962834300e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bccb20a90fc1d430fdb216b0cbcf27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a00bccb20a90fc1d430fdb216b0cbcf27">handleGenericIprRead</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr class="memdesc:a00bccb20a90fc1d430fdb216b0cbcf27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle generic IPR reads.  <a href="#a00bccb20a90fc1d430fdb216b0cbcf27">More...</a><br /></td></tr>
<tr class="separator:a00bccb20a90fc1d430fdb216b0cbcf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc6698871e6bf73dc20f6d5497bc8ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a7dc6698871e6bf73dc20f6d5497bc8ba">handleGenericIprWrite</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr class="memdesc:a7dc6698871e6bf73dc20f6d5497bc8ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle generic IPR writes.  <a href="#a7dc6698871e6bf73dc20f6d5497bc8ba">More...</a><br /></td></tr>
<tr class="separator:a7dc6698871e6bf73dc20f6d5497bc8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b95fcdc1e1fe57dbb4fcad449a6efd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8">handleIprRead</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr class="memdesc:a0b95fcdc1e1fe57dbb4fcad449a6efd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to handle IPRs when the target architecture doesn't need its own IPR handling.  <a href="#a0b95fcdc1e1fe57dbb4fcad449a6efd8">More...</a><br /></td></tr>
<tr class="separator:a0b95fcdc1e1fe57dbb4fcad449a6efd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c83a2af3232333d9a399a2878dc729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a31c83a2af3232333d9a399a2878dc729">handleIprWrite</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr class="memdesc:a31c83a2af3232333d9a399a2878dc729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to handle IPRs when the target architecture doesn't need its own IPR handling.  <a href="#a31c83a2af3232333d9a399a2878dc729">More...</a><br /></td></tr>
<tr class="separator:a31c83a2af3232333d9a399a2878dc729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939aceb5743e44971eea3453e44ea763"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a939aceb5743e44971eea3453e44ea763">m5Syscall</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a939aceb5743e44971eea3453e44ea763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cdeb68dcdfa5d983da90ac83807ce1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#aa6cdeb68dcdfa5d983da90ac83807ce1">m5PageFault</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:aa6cdeb68dcdfa5d983da90ac83807ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bd3f0c87b6fbe6b01f613c3602bb48"><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr class="memitem:a57bd3f0c87b6fbe6b01f613c3602bb48"><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a57bd3f0c87b6fbe6b01f613c3602bb48">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr class="separator:a57bd3f0c87b6fbe6b01f613c3602bb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171de76cc1dbe662af6841b527ade803"><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr class="memitem:a171de76cc1dbe662af6841b527ade803"><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a171de76cc1dbe662af6841b527ade803">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1UPCState.html">UPCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr class="separator:a171de76cc1dbe662af6841b527ade803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d3bb3ac94c36ebc65ebad8bc5decdc"><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr class="memitem:a11d3bb3ac94c36ebc65ebad8bc5decdc"><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a11d3bb3ac94c36ebc65ebad8bc5decdc">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr class="separator:a11d3bb3ac94c36ebc65ebad8bc5decdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc529f34dcee73262955ed3fe3289ea9"><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr class="memitem:adc529f34dcee73262955ed3fe3289ea9"><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#adc529f34dcee73262955ed3fe3289ea9">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr class="separator:adc529f34dcee73262955ed3fe3289ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a1a1f8cedf03d8454ef5e4988a9552023"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a1a1f8cedf03d8454ef5e4988a9552023">IPR_CLASS_SHIFT</a> = 48</td></tr>
<tr class="memdesc:a1a1f8cedf03d8454ef5e4988a9552023"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory requests with the MMAPPED_IPR flag are generally mapped to registers.  <a href="#a1a1f8cedf03d8454ef5e4988a9552023">More...</a><br /></td></tr>
<tr class="separator:a1a1f8cedf03d8454ef5e4988a9552023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d8e448794b1c085a3981fe7d63a632"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a79d8e448794b1c085a3981fe7d63a632">IPR_IN_CLASS_MASK</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0000FFFFFFFFFFFF)</td></tr>
<tr class="memdesc:a79d8e448794b1c085a3981fe7d63a632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to extract the offset in within a generic IPR class.  <a href="#a79d8e448794b1c085a3981fe7d63a632">More...</a><br /></td></tr>
<tr class="separator:a79d8e448794b1c085a3981fe7d63a632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c420e439242f02e7dc4c39261b48bce"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a6c420e439242f02e7dc4c39261b48bce">IPR_CLASS_PSEUDO_INST</a> = 0x0</td></tr>
<tr class="memdesc:a6c420e439242f02e7dc4c39261b48bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">gem5 pseudo-inst emulation.  <a href="#a6c420e439242f02e7dc4c39261b48bce">More...</a><br /></td></tr>
<tr class="separator:a6c420e439242f02e7dc4c39261b48bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a58a9c0dba0309cae397a9d167f844286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58a9c0dba0309cae397a9d167f844286">&#9670;&nbsp;</a></span>M5HackFault</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceGenericISA.html#a58a9c0dba0309cae397a9d167f844286">GenericISA::M5HackFault</a> = typedef <a class="el" href="classGenericISA_1_1M5HackFaultBase.html">M5HackFaultBase</a>&lt;<a class="el" href="classGenericISA_1_1M5DebugFault.html">M5DebugFault</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="debugfaults_8hh_source.html#l00157">157</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<a id="a275415c599a4c63d493e0459713a9f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275415c599a4c63d493e0459713a9f8e">&#9670;&nbsp;</a></span>M5HackOnceFault</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceGenericISA.html#a275415c599a4c63d493e0459713a9f8e">GenericISA::M5HackOnceFault</a> = typedef <a class="el" href="classGenericISA_1_1M5HackFaultBase.html">M5HackFaultBase</a>&lt;<a class="el" href="classGenericISA_1_1M5DebugOnceFault.html">M5DebugOnceFault</a>&lt;<a class="el" href="namespaceGenericISA.html#a58a9c0dba0309cae397a9d167f844286">M5HackFault</a>&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="debugfaults_8hh_source.html#l00158">158</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<a id="a48145babe71ebfc14c217546ac714a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48145babe71ebfc14c217546ac714a6c">&#9670;&nbsp;</a></span>M5InformFault</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceGenericISA.html#a48145babe71ebfc14c217546ac714a6c">GenericISA::M5InformFault</a> = typedef <a class="el" href="classGenericISA_1_1M5InformFaultBase.html">M5InformFaultBase</a>&lt;<a class="el" href="classGenericISA_1_1M5DebugFault.html">M5DebugFault</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="debugfaults_8hh_source.html#l00169">169</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<a id="a3e2244700a212efa6ac8cba1c97e8efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2244700a212efa6ac8cba1c97e8efd">&#9670;&nbsp;</a></span>M5InformOnceFault</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceGenericISA.html#a3e2244700a212efa6ac8cba1c97e8efd">GenericISA::M5InformOnceFault</a> = typedef <a class="el" href="classGenericISA_1_1M5InformFaultBase.html">M5InformFaultBase</a>&lt;<a class="el" href="classGenericISA_1_1M5DebugOnceFault.html">M5DebugOnceFault</a>&lt;<a class="el" href="namespaceGenericISA.html#a48145babe71ebfc14c217546ac714a6c">M5InformFault</a>&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="debugfaults_8hh_source.html#l00171">171</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<a id="a0aa98fad6443592ce6b556f588151004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa98fad6443592ce6b556f588151004">&#9670;&nbsp;</a></span>M5WarnFault</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceGenericISA.html#a0aa98fad6443592ce6b556f588151004">GenericISA::M5WarnFault</a> = typedef <a class="el" href="classGenericISA_1_1M5WarnFaultBase.html">M5WarnFaultBase</a>&lt;<a class="el" href="classGenericISA_1_1M5DebugFault.html">M5DebugFault</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="debugfaults_8hh_source.html#l00145">145</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<a id="a117a1805cd17a630ab87e016d1de8143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117a1805cd17a630ab87e016d1de8143">&#9670;&nbsp;</a></span>M5WarnOnceFault</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceGenericISA.html#a117a1805cd17a630ab87e016d1de8143">GenericISA::M5WarnOnceFault</a> = typedef <a class="el" href="classGenericISA_1_1M5WarnFaultBase.html">M5WarnFaultBase</a>&lt;<a class="el" href="classGenericISA_1_1M5DebugOnceFault.html">M5DebugOnceFault</a>&lt;<a class="el" href="namespaceGenericISA.html#a0aa98fad6443592ce6b556f588151004">M5WarnFault</a>&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="debugfaults_8hh_source.html#l00146">146</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a00bccb20a90fc1d430fdb216b0cbcf27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00bccb20a90fc1d430fdb216b0cbcf27">&#9670;&nbsp;</a></span>handleGenericIprRead()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleGenericIprRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&#160;</td>
          <td class="paramname"><em>pkt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handle generic IPR reads. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">xc</td><td>Thread context of the current thread. </td></tr>
    <tr><td class="paramname">pkt</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Latency in CPU cycles </dd></dl>

<p class="definition">Definition at line <a class="el" href="mmapped__ipr_8cc_source.html#l00056">56</a> of file <a class="el" href="mmapped__ipr_8cc_source.html">mmapped_ipr.cc</a>.</p>

<p class="reference">References <a class="el" href="packet_8hh_source.html#l00726">Packet::getAddr()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00042">handlePseudoInst()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00070">IPR_CLASS_PSEUDO_INST</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00057">IPR_CLASS_SHIFT</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00263">ArmISA::va</a>.</p>

<p class="reference">Referenced by <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00049">SparcISA::handleIprRead()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00058">X86ISA::handleIprRead()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00139">handleIprRead()</a>, and <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">isGenericIprAccess()</a>.</p>

</div>
</div>
<a id="a7dc6698871e6bf73dc20f6d5497bc8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc6698871e6bf73dc20f6d5497bc8ba">&#9670;&nbsp;</a></span>handleGenericIprWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleGenericIprWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&#160;</td>
          <td class="paramname"><em>pkt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handle generic IPR writes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">xc</td><td>Thread context of the current thread. </td></tr>
    <tr><td class="paramname">pkt</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Latency in CPU cycles </dd></dl>

<p class="definition">Definition at line <a class="el" href="mmapped__ipr_8cc_source.html#l00073">73</a> of file <a class="el" href="mmapped__ipr_8cc_source.html">mmapped_ipr.cc</a>.</p>

<p class="reference">References <a class="el" href="packet_8hh_source.html#l00726">Packet::getAddr()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00042">handlePseudoInst()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00070">IPR_CLASS_PSEUDO_INST</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00057">IPR_CLASS_SHIFT</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00263">ArmISA::va</a>.</p>

<p class="reference">Referenced by <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00058">SparcISA::handleIprWrite()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">X86ISA::handleIprWrite()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00160">handleIprWrite()</a>, and <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">isGenericIprAccess()</a>.</p>

</div>
</div>
<a id="a0b95fcdc1e1fe57dbb4fcad449a6efd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b95fcdc1e1fe57dbb4fcad449a6efd8">&#9670;&nbsp;</a></span>handleIprRead()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleIprRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&#160;</td>
          <td class="paramname"><em>pkt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to handle IPRs when the target architecture doesn't need its own IPR handling. </p>
<p>This function calls handleGenericIprRead if the accessing a generic IPR and panics otherwise.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">xc</td><td>Thread context of the current thread. </td></tr>
    <tr><td class="paramname">pkt</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Latency in CPU cycles </dd></dl>

<p class="definition">Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00139">139</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p class="reference">References <a class="el" href="mmapped__ipr_8cc_source.html#l00056">handleGenericIprRead()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">isGenericIprAccess()</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2atomic_8cc_source.html#l00568">AtomicSimpleCPU::amoMem()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l01114">BaseKvmCPU::doMMIOAccess()</a>, <a class="el" href="lsq__impl_8hh_source.html#l01122">LSQ&lt; Impl &gt;::SingleDataRequest::handleIprRead()</a>, <a class="el" href="lsq__impl_8hh_source.html#l01130">LSQ&lt; Impl &gt;::SplitDataRequest::handleIprRead()</a>, <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00259">TimingSimpleCPU::handleReadPacket()</a>, <a class="el" href="o3_2lsq_8hh_source.html#l00542">LSQ&lt; Impl &gt;::LSQRequest::isSplit()</a>, <a class="el" href="cpu_2simple_2atomic_8cc_source.html#l00372">AtomicSimpleCPU::readMem()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l01164">Minor::LSQ::tryToSend()</a>, <a class="el" href="o3_2lsq_8hh_source.html#l00735">LSQ&lt; Impl &gt;::SingleDataRequest::~SingleDataRequest()</a>, and <a class="el" href="o3_2lsq_8hh_source.html#l00799">LSQ&lt; Impl &gt;::SplitDataRequest::~SplitDataRequest()</a>.</p>

</div>
</div>
<a id="a31c83a2af3232333d9a399a2878dc729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c83a2af3232333d9a399a2878dc729">&#9670;&nbsp;</a></span>handleIprWrite()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleIprWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&#160;</td>
          <td class="paramname"><em>pkt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to handle IPRs when the target architecture doesn't need its own IPR handling. </p>
<p>This function calls handleGenericIprWrite if the accessing a generic IPR and panics otherwise.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">xc</td><td>Thread context of the current thread. </td></tr>
    <tr><td class="paramname">pkt</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Latency in CPU cycles </dd></dl>

<p class="definition">Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00160">160</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p class="reference">References <a class="el" href="mmapped__ipr_8cc_source.html#l00073">handleGenericIprWrite()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">isGenericIprAccess()</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2kvm_2base_8cc_source.html#l01114">BaseKvmCPU::doMMIOAccess()</a>, <a class="el" href="lsq__impl_8hh_source.html#l01099">LSQ&lt; Impl &gt;::SingleDataRequest::handleIprWrite()</a>, <a class="el" href="lsq__impl_8hh_source.html#l01107">LSQ&lt; Impl &gt;::SplitDataRequest::handleIprWrite()</a>, <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00475">TimingSimpleCPU::handleWritePacket()</a>, <a class="el" href="o3_2lsq_8hh_source.html#l00542">LSQ&lt; Impl &gt;::LSQRequest::isSplit()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l01164">Minor::LSQ::tryToSend()</a>, <a class="el" href="cpu_2simple_2atomic_8cc_source.html#l00454">AtomicSimpleCPU::writeMem()</a>, <a class="el" href="o3_2lsq_8hh_source.html#l00735">LSQ&lt; Impl &gt;::SingleDataRequest::~SingleDataRequest()</a>, and <a class="el" href="o3_2lsq_8hh_source.html#l00799">LSQ&lt; Impl &gt;::SplitDataRequest::~SplitDataRequest()</a>.</p>

</div>
</div>
<a id="a79a8335aadefb64d22e7fc06ac063ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a8335aadefb64d22e7fc06ac063ad0">&#9670;&nbsp;</a></span>iprAddressPseudoInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> GenericISA::iprAddressPseudoInst </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>func</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>subfunc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a generic IPR address that emulates a pseudo inst. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="namespacePseudoInst.html#a51e2f30ffb23dfb4aec9ce1d2797a989" title="Execute a decoded M5 pseudo instruction. ">PseudoInst::pseudoInst()</a></dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">func</td><td>Function ID to call. </td></tr>
    <tr><td class="paramname">subfunc</td><td>Sub-function, usually 0. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address in the IPR space corresponding to the call. </dd></dl>

<p class="definition">Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00084">84</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00227">X86ISA::TLB::finalizePhysical()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00136">ArmISA::TLB::finalizePhysical()</a>.</p>

</div>
</div>
<a id="a5570d3282731abc7bd1318962834300e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5570d3282731abc7bd1318962834300e">&#9670;&nbsp;</a></span>isGenericIprAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool GenericISA::isGenericIprAccess </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classPacket.html">Packet</a> *&#160;</td>
          <td class="paramname"><em>pkt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if this is an platform independent IPR access. </p>
<p>Accesses to internal platform independent gem5 registers are handled by <a class="el" href="namespaceGenericISA.html#a00bccb20a90fc1d430fdb216b0cbcf27" title="Handle generic IPR reads. ">handleGenericIprRead()</a> and <a class="el" href="namespaceGenericISA.html#a7dc6698871e6bf73dc20f6d5497bc8ba" title="Handle generic IPR writes. ">handleGenericIprWrite()</a>. This method determines if a packet should be routed to those functions instead of the platform specific code.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="namespaceGenericISA.html#a00bccb20a90fc1d430fdb216b0cbcf27" title="Handle generic IPR reads. ">handleGenericIprRead</a> </dd>
<dd>
<a class="el" href="namespaceGenericISA.html#a7dc6698871e6bf73dc20f6d5497bc8ba" title="Handle generic IPR writes. ">handleGenericIprWrite</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">103</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p class="reference">References <a class="el" href="request_8hh_source.html#l00178">Request::GENERIC_IPR</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00056">handleGenericIprRead()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00073">handleGenericIprWrite()</a>, <a class="el" href="request_8hh_source.html#l00126">Request::MMAPPED_IPR</a>, and <a class="el" href="packet_8hh_source.html#l00327">Packet::req</a>.</p>

<p class="reference">Referenced by <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00049">SparcISA::handleIprRead()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00058">X86ISA::handleIprRead()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00139">handleIprRead()</a>, <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00058">SparcISA::handleIprWrite()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">X86ISA::handleIprWrite()</a>, and <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00160">handleIprWrite()</a>.</p>

</div>
</div>
<a id="aa6cdeb68dcdfa5d983da90ac83807ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cdeb68dcdfa5d983da90ac83807ce1">&#9670;&nbsp;</a></span>m5PageFault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GenericISA::m5PageFault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2generic_2pseudo__inst_8cc_source.html#l00046">46</a> of file <a class="el" href="arch_2generic_2pseudo__inst_8cc_source.html">pseudo_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="sim_2process_8cc_source.html#l00372">Process::fixupStackFault()</a>, <a class="el" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr()</a>, <a class="el" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">ThreadContext::getVirtProxy()</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00234">MipsISA::is</a>, <a class="el" href="arch_2x86_2system_8hh_source.html#l00071">X86ISA::ISTVirtAddr</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00109">X86ISA::MISCREG_CR2</a>, <a class="el" href="x86_2pagetable_8hh_source.html#l00152">X86ISA::p</a>, <a class="el" href="x86_2isa__traits_8hh_source.html#l00053">X86ISA::PageBytes</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="port__proxy_8hh_source.html#l00179">PortProxy::readBlob()</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00097">PseudoInst::pseudoInst()</a>.</p>

</div>
</div>
<a id="a939aceb5743e44971eea3453e44ea763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a939aceb5743e44971eea3453e44ea763">&#9670;&nbsp;</a></span>m5Syscall()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GenericISA::m5Syscall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2generic_2pseudo__inst_8cc_source.html#l00040">40</a> of file <a class="el" href="arch_2generic_2pseudo__inst_8cc_source.html">pseudo_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00136">X86ISA::MISCREG_RFLAGS</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>, and <a class="el" href="classThreadContext.html#a0eda7e29c83c27e4179777159006fddf">ThreadContext::syscall()</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00097">PseudoInst::pseudoInst()</a>.</p>

</div>
</div>
<a id="a57bd3f0c87b6fbe6b01f613c3602bb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57bd3f0c87b6fbe6b01f613c3602bb48">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class MachInst &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a>&lt; MachInst &gt; &amp;&#160;</td>
          <td class="paramname"><em>pc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2generic_2types_8hh_source.html#l00187">187</a> of file <a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, and <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a id="a171de76cc1dbe662af6841b527ade803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171de76cc1dbe662af6841b527ade803">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class MachInst &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classGenericISA_1_1UPCState.html">UPCState</a>&lt; MachInst &gt; &amp;&#160;</td>
          <td class="paramname"><em>pc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2generic_2types_8hh_source.html#l00285">285</a> of file <a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, and <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a id="a11d3bb3ac94c36ebc65ebad8bc5decdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11d3bb3ac94c36ebc65ebad8bc5decdc">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class MachInst &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>&lt; MachInst &gt; &amp;&#160;</td>
          <td class="paramname"><em>pc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2generic_2types_8hh_source.html#l00364">364</a> of file <a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, and <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a id="adc529f34dcee73262955ed3fe3289ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc529f34dcee73262955ed3fe3289ea9">&#9670;&nbsp;</a></span>operator<<() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class MachInst &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState</a>&lt; MachInst &gt; &amp;&#160;</td>
          <td class="paramname"><em>pc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2generic_2types_8hh_source.html#l00463">463</a> of file <a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">X86ISA::os</a>, and <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a6c420e439242f02e7dc4c39261b48bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c420e439242f02e7dc4c39261b48bce">&#9670;&nbsp;</a></span>IPR_CLASS_PSEUDO_INST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> GenericISA::IPR_CLASS_PSEUDO_INST = 0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gem5 pseudo-inst emulation. </p>
<p>Read and writes to this class execute gem5 pseudo-instructions. A write discards the return value of the instruction, while a read returns it.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="namespacePseudoInst.html#a51e2f30ffb23dfb4aec9ce1d2797a989" title="Execute a decoded M5 pseudo instruction. ">pseudoInst()</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00070">70</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="mmapped__ipr_8cc_source.html#l00056">handleGenericIprRead()</a>, and <a class="el" href="mmapped__ipr_8cc_source.html#l00073">handleGenericIprWrite()</a>.</p>

</div>
</div>
<a id="a1a1f8cedf03d8454ef5e4988a9552023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1f8cedf03d8454ef5e4988a9552023">&#9670;&nbsp;</a></span>IPR_CLASS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int GenericISA::IPR_CLASS_SHIFT = 48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory requests with the MMAPPED_IPR flag are generally mapped to registers. </p>
<p>There is a class of these registers that are internal to gem5, for example gem5 pseudo-ops in virtualized mode. Such IPRs always have the flag GENERIC_IPR set and are handled by this code.Shift amount when extracting the class of a generic IPR </p>

<p class="definition">Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00057">57</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="mmapped__ipr_8cc_source.html#l00056">handleGenericIprRead()</a>, and <a class="el" href="mmapped__ipr_8cc_source.html#l00073">handleGenericIprWrite()</a>.</p>

</div>
</div>
<a id="a79d8e448794b1c085a3981fe7d63a632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d8e448794b1c085a3981fe7d63a632">&#9670;&nbsp;</a></span>IPR_IN_CLASS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> GenericISA::IPR_IN_CLASS_MASK = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0000FFFFFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to extract the offset in within a generic IPR class. </p>

<p class="definition">Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00060">60</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="mmapped__ipr_8cc_source.html#l00042">handlePseudoInst()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:25 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
