// Seed: 25178787
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  wand id_3
);
  assign id_0 = 1 | id_2;
  always @(posedge 1 or id_1#(.id_2(1))) deassign id_0[1];
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    output logic id_4,
    input wor id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri0 id_8,
    input uwire id_9
);
  wire id_11;
  module_0(
      id_7, id_3, id_1, id_9
  );
  initial id_4 <= 1;
endmodule
