`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    10:38:23 08/24/2016 
// Design Name: 
// Module Name:    Post_Process 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module Post_Process_m(
	 input wire clk,
	 input wire rst, 
	 input wire Post_Process_Ctrl,
	 input wire data_valid_in,
	 
	 output reg Post_Process_Done,
    output reg PP_working	 
    );

reg Post_Process_start1; // delay 1 clk 
//背景噪声扣除进行中的标志信号
always@(posedge clk or posedge rst)
begin
    if(rst == 1)
        PP_working <= 0;
	 else if(Post_Process_Ctrl == 0)
        PP_working <= 0;	 
	 else 
        PP_working <= data_valid_in;	  
end		  

//背景噪声扣除结束的标志信号	
always @(posedge clk or posedge rst)	  
begin
    if(rst == 1)
	     Post_Process_Done <= 0;
	 else if(PP_working == 1 && data_valid_in == 0)
        Post_Process_Done <= 1;
    else
        Post_Process_Done <= 0;
end		  
        	 
//峰值比较
 
endmodule
