{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 11:57:08 2012 " "Info: Processing started: Sat Feb 18 11:57:08 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_readmemb -c verilog_readmemb " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_readmemb -c verilog_readmemb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_readmemb.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file verilog_readmemb.v" { { "Info" "ISGN_ENTITY_NAME" "1 verilog_readmemb " "Info (12023): Found entity 1: verilog_readmemb" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "verilog_readmemb " "Info (12127): Elaborating entity \"verilog_readmemb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ram verilog_readmemb.v(2) " "Warning (10036): Verilog HDL or VHDL warning at verilog_readmemb.v(2): object \"data_ram\" assigned a value but never read" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "01010101 verilog_readmemb.v(6) " "Info (10648): Verilog HDL Display System Task info at verilog_readmemb.v(6): 01010101" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ffffffff verilog_readmemb.v(6) " "Info (10648): Verilog HDL Display System Task info at verilog_readmemb.v(6): ffffffff" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "55555555 verilog_readmemb.v(6) " "Info (10648): Verilog HDL Display System Task info at verilog_readmemb.v(6): 55555555" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "00000000 verilog_readmemb.v(6) " "Info (10648): Verilog HDL Display System Task info at verilog_readmemb.v(6): 00000000" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "aaaaaaaa verilog_readmemb.v(6) " "Info (10648): Verilog HDL Display System Task info at verilog_readmemb.v(6): aaaaaaaa" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "57d7ebef verilog_readmemb.v(6) " "Info (10648): Verilog HDL Display System Task info at verilog_readmemb.v(6): 57d7ebef" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ffffffff verilog_readmemb.v(6) " "Info (10648): Verilog HDL Display System Task info at verilog_readmemb.v(6): ffffffff" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "aaaaaaaa verilog_readmemb.v(6) " "Info (10648): Verilog HDL Display System Task info at verilog_readmemb.v(6): aaaaaaaa" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "verilog_readmemb.v(7) " "Warning (10175): Verilog HDL warning at verilog_readmemb.v(7): ignoring unsupported system task" {  } { { "verilog_readmemb.v" "" { Text "E:/quartus_workspace/verilog_readmemb/verilog_readmemb.v" 7 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WSGN_EMPTY_SHELL" "verilog_readmemb " "Warning (12158): Entity \"verilog_readmemb\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Error (12061): Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Error: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 18 11:57:08 2012 " "Error: Processing ended: Sat Feb 18 11:57:08 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
