Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  2 16:59:44 2019
| Host         : DESKTOP-0IL45C2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_test_timing_summary_routed.rpt -pb led_test_timing_summary_routed.pb -rpx led_test_timing_summary_routed.rpx -warn_on_violation
| Design       : led_test
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.248        0.000                      0                   64        0.204        0.000                      0                   64        1.700        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
usrclk_p              {0.000 3.200}        6.400           156.250         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
usrclk_p                                                                                                                                                                1.700        0.000                       0                     1  
  clk_out1_clk_wiz_0       97.248        0.000                      0                   64        0.204        0.000                      0                   64       49.650        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                   30.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  usrclk_p
  To Clock:  usrclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { usrclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.248ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.309ns (12.588%)  route 2.146ns (87.412%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 98.698 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.532    -0.639    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT4 (Prop_lut4_I1_O)        0.043    -0.596 r  led_reg[7]_i_1/O
                         net (fo=8, routed)           1.004     0.408    count_end_flag
    SLICE_X47Y94         FDRE                                         r  led_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.580    98.698    clk
    SLICE_X47Y94         FDRE                                         r  led_reg_reg[4]/C
                         clock pessimism             -0.681    98.017    
                         clock uncertainty           -0.161    97.857    
    SLICE_X47Y94         FDRE (Setup_fdre_C_CE)      -0.201    97.656    led_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         97.656    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                 97.248    

Slack (MET) :             97.461ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.309ns (15.048%)  route 1.744ns (84.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 98.516 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.524    -0.647    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT5 (Prop_lut5_I2_O)        0.043    -0.604 r  count[0]_i_1/O
                         net (fo=24, routed)          0.611     0.007    count[0]_i_1_n_0
    SLICE_X47Y128        FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.398    98.516    clk
    SLICE_X47Y128        FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.584    97.932    
                         clock uncertainty           -0.161    97.772    
    SLICE_X47Y128        FDRE (Setup_fdre_C_R)       -0.304    97.468    count_reg[20]
  -------------------------------------------------------------------
                         required time                         97.468    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                 97.461    

Slack (MET) :             97.461ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.309ns (15.048%)  route 1.744ns (84.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 98.516 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.524    -0.647    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT5 (Prop_lut5_I2_O)        0.043    -0.604 r  count[0]_i_1/O
                         net (fo=24, routed)          0.611     0.007    count[0]_i_1_n_0
    SLICE_X47Y128        FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.398    98.516    clk
    SLICE_X47Y128        FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.584    97.932    
                         clock uncertainty           -0.161    97.772    
    SLICE_X47Y128        FDRE (Setup_fdre_C_R)       -0.304    97.468    count_reg[21]
  -------------------------------------------------------------------
                         required time                         97.468    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                 97.461    

Slack (MET) :             97.461ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.309ns (15.048%)  route 1.744ns (84.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 98.516 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.524    -0.647    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT5 (Prop_lut5_I2_O)        0.043    -0.604 r  count[0]_i_1/O
                         net (fo=24, routed)          0.611     0.007    count[0]_i_1_n_0
    SLICE_X47Y128        FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.398    98.516    clk
    SLICE_X47Y128        FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.584    97.932    
                         clock uncertainty           -0.161    97.772    
    SLICE_X47Y128        FDRE (Setup_fdre_C_R)       -0.304    97.468    count_reg[22]
  -------------------------------------------------------------------
                         required time                         97.468    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                 97.461    

Slack (MET) :             97.461ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.309ns (15.048%)  route 1.744ns (84.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 98.516 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.524    -0.647    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT5 (Prop_lut5_I2_O)        0.043    -0.604 r  count[0]_i_1/O
                         net (fo=24, routed)          0.611     0.007    count[0]_i_1_n_0
    SLICE_X47Y128        FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.398    98.516    clk
    SLICE_X47Y128        FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.584    97.932    
                         clock uncertainty           -0.161    97.772    
    SLICE_X47Y128        FDRE (Setup_fdre_C_R)       -0.304    97.468    count_reg[23]
  -------------------------------------------------------------------
                         required time                         97.468    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                 97.461    

Slack (MET) :             97.575ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.309ns (15.074%)  route 1.741ns (84.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.532    -0.639    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT4 (Prop_lut4_I1_O)        0.043    -0.596 r  led_reg[7]_i_1/O
                         net (fo=8, routed)           0.599     0.003    count_end_flag
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.405    98.523    clk
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[0]/C
                         clock pessimism             -0.584    97.939    
                         clock uncertainty           -0.161    97.779    
    SLICE_X47Y135        FDRE (Setup_fdre_C_CE)      -0.201    97.578    led_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         97.578    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                 97.575    

Slack (MET) :             97.575ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.309ns (15.074%)  route 1.741ns (84.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.532    -0.639    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT4 (Prop_lut4_I1_O)        0.043    -0.596 r  led_reg[7]_i_1/O
                         net (fo=8, routed)           0.599     0.003    count_end_flag
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.405    98.523    clk
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[1]/C
                         clock pessimism             -0.584    97.939    
                         clock uncertainty           -0.161    97.779    
    SLICE_X47Y135        FDRE (Setup_fdre_C_CE)      -0.201    97.578    led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         97.578    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                 97.575    

Slack (MET) :             97.575ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.309ns (15.074%)  route 1.741ns (84.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.532    -0.639    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT4 (Prop_lut4_I1_O)        0.043    -0.596 r  led_reg[7]_i_1/O
                         net (fo=8, routed)           0.599     0.003    count_end_flag
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.405    98.523    clk
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[2]/C
                         clock pessimism             -0.584    97.939    
                         clock uncertainty           -0.161    97.779    
    SLICE_X47Y135        FDRE (Setup_fdre_C_CE)      -0.201    97.578    led_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         97.578    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                 97.575    

Slack (MET) :             97.575ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.309ns (15.074%)  route 1.741ns (84.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.532    -0.639    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT4 (Prop_lut4_I1_O)        0.043    -0.596 r  led_reg[7]_i_1/O
                         net (fo=8, routed)           0.599     0.003    count_end_flag
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.405    98.523    clk
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[3]/C
                         clock pessimism             -0.584    97.939    
                         clock uncertainty           -0.161    97.779    
    SLICE_X47Y135        FDRE (Setup_fdre_C_CE)      -0.201    97.578    led_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         97.578    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                 97.575    

Slack (MET) :             97.637ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.309ns (16.489%)  route 1.565ns (83.511%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.531    -2.047    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.824 f  count_reg[18]/Q
                         net (fo=2, routed)           0.610    -1.214    count_reg[18]
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.043    -1.171 r  led_reg[7]_i_4/O
                         net (fo=2, routed)           0.524    -0.647    led_reg[7]_i_4_n_0
    SLICE_X46Y125        LUT5 (Prop_lut5_I2_O)        0.043    -0.604 r  count[0]_i_1/O
                         net (fo=24, routed)          0.432    -0.173    count[0]_i_1_n_0
    SLICE_X47Y125        FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          1.395    98.513    clk
    SLICE_X47Y125        FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.584    97.929    
                         clock uncertainty           -0.161    97.769    
    SLICE_X47Y125        FDRE (Setup_fdre_C_R)       -0.304    97.465    count_reg[10]
  -------------------------------------------------------------------
                         required time                         97.465    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                 97.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.463%)  route 0.098ns (35.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.678    -0.501    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.401 r  count_reg[19]/Q
                         net (fo=2, routed)           0.098    -0.303    count_reg[19]
    SLICE_X47Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.226 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    count_reg[16]_i_1_n_4
    SLICE_X47Y127        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.898    -0.533    clk
    SLICE_X47Y127        FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.032    -0.501    
    SLICE_X47Y127        FDRE (Hold_fdre_C_D)         0.071    -0.430    count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.677    -0.502    clk
    SLICE_X47Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  count_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.304    count_reg[15]
    SLICE_X47Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.227 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    count_reg[12]_i_1_n_4
    SLICE_X47Y126        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.896    -0.535    clk
    SLICE_X47Y126        FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.033    -0.502    
    SLICE_X47Y126        FDRE (Hold_fdre_C_D)         0.071    -0.431    count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.334%)  route 0.137ns (51.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.685    -0.494    clk
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.394 f  led_reg_reg[0]/Q
                         net (fo=2, routed)           0.137    -0.257    led_OBUF[0]
    SLICE_X47Y135        LUT1 (Prop_lut1_I0_O)        0.028    -0.229 r  led_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    p_0_in[0]
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.906    -0.525    clk
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[0]/C
                         clock pessimism              0.031    -0.494    
    SLICE_X47Y135        FDRE (Hold_fdre_C_D)         0.061    -0.433    led_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.685    -0.494    clk
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.394 f  led_reg_reg[1]/Q
                         net (fo=2, routed)           0.136    -0.258    led_OBUF[1]
    SLICE_X47Y135        LUT1 (Prop_lut1_I0_O)        0.028    -0.230 r  led_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in[1]
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.906    -0.525    clk
    SLICE_X47Y135        FDRE                                         r  led_reg_reg[1]/C
                         clock pessimism              0.031    -0.494    
    SLICE_X47Y135        FDRE (Hold_fdre_C_D)         0.060    -0.434    led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.684    -0.495    clk
    SLICE_X47Y133        FDRE                                         r  led_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDRE (Prop_fdre_C_Q)         0.100    -0.395 f  led_reg_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.259    led_OBUF[5]
    SLICE_X47Y133        LUT1 (Prop_lut1_I0_O)        0.028    -0.231 r  led_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in[5]
    SLICE_X47Y133        FDRE                                         r  led_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.904    -0.527    clk
    SLICE_X47Y133        FDRE                                         r  led_reg_reg[5]/C
                         clock pessimism              0.032    -0.495    
    SLICE_X47Y133        FDRE (Hold_fdre_C_D)         0.060    -0.435    led_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 led_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.358%)  route 0.137ns (51.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.741    -0.438    clk
    SLICE_X47Y94         FDRE                                         r  led_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.338 f  led_reg_reg[4]/Q
                         net (fo=2, routed)           0.137    -0.201    led_OBUF[4]
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.028    -0.173 r  led_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    p_0_in[4]
    SLICE_X47Y94         FDRE                                         r  led_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.983    -0.448    clk
    SLICE_X47Y94         FDRE                                         r  led_reg_reg[4]/C
                         clock pessimism              0.010    -0.438    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.060    -0.378    led_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.677    -0.502    clk
    SLICE_X47Y123        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  count_reg[3]/Q
                         net (fo=2, routed)           0.099    -0.303    count_reg[3]
    SLICE_X47Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.226 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.226    count_reg[0]_i_2_n_4
    SLICE_X47Y123        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.896    -0.535    clk
    SLICE_X47Y123        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.033    -0.502    
    SLICE_X47Y123        FDRE (Hold_fdre_C_D)         0.071    -0.431    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.141%)  route 0.099ns (35.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.676    -0.503    clk
    SLICE_X47Y125        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  count_reg[11]/Q
                         net (fo=2, routed)           0.099    -0.304    count_reg[11]
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.227 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    count_reg[8]_i_1_n_4
    SLICE_X47Y125        FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.895    -0.536    clk
    SLICE_X47Y125        FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.033    -0.503    
    SLICE_X47Y125        FDRE (Hold_fdre_C_D)         0.071    -0.432    count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 led_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.678    -0.501    clk
    SLICE_X46Y127        FDRE                                         r  led_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.118    -0.383 f  led_reg_reg[7]/Q
                         net (fo=2, routed)           0.146    -0.237    led_OBUF[7]
    SLICE_X46Y127        LUT1 (Prop_lut1_I0_O)        0.028    -0.209 r  led_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.209    p_0_in[7]
    SLICE_X46Y127        FDRE                                         r  led_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.898    -0.533    clk
    SLICE_X46Y127        FDRE                                         r  led_reg_reg[7]/C
                         clock pessimism              0.032    -0.501    
    SLICE_X46Y127        FDRE (Hold_fdre_C_D)         0.087    -0.414    led_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.676    -0.503    clk
    SLICE_X47Y124        FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  count_reg[7]/Q
                         net (fo=2, routed)           0.101    -0.302    count_reg[7]
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.225 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    count_reg[4]_i_1_n_4
    SLICE_X47Y124        FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_module/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  clk_module/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    clk_module/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  clk_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    clk_module/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  clk_module/inst/clkout1_buf/O
                         net (fo=32, routed)          0.895    -0.536    clk
    SLICE_X47Y124        FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.033    -0.503    
    SLICE_X47Y124        FDRE (Hold_fdre_C_D)         0.071    -0.432    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_module/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    clk_module/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         100.000     98.929     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X47Y123    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X47Y125    count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X47Y125    count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X47Y126    count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X47Y126    count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X47Y126    count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X47Y126    count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.700         100.000     99.300     SLICE_X47Y127    count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y127    count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y127    count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y127    count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y127    count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y127    led_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y128    count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y128    count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y128    count_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y128    count_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y123    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y123    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y125    count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y125    count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y126    count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y126    count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y126    count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y126    count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y127    count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y127    count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X47Y127    count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clk_module/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         32.000      30.592     BUFGCTRL_X0Y1    clk_module/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         32.000      30.929     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         32.000      30.929     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y1  clk_module/inst/mmcm_adv_inst/CLKFBOUT



