<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_ad133dc6cffc87268aaef93154475505.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64Disassembler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64Disassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AArch64Disassembler.cpp - Disassembler for AArch64 -----------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Disassembler_8h.html">AArch64Disassembler.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64ExternalSymbolizer_8h.html">AArch64ExternalSymbolizer.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64AddressingModes_8h.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MCTargetDesc_8h.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64TargetInfo_8h.html">TargetInfo/AArch64TargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64BaseInfo_8h.html">Utils/AArch64BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="include_2llvm-c_2Disassembler_8h.html">llvm-c/Disassembler.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRelocationInfo_8h.html">llvm/MC/MCDisassembler/MCRelocationInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixedLenDisassembler_8h.html">llvm/MC/MCFixedLenDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   33</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;aarch64-disassembler&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// Pull DecodeStatus and its enum values into the global namespace.</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">   36</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// Forward declare these because the autogenerated code will reference them.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// Definitions are further down.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                              <span class="keywordtype">unsigned</span> RegNo, uint64_t Address,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a7107132210b607aae01038bcc651ebdc">DecodeFPR128_loRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                                 <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                                                 uint64_t Address,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                                 <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9b511931a441986ff66fd7d7f160bfae">DecodeFPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a7e80a878c3c7419c8816d549f8cc1ed5">DecodeFPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae2402ccf76dee944939a52f7913c4a41">DecodeFPR16RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a7145d4245d56be08c559149fa9aec899">DecodeFPR8RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a44a9cd988f3a8774490d477bcf89a08f">DecodeGPR64commonRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                               <span class="keywordtype">unsigned</span> RegNo, uint64_t Address,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">DecodeGPR32spRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                               <span class="keywordtype">unsigned</span> RegNo, uint64_t Address,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aacb592aa95c466bd4da232b8d1750546">DecodeQQRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac3567c4f12b7cebf7bd06a5b6e9eb300">DecodeQQQRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                           uint64_t Address,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a1eca80c45338fdf1ea7930d4d102deac">DecodeQQQQRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9c7474b9183f76a46f8caaa5749838b6">DecodeDDRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a2fc1eabacf77dc75184622e0a9dab4f8">DecodeDDDRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                           uint64_t Address,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a6f1819ed4952c72d47d097d2c71d9dad">DecodeDDDDRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a04c9204f9a3e2007be9b4dc5c0bc69c4">DecodeZPRRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                           uint64_t Address,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ad157b9779ad5a3525b082ea23220bb15">DecodeZPR_4bRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#af3ce9f9a9f3663cda1478d943c531894">DecodeZPR_3bRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#af8a992b130d06df86d2227ad64a24dba">DecodeZPR2RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a92d384f530fcbbef00b9e16916cc087b">DecodeZPR3RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ab71407710207b59cabf98fb7937cee6e">DecodeZPR4RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae17c43dd2a461705c13adb77bd6bf1a3">DecodePPRRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                           uint64_t Address,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac467ab480d4448ea8649ab149508c6ac">DecodePPR_3bRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4fec6fc35f7db0c2b1409c1be0496183">DecodeFixedPointScaleImm32</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a12bd7bf3d018f5f0ba6b0c289483db01">DecodeFixedPointScaleImm64</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4849e7b16e440bb7758a8305a7b5889d">DecodePCRelLabel19</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                       uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4ca0d43a9cc110a331ac95eccdf1c4f4">DecodeMemExtend</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                    uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a994d7ac5a94cde03e1a4de484a72814e">DecodeMRSSystemRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac161693fa3a45ffc2c81140ff7494009">DecodeMSRSystemRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a5d5b96257a097dc451b8176b79347444">DecodeThreeAddrSRegInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                                   uint64_t Address,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4093644a04f40b9a8cdb9bda2756221e">DecodeMoveImmInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aea6b1d419a6b3c15690133dd4b3a270d">DecodeUnsignedLdStInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                                  uint64_t Address,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                                  <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a645d7c736916f3108f3235b22a55292b">DecodeSignedLdStInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                                uint64_t Address,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a7dc32409e6b541c44b7a09f1861b9e96">DecodeExclusiveLdStInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                                   uint64_t Address,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ab4af8b3216045798c0b866fe48d53b5e">DecodePairLdStInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a67a8deb98321b22fb163c4e15f9f175c">DecodeAddSubERegInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                                uint64_t Address,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae0bc0e46772559890af392228543704e">DecodeLogicalImmInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                                uint64_t Address,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a84ad161f2023658dcbdaf2a7c93d5764">DecodeModImmInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#afec1b545cdbacfd6189a2ef593152a71">DecodeModImmTiedInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                                uint64_t Address,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ab2d0241c00277989fb47d352afabaf54">DecodeAdrInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ad93b01861dd43781430e3ebbc20a776a">DecodeAddSubImmShift</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9c89d7436dd9dc57f868bde96468eaa7">DecodeUnconditionalBranch</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a61840f1080e8fb1f15e6a174c2263d07">DecodeSystemPStateInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                                  uint64_t Address,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                                  <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a65201c1b44faa122299aaa0ed57664ea">DecodeTestAndBranch</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                        uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a2656bb08c962352a9f97abc0b7d61fff">DecodeFMOVLaneInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a30f72a392f929be2368142d1550b45d5">DecodeVecShiftR64Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a020e1720ba8caf0f8a95de378e4d49bc">DecodeVecShiftR64ImmNarrow</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a0fcb0b0c25bbe49a09866a2ba5ec68d2">DecodeVecShiftR32Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a41d72f9f8907122acb7114ac82273c47">DecodeVecShiftR32ImmNarrow</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a770593ec03b52d92e7d5c5e1a5021350">DecodeVecShiftR16Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a8ac713c741e2ec60c6da22aac7cbd460">DecodeVecShiftR16ImmNarrow</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#adff961ca56043308c2325cb5527119f0">DecodeVecShiftR8Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                        uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aa719d9fe33a439d10008d953003148e7">DecodeVecShiftL64Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4cd56ad6390932b6f79a936e86bc0da4">DecodeVecShiftL32Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4b8c07424ac4c07c9cf8b23e6315e18f">DecodeVecShiftL16Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a94a0bf3d3a4fd9e95a4ae2e4009ab9e2">DecodeVecShiftL8Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                        uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4e757eb74f947c6f4a291082ae829c26">DecodeWSeqPairsClassRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                                      <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                                      uint64_t Addr,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                                      <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a89a51a2977fb15f765b62145ee3bad0b">DecodeXSeqPairsClassRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                                      <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                                      uint64_t Addr,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                                      <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac35fd1319a3a8a533b1f1cb412bdfeb1">DecodeSVELogicalImmInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                                   <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                                   uint64_t Address,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> Bits&gt;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#afc01ae9938a629123667c859616143bc">DecodeSImm</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint64_t Imm,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                               uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">int</span> ElementW<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#afc872daace4bc80939120117d82dbc05">DecodeImm8OptLsl</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                     uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a579c841782644a4754a83fa5fa9924f4">DecodeSVEIncDecImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                       uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">  223</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> &amp;Out, <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">switch</span> (In) {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>:</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      <span class="comment">// Out stays the same.</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>:</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      Out = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      Out = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid DecodeStatus!&quot;</span>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#include &quot;AArch64GenDisassemblerTables.inc&quot;</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">  241</a></span>&#160;<span class="preprocessor">#define Success MCDisassembler::Success</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">  242</a></span>&#160;<span class="preprocessor">#define Fail MCDisassembler::Fail</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">  243</a></span>&#160;<span class="preprocessor">#define SoftFail MCDisassembler::SoftFail</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">  245</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                               <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a>(STI, Ctx);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;}</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64Disassembler.html#aeb2497953080ddc86f9e05b674454ac6">  251</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AArch64Disassembler.html#aeb2497953080ddc86f9e05b674454ac6">AArch64Disassembler::getInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64_t &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                                 <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                                 uint64_t Address,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                                 <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> = &amp;CS;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  Size = 0;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// We want to read exactly 4 bytes of data.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  Size = 4;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">// Encoded as a small-endian 32-bit word in the stream.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Insn =</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      (Bytes[3] &lt;&lt; 24) | (Bytes[2] &lt;&lt; 16) | (Bytes[1] &lt;&lt; 8) | (Bytes[0] &lt;&lt; 0);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// Calling the auto-generated decoder function.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">return</span> decodeInstruction(DecoderTable32, MI, Insn, Address, <span class="keyword">this</span>, <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> *</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#adb9e083833f237a890092b3580aa1039">  272</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#adb9e083833f237a890092b3580aa1039">createAArch64ExternalSymbolizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <a class="code" href="DisassemblerTypes_8h.html#a874b8982db7f95cc77db8845f81c22fc">LLVMOpInfoCallback</a> GetOpInfo,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                <a class="code" href="DisassemblerTypes_8h.html#a559a340cad45f2ba4c6e35116a6544a7">LLVMSymbolLookupCallback</a> SymbolLookUp,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                <span class="keywordtype">void</span> *DisInfo, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> *Ctx,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;RelInfo) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1AArch64ExternalSymbolizer.html">AArch64ExternalSymbolizer</a>(*Ctx, std::move(RelInfo), GetOpInfo,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                       SymbolLookUp, DisInfo);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a937116e9c4a0863979038e9be05d1604">  280</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="AArch64Disassembler_8cpp.html#a937116e9c4a0863979038e9be05d1604">LLVMInitializeAArch64Disassembler</a>() {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#a5504cff079de2ebf921f62c1734de177">getTheAArch64leTarget</a>(),</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                         <a class="code" href="AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#a35741a6418a8623f73066fb4cfe60f6e">getTheAArch64beTarget</a>(),</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                         <a class="code" href="AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a class="code" href="namespacellvm.html#a5504cff079de2ebf921f62c1734de177">getTheAArch64leTarget</a>(),</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                       <a class="code" href="AArch64Disassembler_8cpp.html#adb9e083833f237a890092b3580aa1039">createAArch64ExternalSymbolizer</a>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a class="code" href="namespacellvm.html#a35741a6418a8623f73066fb4cfe60f6e">getTheAArch64beTarget</a>(),</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                       <a class="code" href="AArch64Disassembler_8cpp.html#adb9e083833f237a890092b3580aa1039">createAArch64ExternalSymbolizer</a>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#a6801bd0c4f489c415aa4dd112f689431">getTheAArch64_32Target</a>(),</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                         <a class="code" href="AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a class="code" href="namespacellvm.html#a6801bd0c4f489c415aa4dd112f689431">getTheAArch64_32Target</a>(),</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                       <a class="code" href="AArch64Disassembler_8cpp.html#adb9e083833f237a890092b3580aa1039">createAArch64ExternalSymbolizer</a>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#ab3383917acb3327d70b33774b69e9d23">getTheARM64Target</a>(),</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                         <a class="code" href="AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a class="code" href="namespacellvm.html#ab3383917acb3327d70b33774b69e9d23">getTheARM64Target</a>(),</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                       <a class="code" href="AArch64Disassembler_8cpp.html#adb9e083833f237a890092b3580aa1039">createAArch64ExternalSymbolizer</a>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#a9822de3617fc8c79df9cefed09ecd5dc">getTheARM64_32Target</a>(),</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                         <a class="code" href="AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a class="code" href="namespacellvm.html#a9822de3617fc8c79df9cefed09ecd5dc">getTheARM64_32Target</a>(),</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                       <a class="code" href="AArch64Disassembler_8cpp.html#adb9e083833f237a890092b3580aa1039">createAArch64ExternalSymbolizer</a>);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a41217e5ae7e6a8409b478793d7dd5e82">  304</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a41217e5ae7e6a8409b478793d7dd5e82">FPR128DecoderTable</a>[] = {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    AArch64::Q0,  AArch64::Q1,  AArch64::Q2,  AArch64::Q3,  AArch64::Q4,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    AArch64::Q5,  AArch64::Q6,  AArch64::Q7,  AArch64::Q8,  AArch64::Q9,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    AArch64::Q10, AArch64::Q11, AArch64::Q12, AArch64::Q13, AArch64::Q14,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    AArch64::Q15, AArch64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    AArch64::Q30, AArch64::Q31</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;};</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">  314</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                              uint64_t Addr,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = FPR128DecoderTable[RegNo];</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a7107132210b607aae01038bcc651ebdc">  325</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a7107132210b607aae01038bcc651ebdc">DecodeFPR128_loRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                                 uint64_t Addr,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                                 <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 15)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a>(Inst, RegNo, Addr, Decoder);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;}</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a88eb7145ee965e030d18627d881b5ab7">  333</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a88eb7145ee965e030d18627d881b5ab7">FPR64DecoderTable</a>[] = {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    AArch64::D0,  AArch64::D1,  AArch64::D2,  AArch64::D3,  AArch64::D4,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    AArch64::D5,  AArch64::D6,  AArch64::D7,  AArch64::D8,  AArch64::D9,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    AArch64::D10, AArch64::D11, AArch64::D12, AArch64::D13, AArch64::D14,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    AArch64::D15, AArch64::D16, AArch64::D17, AArch64::D18, AArch64::D19,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    AArch64::D20, AArch64::D21, AArch64::D22, AArch64::D23, AArch64::D24,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    AArch64::D25, AArch64::D26, AArch64::D27, AArch64::D28, AArch64::D29,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    AArch64::D30, AArch64::D31</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;};</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a9b511931a441986ff66fd7d7f160bfae">  343</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9b511931a441986ff66fd7d7f160bfae">DecodeFPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                             uint64_t Addr,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = FPR64DecoderTable[RegNo];</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aaa920d3c0711e0636921a471002d1bf0">  354</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#aaa920d3c0711e0636921a471002d1bf0">FPR32DecoderTable</a>[] = {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    AArch64::S0,  AArch64::S1,  AArch64::S2,  AArch64::S3,  AArch64::S4,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    AArch64::S5,  AArch64::S6,  AArch64::S7,  AArch64::S8,  AArch64::S9,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    AArch64::S10, AArch64::S11, AArch64::S12, AArch64::S13, AArch64::S14,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    AArch64::S15, AArch64::S16, AArch64::S17, AArch64::S18, AArch64::S19,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    AArch64::S20, AArch64::S21, AArch64::S22, AArch64::S23, AArch64::S24,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    AArch64::S25, AArch64::S26, AArch64::S27, AArch64::S28, AArch64::S29,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    AArch64::S30, AArch64::S31</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;};</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a7e80a878c3c7419c8816d549f8cc1ed5">  364</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a7e80a878c3c7419c8816d549f8cc1ed5">DecodeFPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                             uint64_t Addr,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = FPR32DecoderTable[RegNo];</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a07292742c2326ee2115ba0d1fd8f10ba">  375</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a07292742c2326ee2115ba0d1fd8f10ba">FPR16DecoderTable</a>[] = {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    AArch64::H0,  AArch64::H1,  AArch64::H2,  AArch64::H3,  AArch64::H4,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    AArch64::H5,  AArch64::H6,  AArch64::H7,  AArch64::H8,  AArch64::H9,</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    AArch64::H10, AArch64::H11, AArch64::H12, AArch64::H13, AArch64::H14,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    AArch64::H15, AArch64::H16, AArch64::H17, AArch64::H18, AArch64::H19,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    AArch64::H20, AArch64::H21, AArch64::H22, AArch64::H23, AArch64::H24,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    AArch64::H25, AArch64::H26, AArch64::H27, AArch64::H28, AArch64::H29,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    AArch64::H30, AArch64::H31</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;};</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ae2402ccf76dee944939a52f7913c4a41">  385</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae2402ccf76dee944939a52f7913c4a41">DecodeFPR16RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                             uint64_t Addr,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = FPR16DecoderTable[RegNo];</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a655cee92a42531ff6fd43c32ee54fd0b">  396</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a655cee92a42531ff6fd43c32ee54fd0b">FPR8DecoderTable</a>[] = {</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    AArch64::B0,  AArch64::B1,  AArch64::B2,  AArch64::B3,  AArch64::B4,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    AArch64::B5,  AArch64::B6,  AArch64::B7,  AArch64::B8,  AArch64::B9,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    AArch64::B10, AArch64::B11, AArch64::B12, AArch64::B13, AArch64::B14,</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    AArch64::B15, AArch64::B16, AArch64::B17, AArch64::B18, AArch64::B19,</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    AArch64::B20, AArch64::B21, AArch64::B22, AArch64::B23, AArch64::B24,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    AArch64::B25, AArch64::B26, AArch64::B27, AArch64::B28, AArch64::B29,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    AArch64::B30, AArch64::B31</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;};</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a7145d4245d56be08c559149fa9aec899">  406</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a7145d4245d56be08c559149fa9aec899">DecodeFPR8RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                            uint64_t Addr,</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = FPR8DecoderTable[RegNo];</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;}</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ac0404e71a7693abeb060b531c700b9e5">  417</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#ac0404e71a7693abeb060b531c700b9e5">GPR64DecoderTable</a>[] = {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    AArch64::X0,  AArch64::X1,  AArch64::X2,  AArch64::X3,  AArch64::X4,</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    AArch64::X5,  AArch64::X6,  AArch64::X7,  AArch64::X8,  AArch64::X9,</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    AArch64::X10, AArch64::X11, AArch64::X12, AArch64::X13, AArch64::X14,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    AArch64::X15, AArch64::X16, AArch64::X17, AArch64::X18, AArch64::X19,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    AArch64::X20, AArch64::X21, AArch64::X22, AArch64::X23, AArch64::X24,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    AArch64::X25, AArch64::X26, AArch64::X27, AArch64::X28, AArch64::FP,</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    AArch64::LR,  AArch64::XZR</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;};</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a44a9cd988f3a8774490d477bcf89a08f">  427</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a44a9cd988f3a8774490d477bcf89a08f">DecodeGPR64commonRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                                   uint64_t Addr,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 30)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = GPR64DecoderTable[RegNo];</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;}</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">  438</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                             uint64_t Addr,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = GPR64DecoderTable[RegNo];</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">  449</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = GPR64DecoderTable[RegNo];</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">if</span> (Register == AArch64::XZR)</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    Register = AArch64::SP;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;}</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a8f008b6eee2b37b1cf6f684e34342427">  461</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a8f008b6eee2b37b1cf6f684e34342427">GPR32DecoderTable</a>[] = {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    AArch64::W0,  AArch64::W1,  AArch64::W2,  AArch64::W3,  AArch64::W4,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    AArch64::W5,  AArch64::W6,  AArch64::W7,  AArch64::W8,  AArch64::W9,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    AArch64::W10, AArch64::W11, AArch64::W12, AArch64::W13, AArch64::W14,</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    AArch64::W15, AArch64::W16, AArch64::W17, AArch64::W18, AArch64::W19,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    AArch64::W20, AArch64::W21, AArch64::W22, AArch64::W23, AArch64::W24,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    AArch64::W25, AArch64::W26, AArch64::W27, AArch64::W28, AArch64::W29,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    AArch64::W30, AArch64::WZR</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;};</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">  471</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                             uint64_t Addr,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = GPR32DecoderTable[RegNo];</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;}</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">  482</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">DecodeGPR32spRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = GPR32DecoderTable[RegNo];</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">if</span> (Register == AArch64::WZR)</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    Register = AArch64::WSP;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;}</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a6468802798b6ce18ee20142a71477f7d">  494</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a6468802798b6ce18ee20142a71477f7d">ZPRDecoderTable</a>[] = {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    AArch64::Z0,  AArch64::Z1,  AArch64::Z2,  AArch64::Z3,</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    AArch64::Z4,  AArch64::Z5,  AArch64::Z6,  AArch64::Z7,</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    AArch64::Z8,  AArch64::Z9,  AArch64::Z10, AArch64::Z11,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    AArch64::Z12, AArch64::Z13, AArch64::Z14, AArch64::Z15,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    AArch64::Z16, AArch64::Z17, AArch64::Z18, AArch64::Z19,</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    AArch64::Z20, AArch64::Z21, AArch64::Z22, AArch64::Z23,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    AArch64::Z24, AArch64::Z25, AArch64::Z26, AArch64::Z27,</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    AArch64::Z28, AArch64::Z29, AArch64::Z30, AArch64::Z31</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;};</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a04c9204f9a3e2007be9b4dc5c0bc69c4">  505</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a04c9204f9a3e2007be9b4dc5c0bc69c4">DecodeZPRRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                           uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span>* Decoder) {</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = ZPRDecoderTable[RegNo];</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;}</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ad157b9779ad5a3525b082ea23220bb15">  516</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ad157b9779ad5a3525b082ea23220bb15">DecodeZPR_4bRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                                              uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 15)</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a04c9204f9a3e2007be9b4dc5c0bc69c4">DecodeZPRRegisterClass</a>(Inst, RegNo, Address, Decoder);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;}</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#af3ce9f9a9f3663cda1478d943c531894">  524</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#af3ce9f9a9f3663cda1478d943c531894">DecodeZPR_3bRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                              uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 7)</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a04c9204f9a3e2007be9b4dc5c0bc69c4">DecodeZPRRegisterClass</a>(Inst, RegNo, Address, Decoder);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;}</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a19aaa86753683558a9eb68cec2726b6d">  532</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a19aaa86753683558a9eb68cec2726b6d">ZZDecoderTable</a>[] = {</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  AArch64::Z0_Z1,   AArch64::Z1_Z2,   AArch64::Z2_Z3,   AArch64::Z3_Z4,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  AArch64::Z4_Z5,   AArch64::Z5_Z6,   AArch64::Z6_Z7,   AArch64::Z7_Z8,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  AArch64::Z8_Z9,   AArch64::Z9_Z10,  AArch64::Z10_Z11, AArch64::Z11_Z12,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  AArch64::Z12_Z13, AArch64::Z13_Z14, AArch64::Z14_Z15, AArch64::Z15_Z16,</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  AArch64::Z16_Z17, AArch64::Z17_Z18, AArch64::Z18_Z19, AArch64::Z19_Z20,</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  AArch64::Z20_Z21, AArch64::Z21_Z22, AArch64::Z22_Z23, AArch64::Z23_Z24,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  AArch64::Z24_Z25, AArch64::Z25_Z26, AArch64::Z26_Z27, AArch64::Z27_Z28,</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  AArch64::Z28_Z29, AArch64::Z29_Z30, AArch64::Z30_Z31, AArch64::Z31_Z0</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;};</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#af8a992b130d06df86d2227ad64a24dba">  543</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#af8a992b130d06df86d2227ad64a24dba">DecodeZPR2RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                                            uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span>* Decoder) {</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = ZZDecoderTable[RegNo];</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;}</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#acc90da2db757a2a15db09d00e12dc28b">  553</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#acc90da2db757a2a15db09d00e12dc28b">ZZZDecoderTable</a>[] = {</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  AArch64::Z0_Z1_Z2,    AArch64::Z1_Z2_Z3,    AArch64::Z2_Z3_Z4,</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  AArch64::Z3_Z4_Z5,    AArch64::Z4_Z5_Z6,    AArch64::Z5_Z6_Z7,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  AArch64::Z6_Z7_Z8,    AArch64::Z7_Z8_Z9,    AArch64::Z8_Z9_Z10,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  AArch64::Z9_Z10_Z11,  AArch64::Z10_Z11_Z12, AArch64::Z11_Z12_Z13,</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  AArch64::Z12_Z13_Z14, AArch64::Z13_Z14_Z15, AArch64::Z14_Z15_Z16,</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  AArch64::Z15_Z16_Z17, AArch64::Z16_Z17_Z18, AArch64::Z17_Z18_Z19,</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  AArch64::Z18_Z19_Z20, AArch64::Z19_Z20_Z21, AArch64::Z20_Z21_Z22,</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  AArch64::Z21_Z22_Z23, AArch64::Z22_Z23_Z24, AArch64::Z23_Z24_Z25,</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  AArch64::Z24_Z25_Z26, AArch64::Z25_Z26_Z27, AArch64::Z26_Z27_Z28,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  AArch64::Z27_Z28_Z29, AArch64::Z28_Z29_Z30, AArch64::Z29_Z30_Z31,</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  AArch64::Z30_Z31_Z0,  AArch64::Z31_Z0_Z1</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;};</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a92d384f530fcbbef00b9e16916cc087b">  567</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a92d384f530fcbbef00b9e16916cc087b">DecodeZPR3RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                            uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span>* Decoder) {</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = ZZZDecoderTable[RegNo];</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;}</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#adaecde74b66e621825db62c958622130">  577</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#adaecde74b66e621825db62c958622130">ZZZZDecoderTable</a>[] = {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  AArch64::Z0_Z1_Z2_Z3,     AArch64::Z1_Z2_Z3_Z4,     AArch64::Z2_Z3_Z4_Z5,</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  AArch64::Z3_Z4_Z5_Z6,     AArch64::Z4_Z5_Z6_Z7,     AArch64::Z5_Z6_Z7_Z8,</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  AArch64::Z6_Z7_Z8_Z9,     AArch64::Z7_Z8_Z9_Z10,    AArch64::Z8_Z9_Z10_Z11,</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  AArch64::Z9_Z10_Z11_Z12,  AArch64::Z10_Z11_Z12_Z13, AArch64::Z11_Z12_Z13_Z14,</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  AArch64::Z12_Z13_Z14_Z15, AArch64::Z13_Z14_Z15_Z16, AArch64::Z14_Z15_Z16_Z17,</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  AArch64::Z15_Z16_Z17_Z18, AArch64::Z16_Z17_Z18_Z19, AArch64::Z17_Z18_Z19_Z20,</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  AArch64::Z18_Z19_Z20_Z21, AArch64::Z19_Z20_Z21_Z22, AArch64::Z20_Z21_Z22_Z23,</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  AArch64::Z21_Z22_Z23_Z24, AArch64::Z22_Z23_Z24_Z25, AArch64::Z23_Z24_Z25_Z26,</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  AArch64::Z24_Z25_Z26_Z27, AArch64::Z25_Z26_Z27_Z28, AArch64::Z26_Z27_Z28_Z29,</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  AArch64::Z27_Z28_Z29_Z30, AArch64::Z28_Z29_Z30_Z31, AArch64::Z29_Z30_Z31_Z0,</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  AArch64::Z30_Z31_Z0_Z1,   AArch64::Z31_Z0_Z1_Z2</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;};</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ab71407710207b59cabf98fb7937cee6e">  591</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ab71407710207b59cabf98fb7937cee6e">DecodeZPR4RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                                            uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span>* Decoder) {</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = ZZZZDecoderTable[RegNo];</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ac5637f6ab7f8fbb7994bf13e4b8a6861">  601</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#ac5637f6ab7f8fbb7994bf13e4b8a6861">PPRDecoderTable</a>[] = {</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  AArch64::P0,  AArch64::P1,  AArch64::P2,  AArch64::P3,</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  AArch64::P4,  AArch64::P5,  AArch64::P6,  AArch64::P7,</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  AArch64::P8,  AArch64::P9,  AArch64::P10, AArch64::P11,</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  AArch64::P12, AArch64::P13, AArch64::P14, AArch64::P15</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;};</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ae17c43dd2a461705c13adb77bd6bf1a3">  608</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae17c43dd2a461705c13adb77bd6bf1a3">DecodePPRRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                           uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 15)</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = PPRDecoderTable[RegNo];</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;}</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ac467ab480d4448ea8649ab149508c6ac">  618</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac467ab480d4448ea8649ab149508c6ac">DecodePPR_3bRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                                              uint64_t Addr,</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span>* Decoder) {</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 7)</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="comment">// Just reuse the PPR decode table</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ae17c43dd2a461705c13adb77bd6bf1a3">DecodePPRRegisterClass</a>(Inst, RegNo, Addr, Decoder);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;}</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aed116ed7ef746bb9f689c249084829a9">  628</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#aed116ed7ef746bb9f689c249084829a9">VectorDecoderTable</a>[] = {</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    AArch64::Q0,  AArch64::Q1,  AArch64::Q2,  AArch64::Q3,  AArch64::Q4,</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    AArch64::Q5,  AArch64::Q6,  AArch64::Q7,  AArch64::Q8,  AArch64::Q9,</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    AArch64::Q10, AArch64::Q11, AArch64::Q12, AArch64::Q13, AArch64::Q14,</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    AArch64::Q15, AArch64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19,</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24,</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    AArch64::Q30, AArch64::Q31</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;};</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">  638</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                              uint64_t Addr,</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = VectorDecoderTable[RegNo];</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;}</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a11fc054f3f8a8b38727736a4a6a9b698">  649</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a11fc054f3f8a8b38727736a4a6a9b698">QQDecoderTable</a>[] = {</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  AArch64::Q0_Q1,   AArch64::Q1_Q2,   AArch64::Q2_Q3,   AArch64::Q3_Q4,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  AArch64::Q4_Q5,   AArch64::Q5_Q6,   AArch64::Q6_Q7,   AArch64::Q7_Q8,</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  AArch64::Q8_Q9,   AArch64::Q9_Q10,  AArch64::Q10_Q11, AArch64::Q11_Q12,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  AArch64::Q12_Q13, AArch64::Q13_Q14, AArch64::Q14_Q15, AArch64::Q15_Q16,</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  AArch64::Q16_Q17, AArch64::Q17_Q18, AArch64::Q18_Q19, AArch64::Q19_Q20,</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  AArch64::Q20_Q21, AArch64::Q21_Q22, AArch64::Q22_Q23, AArch64::Q23_Q24,</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  AArch64::Q24_Q25, AArch64::Q25_Q26, AArch64::Q26_Q27, AArch64::Q27_Q28,</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  AArch64::Q28_Q29, AArch64::Q29_Q30, AArch64::Q30_Q31, AArch64::Q31_Q0</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;};</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aacb592aa95c466bd4da232b8d1750546">  660</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aacb592aa95c466bd4da232b8d1750546">DecodeQQRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                                          uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = QQDecoderTable[RegNo];</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;}</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#adcb5f35f01d65ed5074978f05bf1d1ca">  669</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#adcb5f35f01d65ed5074978f05bf1d1ca">QQQDecoderTable</a>[] = {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  AArch64::Q0_Q1_Q2,    AArch64::Q1_Q2_Q3,    AArch64::Q2_Q3_Q4,</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  AArch64::Q3_Q4_Q5,    AArch64::Q4_Q5_Q6,    AArch64::Q5_Q6_Q7,</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  AArch64::Q6_Q7_Q8,    AArch64::Q7_Q8_Q9,    AArch64::Q8_Q9_Q10,</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  AArch64::Q9_Q10_Q11,  AArch64::Q10_Q11_Q12, AArch64::Q11_Q12_Q13,</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  AArch64::Q12_Q13_Q14, AArch64::Q13_Q14_Q15, AArch64::Q14_Q15_Q16,</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  AArch64::Q15_Q16_Q17, AArch64::Q16_Q17_Q18, AArch64::Q17_Q18_Q19,</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  AArch64::Q18_Q19_Q20, AArch64::Q19_Q20_Q21, AArch64::Q20_Q21_Q22,</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  AArch64::Q21_Q22_Q23, AArch64::Q22_Q23_Q24, AArch64::Q23_Q24_Q25,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  AArch64::Q24_Q25_Q26, AArch64::Q25_Q26_Q27, AArch64::Q26_Q27_Q28,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  AArch64::Q27_Q28_Q29, AArch64::Q28_Q29_Q30, AArch64::Q29_Q30_Q31,</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  AArch64::Q30_Q31_Q0,  AArch64::Q31_Q0_Q1</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;};</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ac3567c4f12b7cebf7bd06a5b6e9eb300">  683</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac3567c4f12b7cebf7bd06a5b6e9eb300">DecodeQQQRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                                           uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = QQQDecoderTable[RegNo];</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;}</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4c28750543481060819c55c699d8ab52">  692</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a4c28750543481060819c55c699d8ab52">QQQQDecoderTable</a>[] = {</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  AArch64::Q0_Q1_Q2_Q3,     AArch64::Q1_Q2_Q3_Q4,     AArch64::Q2_Q3_Q4_Q5,</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  AArch64::Q3_Q4_Q5_Q6,     AArch64::Q4_Q5_Q6_Q7,     AArch64::Q5_Q6_Q7_Q8,</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  AArch64::Q6_Q7_Q8_Q9,     AArch64::Q7_Q8_Q9_Q10,    AArch64::Q8_Q9_Q10_Q11,</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  AArch64::Q9_Q10_Q11_Q12,  AArch64::Q10_Q11_Q12_Q13, AArch64::Q11_Q12_Q13_Q14,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  AArch64::Q12_Q13_Q14_Q15, AArch64::Q13_Q14_Q15_Q16, AArch64::Q14_Q15_Q16_Q17,</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  AArch64::Q15_Q16_Q17_Q18, AArch64::Q16_Q17_Q18_Q19, AArch64::Q17_Q18_Q19_Q20,</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  AArch64::Q18_Q19_Q20_Q21, AArch64::Q19_Q20_Q21_Q22, AArch64::Q20_Q21_Q22_Q23,</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  AArch64::Q21_Q22_Q23_Q24, AArch64::Q22_Q23_Q24_Q25, AArch64::Q23_Q24_Q25_Q26,</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  AArch64::Q24_Q25_Q26_Q27, AArch64::Q25_Q26_Q27_Q28, AArch64::Q26_Q27_Q28_Q29,</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  AArch64::Q27_Q28_Q29_Q30, AArch64::Q28_Q29_Q30_Q31, AArch64::Q29_Q30_Q31_Q0,</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  AArch64::Q30_Q31_Q0_Q1,   AArch64::Q31_Q0_Q1_Q2</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;};</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a1eca80c45338fdf1ea7930d4d102deac">  706</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a1eca80c45338fdf1ea7930d4d102deac">DecodeQQQQRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                            uint64_t Addr,</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = QQQQDecoderTable[RegNo];</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;}</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aa6d88789818dee78130fc3bd7607d31d">  716</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#aa6d88789818dee78130fc3bd7607d31d">DDDecoderTable</a>[] = {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  AArch64::D0_D1,   AArch64::D1_D2,   AArch64::D2_D3,   AArch64::D3_D4,</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  AArch64::D4_D5,   AArch64::D5_D6,   AArch64::D6_D7,   AArch64::D7_D8,</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  AArch64::D8_D9,   AArch64::D9_D10,  AArch64::D10_D11, AArch64::D11_D12,</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  AArch64::D12_D13, AArch64::D13_D14, AArch64::D14_D15, AArch64::D15_D16,</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  AArch64::D16_D17, AArch64::D17_D18, AArch64::D18_D19, AArch64::D19_D20,</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  AArch64::D20_D21, AArch64::D21_D22, AArch64::D22_D23, AArch64::D23_D24,</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  AArch64::D24_D25, AArch64::D25_D26, AArch64::D26_D27, AArch64::D27_D28,</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  AArch64::D28_D29, AArch64::D29_D30, AArch64::D30_D31, AArch64::D31_D0</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;};</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a9c7474b9183f76a46f8caaa5749838b6">  727</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9c7474b9183f76a46f8caaa5749838b6">DecodeDDRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                          uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = DDDecoderTable[RegNo];</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ab62892240a9e67bfe00211b769b3e7ec">  736</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#ab62892240a9e67bfe00211b769b3e7ec">DDDDecoderTable</a>[] = {</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  AArch64::D0_D1_D2,    AArch64::D1_D2_D3,    AArch64::D2_D3_D4,</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  AArch64::D3_D4_D5,    AArch64::D4_D5_D6,    AArch64::D5_D6_D7,</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  AArch64::D6_D7_D8,    AArch64::D7_D8_D9,    AArch64::D8_D9_D10,</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  AArch64::D9_D10_D11,  AArch64::D10_D11_D12, AArch64::D11_D12_D13,</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  AArch64::D12_D13_D14, AArch64::D13_D14_D15, AArch64::D14_D15_D16,</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  AArch64::D15_D16_D17, AArch64::D16_D17_D18, AArch64::D17_D18_D19,</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  AArch64::D18_D19_D20, AArch64::D19_D20_D21, AArch64::D20_D21_D22,</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  AArch64::D21_D22_D23, AArch64::D22_D23_D24, AArch64::D23_D24_D25,</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  AArch64::D24_D25_D26, AArch64::D25_D26_D27, AArch64::D26_D27_D28,</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  AArch64::D27_D28_D29, AArch64::D28_D29_D30, AArch64::D29_D30_D31,</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  AArch64::D30_D31_D0,  AArch64::D31_D0_D1</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;};</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a2fc1eabacf77dc75184622e0a9dab4f8">  750</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a2fc1eabacf77dc75184622e0a9dab4f8">DecodeDDDRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                                           uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = DDDDecoderTable[RegNo];</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ad8e37d2e048d43645629bbbb22c495e5">  759</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#ad8e37d2e048d43645629bbbb22c495e5">DDDDDecoderTable</a>[] = {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  AArch64::D0_D1_D2_D3,     AArch64::D1_D2_D3_D4,     AArch64::D2_D3_D4_D5,</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  AArch64::D3_D4_D5_D6,     AArch64::D4_D5_D6_D7,     AArch64::D5_D6_D7_D8,</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  AArch64::D6_D7_D8_D9,     AArch64::D7_D8_D9_D10,    AArch64::D8_D9_D10_D11,</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  AArch64::D9_D10_D11_D12,  AArch64::D10_D11_D12_D13, AArch64::D11_D12_D13_D14,</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  AArch64::D12_D13_D14_D15, AArch64::D13_D14_D15_D16, AArch64::D14_D15_D16_D17,</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  AArch64::D15_D16_D17_D18, AArch64::D16_D17_D18_D19, AArch64::D17_D18_D19_D20,</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  AArch64::D18_D19_D20_D21, AArch64::D19_D20_D21_D22, AArch64::D20_D21_D22_D23,</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  AArch64::D21_D22_D23_D24, AArch64::D22_D23_D24_D25, AArch64::D23_D24_D25_D26,</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  AArch64::D24_D25_D26_D27, AArch64::D25_D26_D27_D28, AArch64::D26_D27_D28_D29,</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  AArch64::D27_D28_D29_D30, AArch64::D28_D29_D30_D31, AArch64::D29_D30_D31_D0,</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  AArch64::D30_D31_D0_D1,   AArch64::D31_D0_D1_D2</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;};</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a6f1819ed4952c72d47d097d2c71d9dad">  773</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a6f1819ed4952c72d47d097d2c71d9dad">DecodeDDDDRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                            uint64_t Addr,</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Register.html">Register</a> = DDDDDecoderTable[RegNo];</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Register));</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;}</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4fec6fc35f7db0c2b1409c1be0496183">  783</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4fec6fc35f7db0c2b1409c1be0496183">DecodeFixedPointScaleImm32</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="comment">// scale{5} is asserted as 1 in tblgen.</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  Imm |= 0x20;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(64 - Imm));</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a12bd7bf3d018f5f0ba6b0c289483db01">  792</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a12bd7bf3d018f5f0ba6b0c289483db01">DecodeFixedPointScaleImm64</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(64 - Imm));</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;}</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4849e7b16e440bb7758a8305a7b5889d">  799</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4849e7b16e440bb7758a8305a7b5889d">DecodePCRelLabel19</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;                                       uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  int64_t ImmVal = Imm;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="comment">// Sign-extend 19-bit immediate.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">if</span> (ImmVal &amp; (1 &lt;&lt; (19 - 1)))</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    ImmVal |= ~((1LL &lt;&lt; 19) - 1);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a>(Inst, ImmVal *  4, Addr,</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                                     Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() != AArch64::LDRXl, 0, 4))</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(ImmVal));</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;}</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4ca0d43a9cc110a331ac95eccdf1c4f4">  815</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4ca0d43a9cc110a331ac95eccdf1c4f4">DecodeMemExtend</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;                                    uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((Imm  &gt;&gt; 1) &amp; 1));</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm &amp; 1));</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a994d7ac5a94cde03e1a4de484a72814e">  822</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a994d7ac5a94cde03e1a4de484a72814e">DecodeMRSSystemRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                                            uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="comment">// Every system register in the encoding space is valid with the syntax</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="comment">// S&lt;op0&gt;_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;, so decoding system registers always succeeds.</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;}</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ac161693fa3a45ffc2c81140ff7494009">  832</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac161693fa3a45ffc2c81140ff7494009">DecodeMSRSystemRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                                            uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;}</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a2656bb08c962352a9f97abc0b7d61fff">  840</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a2656bb08c962352a9f97abc0b7d61fff">DecodeFMOVLaneInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                                              uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="comment">// This decoder exists to add the dummy Lane operand to the MCInst, which must</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="comment">// be 1 in assembly but has no other real manifestation.</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(Insn, 0, 5);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Insn, 5, 5);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordtype">unsigned</span> IsToVec = fieldFromInstruction(Insn, 16, 1);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordflow">if</span> (IsToVec) {</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  }</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="comment">// Add the lane</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(1));</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;}</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">  863</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a>) {</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Add - Imm));</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;}</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a9524d8d16b066a213bd3f48055fc9275">  869</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a>) {</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((Imm + Add) &amp; (Add - 1)));</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;}</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a30f72a392f929be2368142d1550b45d5">  875</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a30f72a392f929be2368142d1550b45d5">DecodeVecShiftR64Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm, 64);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;}</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a020e1720ba8caf0f8a95de378e4d49bc">  880</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a020e1720ba8caf0f8a95de378e4d49bc">DecodeVecShiftR64ImmNarrow</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm | 0x20, 64);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a0fcb0b0c25bbe49a09866a2ba5ec68d2">  886</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a0fcb0b0c25bbe49a09866a2ba5ec68d2">DecodeVecShiftR32Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm, 32);</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;}</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a41d72f9f8907122acb7114ac82273c47">  891</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a41d72f9f8907122acb7114ac82273c47">DecodeVecShiftR32ImmNarrow</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm | 0x10, 32);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;}</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a770593ec03b52d92e7d5c5e1a5021350">  897</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a770593ec03b52d92e7d5c5e1a5021350">DecodeVecShiftR16Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm, 16);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;}</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a8ac713c741e2ec60c6da22aac7cbd460">  902</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a8ac713c741e2ec60c6da22aac7cbd460">DecodeVecShiftR16ImmNarrow</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                                               uint64_t Addr,</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm | 0x8, 16);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;}</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#adff961ca56043308c2325cb5527119f0">  908</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#adff961ca56043308c2325cb5527119f0">DecodeVecShiftR8Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                        uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm, 8);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;}</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aa719d9fe33a439d10008d953003148e7">  913</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aa719d9fe33a439d10008d953003148e7">DecodeVecShiftL64Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(Inst, Imm, 64);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;}</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4cd56ad6390932b6f79a936e86bc0da4">  918</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4cd56ad6390932b6f79a936e86bc0da4">DecodeVecShiftL32Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(Inst, Imm, 32);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4b8c07424ac4c07c9cf8b23e6315e18f">  923</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4b8c07424ac4c07c9cf8b23e6315e18f">DecodeVecShiftL16Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(Inst, Imm, 16);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;}</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a94a0bf3d3a4fd9e95a4ae2e4009ab9e2">  928</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a94a0bf3d3a4fd9e95a4ae2e4009ab9e2">DecodeVecShiftL8Imm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                                        uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(Inst, Imm, 8);</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;}</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a5d5b96257a097dc451b8176b79347444">  933</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a5d5b96257a097dc451b8176b79347444">DecodeThreeAddrSRegInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                                                   uint64_t Addr,</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordtype">unsigned</span> Rm = fieldFromInstruction(insn, 16, 5);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordtype">unsigned</span> shiftHi = fieldFromInstruction(insn, 22, 2);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="keywordtype">unsigned</span> shiftLo = fieldFromInstruction(insn, 10, 6);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordtype">unsigned</span> shift = (shiftHi &lt;&lt; 6) | shiftLo;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrs:</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrs:</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrs:</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrs:</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="comment">// if shift == &#39;11&#39; then ReservedValue()</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="keywordflow">if</span> (shiftHi == 0x3)</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWrs:</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDSWrs:</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">case</span> AArch64::BICWrs:</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="keywordflow">case</span> AArch64::BICSWrs:</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRWrs:</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordflow">case</span> AArch64::ORNWrs:</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="keywordflow">case</span> AArch64::EORWrs:</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordflow">case</span> AArch64::EONWrs: {</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="comment">// if sf == &#39;0&#39; and imm6&lt;5&gt; == &#39;1&#39; then ReservedValue()</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <span class="keywordflow">if</span> (shiftLo &gt;&gt; 5 == 1)</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  }</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrs:</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrs:</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrs:</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrs:</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="comment">// if shift == &#39;11&#39; then ReservedValue()</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordflow">if</span> (shiftHi == 0x3)</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXrs:</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDSXrs:</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">case</span> AArch64::BICXrs:</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">case</span> AArch64::BICSXrs:</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRXrs:</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordflow">case</span> AArch64::ORNXrs:</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="keywordflow">case</span> AArch64::EORXrs:</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">case</span> AArch64::EONXrs:</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rm, Addr, Decoder);</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  }</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(shift));</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;}</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4093644a04f40b9a8cdb9bda2756221e">  995</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4093644a04f40b9a8cdb9bda2756221e">DecodeMoveImmInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;                                             uint64_t Addr,</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keywordtype">unsigned</span> imm = fieldFromInstruction(insn, 5, 16);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordtype">unsigned</span> shift = fieldFromInstruction(insn, 21, 2);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  shift &lt;&lt;= 4;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVZWi:</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVNWi:</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVKWi:</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">if</span> (shift &amp; (1U &lt;&lt; 5))</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVZXi:</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVNXi:</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVKXi:</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  }</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::MOVKWi ||</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::MOVKXi)</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0));</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(shift));</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;}</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aea6b1d419a6b3c15690133dd4b3a270d"> 1028</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aea6b1d419a6b3c15690133dd4b3a270d">DecodeUnsignedLdStInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                                  uint64_t Addr,</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;                                                  <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordtype">unsigned</span> offset = fieldFromInstruction(insn, 10, 12);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keywordflow">case</span> AArch64::PRFMui:</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="comment">// Rt is an immediate in prefetch.</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Rt));</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBui:</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBui:</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWui:</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHui:</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHui:</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWui:</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWui:</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWui:</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXui:</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXui:</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWui:</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXui:</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXui:</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQui:</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQui:</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDui:</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDui:</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a9b511931a441986ff66fd7d7f160bfae">DecodeFPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSui:</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSui:</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a7e80a878c3c7419c8816d549f8cc1ed5">DecodeFPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHui:</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHui:</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#ae2402ccf76dee944939a52f7913c4a41">DecodeFPR16RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBui:</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBui:</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a7145d4245d56be08c559149fa9aec899">DecodeFPR8RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  }</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a>(Inst, offset, Addr, <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>, 0, 4))</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(offset));</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;}</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a645d7c736916f3108f3235b22a55292b"> 1089</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a645d7c736916f3108f3235b22a55292b">DecodeSignedLdStInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;                                                uint64_t Addr,</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  int64_t offset = fieldFromInstruction(insn, 12, 9);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="comment">// offset is a 9-bit signed immediate, so sign extend it to</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="comment">// fill the unsigned.</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">if</span> (offset &amp; (1 &lt;&lt; (9 - 1)))</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    offset |= ~((1LL &lt;&lt; 9) - 1);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="comment">// First operand is always the writeback to the address register, if needed.</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWpre:</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWpre:</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBpre:</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBpre:</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHpre:</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHpre:</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWpre:</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWpre:</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWpost:</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWpost:</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBpost:</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBpost:</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHpost:</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHpost:</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWpost:</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWpost:</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXpre:</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXpre:</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXpre:</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWpre:</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXpre:</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXpost:</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXpost:</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXpost:</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWpost:</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXpost:</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQpre:</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQpre:</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQpost:</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQpost:</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDpre:</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDpre:</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDpost:</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDpost:</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSpre:</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSpre:</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSpost:</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSpost:</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHpre:</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHpre:</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHpost:</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHpost:</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBpre:</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBpre:</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBpost:</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBpost:</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  }</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">case</span> AArch64::PRFUMi:</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="comment">// Rt is an immediate in prefetch.</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Rt));</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="keywordflow">case</span> AArch64::STURBBi:</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURBBi:</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSBWi:</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="keywordflow">case</span> AArch64::STURHHi:</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURHHi:</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSHWi:</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">case</span> AArch64::STURWi:</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURWi:</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSBWi:</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSHWi:</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keywordflow">case</span> AArch64::STTRWi:</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRWi:</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keywordflow">case</span> AArch64::STTRHi:</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRHi:</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRBi:</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keywordflow">case</span> AArch64::STTRBi:</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWpre:</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWpre:</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBpre:</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBpre:</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHpre:</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHpre:</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWpre:</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWpre:</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWpost:</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWpost:</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBpost:</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBpost:</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHpost:</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHpost:</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWpost:</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWpost:</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keywordflow">case</span> AArch64::STLURBi:</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">case</span> AArch64::STLURHi:</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keywordflow">case</span> AArch64::STLURWi:</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAPURBi:</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAPURSBWi:</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAPURHi:</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAPURSHWi:</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAPURi:</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSBXi:</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSHXi:</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSWi:</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">case</span> AArch64::STURXi:</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURXi:</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSBXi:</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSHXi:</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSWi:</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">case</span> AArch64::STTRXi:</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRXi:</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXpre:</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXpre:</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXpre:</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWpre:</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXpre:</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXpost:</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXpost:</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXpost:</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWpost:</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXpost:</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAPURSWi:</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAPURSHXi:</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAPURSBXi:</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordflow">case</span> AArch64::STLURXi:</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAPURXi:</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURQi:</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordflow">case</span> AArch64::STURQi:</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQpre:</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQpre:</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQpost:</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQpost:</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURDi:</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">case</span> AArch64::STURDi:</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDpre:</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDpre:</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDpost:</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDpost:</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a9b511931a441986ff66fd7d7f160bfae">DecodeFPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSi:</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">case</span> AArch64::STURSi:</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSpre:</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSpre:</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSpost:</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSpost:</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a7e80a878c3c7419c8816d549f8cc1ed5">DecodeFPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURHi:</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordflow">case</span> AArch64::STURHi:</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHpre:</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHpre:</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHpost:</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHpost:</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#ae2402ccf76dee944939a52f7913c4a41">DecodeFPR16RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURBi:</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">case</span> AArch64::STURBi:</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBpre:</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBpre:</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBpost:</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBpost:</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a7145d4245d56be08c559149fa9aec899">DecodeFPR8RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  }</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(offset));</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keywordtype">bool</span> IsLoad = fieldFromInstruction(insn, 22, 1);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="keywordtype">bool</span> IsIndexed = fieldFromInstruction(insn, 10, 2) != 0;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordtype">bool</span> IsFP = fieldFromInstruction(insn, 26, 1);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="comment">// Cannot write back to a transfer register (but xzr != sp).</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keywordflow">if</span> (IsLoad &amp;&amp; IsIndexed &amp;&amp; !IsFP &amp;&amp; Rn != 31 &amp;&amp; Rt == Rn)</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">SoftFail</a>;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;}</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a7dc32409e6b541c44b7a09f1861b9e96"> 1287</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a7dc32409e6b541c44b7a09f1861b9e96">DecodeExclusiveLdStInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;                                                   uint64_t Addr,</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordtype">unsigned</span> Rt2 = fieldFromInstruction(insn, 10, 5);</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="keywordtype">unsigned</span> Rs = fieldFromInstruction(insn, 16, 5);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXRW:</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXRB:</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXRH:</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordflow">case</span> AArch64::STXRW:</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">case</span> AArch64::STXRB:</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordflow">case</span> AArch64::STXRH:</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rs, Addr, Decoder);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordflow">case</span> AArch64::LDARW:</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="keywordflow">case</span> AArch64::LDARB:</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keywordflow">case</span> AArch64::LDARH:</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXRW:</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXRB:</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXRH:</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXRW:</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXRB:</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXRH:</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordflow">case</span> AArch64::STLRW:</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordflow">case</span> AArch64::STLRB:</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">case</span> AArch64::STLRH:</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordflow">case</span> AArch64::STLLRW:</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">case</span> AArch64::STLLRB:</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">case</span> AArch64::STLLRH:</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">case</span> AArch64::LDLARW:</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordflow">case</span> AArch64::LDLARB:</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">case</span> AArch64::LDLARH:</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXRX:</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keywordflow">case</span> AArch64::STXRX:</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rs, Addr, Decoder);</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">case</span> AArch64::LDARX:</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXRX:</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXRX:</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordflow">case</span> AArch64::STLRX:</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="keywordflow">case</span> AArch64::LDLARX:</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">case</span> AArch64::STLLRX:</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXPW:</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">case</span> AArch64::STXPW:</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rs, Addr, Decoder);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXPW:</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXPW:</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXPX:</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <span class="keywordflow">case</span> AArch64::STXPX:</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rs, Addr, Decoder);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXPX:</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXPX:</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  }</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="comment">// You shouldn&#39;t load to the same register twice in an instruction...</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keywordflow">if</span> ((Opcode == AArch64::LDAXPW || Opcode == AArch64::LDXPW ||</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;       Opcode == AArch64::LDAXPX || Opcode == AArch64::LDXPX) &amp;&amp;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;      Rt == Rt2)</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">SoftFail</a>;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;}</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ab4af8b3216045798c0b866fe48d53b5e"> 1370</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ab4af8b3216045798c0b866fe48d53b5e">DecodePairLdStInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;                                              uint64_t Addr,</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keywordtype">unsigned</span> Rt2 = fieldFromInstruction(insn, 10, 5);</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  int64_t offset = fieldFromInstruction(insn, 15, 7);</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="keywordtype">bool</span> IsLoad = fieldFromInstruction(insn, 22, 1);</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="comment">// offset is a 7-bit signed immediate, so sign extend it to</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="comment">// fill the unsigned.</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keywordflow">if</span> (offset &amp; (1 &lt;&lt; (7 - 1)))</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    offset |= ~((1LL &lt;&lt; 7) - 1);</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="keywordtype">bool</span> NeedsDisjointWritebackTransfer = <span class="keyword">false</span>;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="comment">// First operand is always writeback of base register.</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXpost:</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXpost:</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWpost:</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXpre:</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXpre:</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWpre:</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWpost:</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWpost:</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWpre:</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWpre:</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQpost:</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQpost:</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQpre:</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQpre:</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDpost:</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDpost:</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDpre:</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDpre:</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSpost:</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSpost:</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSpre:</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSpre:</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordflow">case</span> AArch64::STGPpre:</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">case</span> AArch64::STGPpost:</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  }</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXpost:</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXpost:</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWpost:</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXpre:</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXpre:</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWpre:</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">case</span> AArch64::STGPpre:</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  <span class="keywordflow">case</span> AArch64::STGPpost:</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    NeedsDisjointWritebackTransfer = <span class="keyword">true</span>;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPXi:</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPXi:</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXi:</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXi:</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWi:</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keywordflow">case</span> AArch64::STGPi:</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWpost:</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWpost:</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWpre:</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWpre:</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    NeedsDisjointWritebackTransfer = <span class="keyword">true</span>;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPWi:</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPWi:</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWi:</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWi:</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPQi:</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPQi:</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQpost:</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQpost:</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQi:</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQi:</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQpre:</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQpre:</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPDi:</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPDi:</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDpost:</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDpost:</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDi:</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDi:</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDpre:</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDpre:</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a9b511931a441986ff66fd7d7f160bfae">DecodeFPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a9b511931a441986ff66fd7d7f160bfae">DecodeFPR64RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPSi:</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPSi:</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSpost:</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSpost:</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSi:</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSi:</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSpre:</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSpre:</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a7e80a878c3c7419c8816d549f8cc1ed5">DecodeFPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a7e80a878c3c7419c8816d549f8cc1ed5">DecodeFPR32RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  }</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(offset));</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="comment">// You shouldn&#39;t load to the same register twice in an instruction...</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <span class="keywordflow">if</span> (IsLoad &amp;&amp; Rt == Rt2)</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">SoftFail</a>;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="comment">// ... or do any operation that writes-back to a transfer register. But note</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <span class="comment">// that &quot;stp xzr, xzr, [sp], #4&quot; is fine because xzr and sp are different.</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <span class="keywordflow">if</span> (NeedsDisjointWritebackTransfer &amp;&amp; Rn != 31 &amp;&amp; (Rt == Rn || Rt2 == Rn))</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">SoftFail</a>;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;}</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a67a8deb98321b22fb163c4e15f9f175c"> 1504</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a67a8deb98321b22fb163c4e15f9f175c">DecodeAddSubERegInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;                                                uint64_t Addr,</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="keywordtype">unsigned</span> Rm = fieldFromInstruction(insn, 16, 5);</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="keywordtype">unsigned</span> extend = fieldFromInstruction(insn, 10, 6);</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="keywordtype">unsigned</span> shift = extend &amp; 0x7;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <span class="keywordflow">if</span> (shift &gt; 4)</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrx:</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrx:</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">DecodeGPR32spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">DecodeGPR32spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrx:</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrx:</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">DecodeGPR32spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrx:</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrx:</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrx:</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrx:</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrx64:</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrx64:</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rm, Addr, Decoder);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrx64:</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrx64:</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rm, Addr, Decoder);</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  }</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(extend));</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;}</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ae0bc0e46772559890af392228543704e"> 1561</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae0bc0e46772559890af392228543704e">DecodeLogicalImmInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;                                                uint64_t Addr,</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="keywordtype">unsigned</span> Datasize = fieldFromInstruction(insn, 31, 1);</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keywordtype">unsigned</span> imm;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">if</span> (Datasize) {</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::ANDSXri)</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    imm = fieldFromInstruction(insn, 10, 13);</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AArch64__AM.html#a0a33ab78776cbb20a7b285e6f165888c">AArch64_AM::isValidDecodeLogicalImmediate</a>(imm, 64))</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::ANDSWri)</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">DecodeGPR32spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    imm = fieldFromInstruction(insn, 10, 12);</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AArch64__AM.html#a0a33ab78776cbb20a7b285e6f165888c">AArch64_AM::isValidDecodeLogicalImmediate</a>(imm, 32))</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  }</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;}</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a84ad161f2023658dcbdaf2a7c93d5764"> 1592</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a84ad161f2023658dcbdaf2a7c93d5764">DecodeModImmInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;                                            uint64_t Addr,</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <span class="keywordtype">unsigned</span> cmode = fieldFromInstruction(insn, 12, 4);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordtype">unsigned</span> imm = fieldFromInstruction(insn, 16, 3) &lt;&lt; 5;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  imm |= fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::MOVID)</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a9b511931a441986ff66fd7d7f160bfae">DecodeFPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv4i16:</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv8i16:</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv4i16:</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv8i16:</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv2i32:</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv4i32:</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv2i32:</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv4i32:</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((cmode &amp; 6) &lt;&lt; 2));</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv2s_msl:</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv4s_msl:</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv2s_msl:</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv4s_msl:</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((cmode &amp; 1) ? 0x110 : 0x108));</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  }</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;}</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#afec1b545cdbacfd6189a2ef593152a71"> 1631</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#afec1b545cdbacfd6189a2ef593152a71">DecodeModImmTiedInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;                                                uint64_t Addr,</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keywordtype">unsigned</span> cmode = fieldFromInstruction(insn, 12, 4);</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  <span class="keywordtype">unsigned</span> imm = fieldFromInstruction(insn, 16, 3) &lt;&lt; 5;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  imm |= fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <span class="comment">// Tied operands added twice.</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((cmode &amp; 6) &lt;&lt; 2));</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;}</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ab2d0241c00277989fb47d352afabaf54"> 1649</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ab2d0241c00277989fb47d352afabaf54">DecodeAdrInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  int64_t imm = fieldFromInstruction(insn, 5, 19) &lt;&lt; 2;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  imm |= fieldFromInstruction(insn, 29, 2);</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="comment">// Sign-extend the 21-bit immediate.</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="keywordflow">if</span> (imm &amp; (1 &lt;&lt; (21 - 1)))</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    imm |= ~((1LL &lt;&lt; 21) - 1);</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a>(Inst, imm, Addr, <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>, 0, 4))</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;}</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ad93b01861dd43781430e3ebbc20a776a"> 1668</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ad93b01861dd43781430e3ebbc20a776a">DecodeAddSubImmShift</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;                                         uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <span class="keywordtype">unsigned</span> Imm = fieldFromInstruction(insn, 10, 14);</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <span class="keywordtype">unsigned</span> S = fieldFromInstruction(insn, 29, 1);</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <span class="keywordtype">unsigned</span> Datasize = fieldFromInstruction(insn, 31, 1);</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <span class="keywordtype">unsigned</span> ShifterVal = (Imm &gt;&gt; 12) &amp; 3;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <span class="keywordtype">unsigned</span> ImmVal = Imm &amp; 0xFFF;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">if</span> (ShifterVal != 0 &amp;&amp; ShifterVal != 1)</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="keywordflow">if</span> (Datasize) {</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    <span class="keywordflow">if</span> (Rd == 31 &amp;&amp; !S)</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    <span class="keywordflow">if</span> (Rd == 31 &amp;&amp; !S)</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">DecodeGPR32spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">DecodeGPR32spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  }</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a>(Inst, Imm, Addr, <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>, 0, 4))</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(ImmVal));</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(12 * ShifterVal));</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;}</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a9c89d7436dd9dc57f868bde96468eaa7"> 1704</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9c89d7436dd9dc57f868bde96468eaa7">DecodeUnconditionalBranch</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                                              uint64_t Addr,</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  int64_t imm = fieldFromInstruction(insn, 0, 26);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="comment">// Sign-extend the 26-bit immediate.</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">if</span> (imm &amp; (1 &lt;&lt; (26 - 1)))</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    imm |= ~((1LL &lt;&lt; 26) - 1);</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a>(Inst, imm * 4, Addr, <span class="keyword">true</span>, 0, 4))</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;}</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a61840f1080e8fb1f15e6a174c2263d07"> 1721</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a61840f1080e8fb1f15e6a174c2263d07">DecodeSystemPStateInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;                                                  uint64_t Addr,</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;                                                  <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  uint64_t op1 = fieldFromInstruction(insn, 16, 3);</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  uint64_t op2 = fieldFromInstruction(insn, 5, 3);</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  uint64_t crm = fieldFromInstruction(insn, 8, 4);</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  uint64_t pstate_field = (op1 &lt;&lt; 3) | op2;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="keywordflow">switch</span> (pstate_field) {</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordflow">case</span> 0x01: <span class="comment">// XAFlag</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <span class="keywordflow">case</span> 0x02: <span class="comment">// AXFlag</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  }</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="keywordflow">if</span> ((pstate_field == AArch64PState::PAN  ||</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;       pstate_field == AArch64PState::UAO  ||</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;       pstate_field == AArch64PState::SSBS) &amp;&amp; crm &gt; 1)</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(pstate_field));</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(crm));</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <span class="keyword">auto</span> PState = AArch64PState::lookupPStateByEncoding(pstate_field);</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <span class="keywordflow">if</span> (PState &amp;&amp; PState-&gt;haveFeatures(Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#a116240e7466588200b69fdc3b25141f6">getSubtargetInfo</a>().<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()))</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;}</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a65201c1b44faa122299aaa0ed57664ea"> 1751</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a65201c1b44faa122299aaa0ed57664ea">DecodeTestAndBranch</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;                                        uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  uint64_t Rt = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  uint64_t bit = fieldFromInstruction(insn, 31, 1) &lt;&lt; 5;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  bit |= fieldFromInstruction(insn, 19, 5);</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  int64_t dst = fieldFromInstruction(insn, 5, 14);</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <span class="comment">// Sign-extend 14-bit immediate.</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keywordflow">if</span> (dst &amp; (1 &lt;&lt; (14 - 1)))</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    dst |= ~((1LL &lt;&lt; 14) - 1);</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  <span class="keywordflow">if</span> (fieldFromInstruction(insn, 31, 1) == 0)</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(bit));</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a>(Inst, dst * 4, Addr, <span class="keyword">true</span>, 0, 4))</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(dst));</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;}</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ae1d5f13ecebbe7a3b1d39df640cf7012"> 1775</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae1d5f13ecebbe7a3b1d39df640cf7012">DecodeGPRSeqPairsClassRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;                                                        <span class="keywordtype">unsigned</span> RegClassID,</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;                                                        <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;                                                        uint64_t Addr,</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;                                                        <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="comment">// Register number must be even (see CASP instruction)</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="keywordflow">if</span> (RegNo &amp; 0x1)</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = AArch64MCRegisterClasses[RegClassID].getRegister(RegNo / 2);</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Reg));</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;}</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a4e757eb74f947c6f4a291082ae829c26"> 1789</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a4e757eb74f947c6f4a291082ae829c26">DecodeWSeqPairsClassRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;                                                      <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;                                                      uint64_t Addr,</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;                                                      <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ae1d5f13ecebbe7a3b1d39df640cf7012">DecodeGPRSeqPairsClassRegisterClass</a>(Inst,</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;                                             AArch64::WSeqPairsClassRegClassID,</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;                                             RegNo, Addr, Decoder);</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;}</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;</div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a89a51a2977fb15f765b62145ee3bad0b"> 1798</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a89a51a2977fb15f765b62145ee3bad0b">DecodeXSeqPairsClassRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;                                                      <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;                                                      uint64_t Addr,</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;                                                      <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ae1d5f13ecebbe7a3b1d39df640cf7012">DecodeGPRSeqPairsClassRegisterClass</a>(Inst,</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;                                             AArch64::XSeqPairsClassRegClassID,</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;                                             RegNo, Addr, Decoder);</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;}</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ac35fd1319a3a8a533b1f1cb412bdfeb1"> 1807</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac35fd1319a3a8a533b1f1cb412bdfeb1">DecodeSVELogicalImmInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;                                                   <a class="code" href="classuint32__t.html">uint32_t</a> insn,</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                                                   uint64_t Addr,</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="keywordtype">unsigned</span> Zdn = fieldFromInstruction(insn, 0, 5);</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keywordtype">unsigned</span> imm = fieldFromInstruction(insn, 5, 13);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AArch64__AM.html#a0a33ab78776cbb20a7b285e6f165888c">AArch64_AM::isValidDecodeLogicalImmediate</a>(imm, 64))</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="comment">// The same (tied) operand is added twice to the instruction.</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a04c9204f9a3e2007be9b4dc5c0bc69c4">DecodeZPRRegisterClass</a>(Inst, Zdn, Addr, Decoder);</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() != AArch64::DUPM_ZI)</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a04c9204f9a3e2007be9b4dc5c0bc69c4">DecodeZPRRegisterClass</a>(Inst, Zdn, Addr, Decoder);</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;}</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> Bits&gt;</div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#afc01ae9938a629123667c859616143bc"> 1825</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#afc01ae9938a629123667c859616143bc">DecodeSImm</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint64_t Imm,</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;                               uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="keywordflow">if</span> (Imm &amp; ~((1LL &lt;&lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>) - 1))</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <span class="comment">// Imm is a signed immediate, so sign extend it.</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="keywordflow">if</span> (Imm &amp; (1 &lt;&lt; (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> - 1)))</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    Imm |= ~((1LL &lt;&lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>) - 1);</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;}</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">// Decode 8-bit signed/unsigned immediate for a given element width.</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">int</span> ElementW<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#afc872daace4bc80939120117d82dbc05"> 1840</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#afc872daace4bc80939120117d82dbc05">DecodeImm8OptLsl</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;                                      uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <span class="keywordtype">unsigned</span> Val = (uint8_t)Imm;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="keywordtype">unsigned</span> Shift = (Imm &amp; 0x100) ? 8 : 0;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="keywordflow">if</span> (ElementWidth == 8 &amp;&amp; Shift)</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Val));</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Shift));</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;}</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">// Decode uimm4 ranged from 1-16.</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a579c841782644a4754a83fa5fa9924f4"> 1852</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a579c841782644a4754a83fa5fa9924f4">DecodeSVEIncDecImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;                                       uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm + 1));</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a>;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;}</div><div class="ttc" id="AArch64Disassembler_8cpp_html_aaa920d3c0711e0636921a471002d1bf0"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aaa920d3c0711e0636921a471002d1bf0">FPR32DecoderTable</a></div><div class="ttdeci">static const unsigned FPR32DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00354">AArch64Disassembler.cpp:354</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a61840f1080e8fb1f15e6a174c2263d07"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a61840f1080e8fb1f15e6a174c2263d07">DecodeSystemPStateInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeSystemPStateInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01721">AArch64Disassembler.cpp:1721</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a84ad161f2023658dcbdaf2a7c93d5764"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a84ad161f2023658dcbdaf2a7c93d5764">DecodeModImmInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeModImmInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01592">AArch64Disassembler.cpp:1592</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a5d37f23ec6bf93da60e38fda41e9a83d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a></div><div class="ttdeci">static bool Check(DecodeStatus &amp;Out, DecodeStatus In)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00223">AArch64Disassembler.cpp:223</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_acc90da2db757a2a15db09d00e12dc28b"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#acc90da2db757a2a15db09d00e12dc28b">ZZZDecoderTable</a></div><div class="ttdeci">static const unsigned ZZZDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00553">AArch64Disassembler.cpp:553</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a6f1819ed4952c72d47d097d2c71d9dad"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a6f1819ed4952c72d47d097d2c71d9dad">DecodeDDDDRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeDDDDRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00773">AArch64Disassembler.cpp:773</a></div></div>
<div class="ttc" id="namespacellvm_html_a35741a6418a8623f73066fb4cfe60f6e"><div class="ttname"><a href="namespacellvm.html#a35741a6418a8623f73066fb4cfe60f6e">llvm::getTheAArch64beTarget</a></div><div class="ttdeci">Target &amp; getTheAArch64beTarget()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetInfo_8cpp_source.html#l00017">AArch64TargetInfo.cpp:17</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_afec1b545cdbacfd6189a2ef593152a71"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#afec1b545cdbacfd6189a2ef593152a71">DecodeModImmTiedInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeModImmTiedInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01631">AArch64Disassembler.cpp:1631</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">llvm::tgtok::In</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aee3524a296334a56ac57d9a64f236c71"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aee3524a296334a56ac57d9a64f236c71">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00438">AArch64Disassembler.cpp:438</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4b8c07424ac4c07c9cf8b23e6315e18f"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4b8c07424ac4c07c9cf8b23e6315e18f">DecodeVecShiftL16Imm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftL16Imm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00923">AArch64Disassembler.cpp:923</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a2656bb08c962352a9f97abc0b7d61fff"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a2656bb08c962352a9f97abc0b7d61fff">DecodeFMOVLaneInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeFMOVLaneInstruction(MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00840">AArch64Disassembler.cpp:840</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aacb592aa95c466bd4da232b8d1750546"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aacb592aa95c466bd4da232b8d1750546">DecodeQQRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeQQRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00660">AArch64Disassembler.cpp:660</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac161693fa3a45ffc2c81140ff7494009"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ac161693fa3a45ffc2c81140ff7494009">DecodeMSRSystemRegister</a></div><div class="ttdeci">static DecodeStatus DecodeMSRSystemRegister(MCInst &amp;Inst, unsigned Imm, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00832">AArch64Disassembler.cpp:832</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a79db0c66ca30def3f4342ec91956042a"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a79db0c66ca30def3f4342ec91956042a">DecodeGPR64spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64spRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00449">AArch64Disassembler.cpp:449</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac467ab480d4448ea8649ab149508c6ac"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ac467ab480d4448ea8649ab149508c6ac">DecodePPR_3bRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodePPR_3bRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00618">AArch64Disassembler.cpp:618</a></div></div>
<div class="ttc" id="namespacellvm_html_a9822de3617fc8c79df9cefed09ecd5dc"><div class="ttname"><a href="namespacellvm.html#a9822de3617fc8c79df9cefed09ecd5dc">llvm::getTheARM64_32Target</a></div><div class="ttdeci">Target &amp; getTheARM64_32Target()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetInfo_8cpp_source.html#l00029">AArch64TargetInfo.cpp:29</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00051">MCDisassembler.h:51</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a6dfd6111ff8e7be7baff2206350b598d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a6dfd6111ff8e7be7baff2206350b598d">DecodeFPR128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR128RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00314">AArch64Disassembler.cpp:314</a></div></div>
<div class="ttc" id="namespacellvm_html_a5504cff079de2ebf921f62c1734de177"><div class="ttname"><a href="namespacellvm.html#a5504cff079de2ebf921f62c1734de177">llvm::getTheAArch64leTarget</a></div><div class="ttdeci">Target &amp; getTheAArch64leTarget()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetInfo_8cpp_source.html#l00013">AArch64TargetInfo.cpp:13</a></div></div>
<div class="ttc" id="include_2llvm-c_2Disassembler_8h_html"><div class="ttname"><a href="include_2llvm-c_2Disassembler_8h.html">Disassembler.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00027">MCDisassembler.h:27</a></div></div>
<div class="ttc" id="AArch64AddressingModes_8h_html"><div class="ttname"><a href="AArch64AddressingModes_8h.html">AArch64AddressingModes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a68057d4a784ee78eca6f35d84936df6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">llvm::MCDisassembler::CommentStream</a></div><div class="ttdeci">raw_ostream * CommentStream</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00123">MCDisassembler.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ab1131899a9514fb8e626f3b23719d05e"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00027">MCDisassembler.cpp:27</a></div></div>
<div class="ttc" id="AArch64MCTargetDesc_8h_html"><div class="ttname"><a href="AArch64MCTargetDesc_8h.html">AArch64MCTargetDesc.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a41d72f9f8907122acb7114ac82273c47"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a41d72f9f8907122acb7114ac82273c47">DecodeVecShiftR32ImmNarrow</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftR32ImmNarrow(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00891">AArch64Disassembler.cpp:891</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_afc872daace4bc80939120117d82dbc05"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#afc872daace4bc80939120117d82dbc05">DecodeImm8OptLsl</a></div><div class="ttdeci">static DecodeStatus DecodeImm8OptLsl(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01840">AArch64Disassembler.cpp:1840</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ab4af8b3216045798c0b866fe48d53b5e"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ab4af8b3216045798c0b866fe48d53b5e">DecodePairLdStInstruction</a></div><div class="ttdeci">static DecodeStatus DecodePairLdStInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01370">AArch64Disassembler.cpp:1370</a></div></div>
<div class="ttc" id="MCRelocationInfo_8h_html"><div class="ttname"><a href="MCRelocationInfo_8h.html">MCRelocationInfo.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a937116e9c4a0863979038e9be05d1604"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a937116e9c4a0863979038e9be05d1604">LLVMInitializeAArch64Disassembler</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAArch64Disassembler()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00280">AArch64Disassembler.cpp:280</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64ExternalSymbolizer_html"><div class="ttname"><a href="classllvm_1_1AArch64ExternalSymbolizer.html">llvm::AArch64ExternalSymbolizer</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExternalSymbolizer_8h_source.html#l00020">AArch64ExternalSymbolizer.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00054">MCDisassembler.h:54</a></div></div>
<div class="ttc" id="AArch64BaseInfo_8h_html"><div class="ttname"><a href="AArch64BaseInfo_8h.html">AArch64BaseInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00817">TargetRegistry.h:817</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9524d8d16b066a213bd3f48055fc9275"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftLImm(MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00869">AArch64Disassembler.cpp:869</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9b511931a441986ff66fd7d7f160bfae"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a9b511931a441986ff66fd7d7f160bfae">DecodeFPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00343">AArch64Disassembler.cpp:343</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a89a51a2977fb15f765b62145ee3bad0b"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a89a51a2977fb15f765b62145ee3bad0b">DecodeXSeqPairsClassRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeXSeqPairsClassRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01798">AArch64Disassembler.cpp:1798</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9c89d7436dd9dc57f868bde96468eaa7"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a9c89d7436dd9dc57f868bde96468eaa7">DecodeUnconditionalBranch</a></div><div class="ttdeci">static DecodeStatus DecodeUnconditionalBranch(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01704">AArch64Disassembler.cpp:1704</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a67a8deb98321b22fb163c4e15f9f175c"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a67a8deb98321b22fb163c4e15f9f175c">DecodeAddSubERegInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeAddSubERegInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01504">AArch64Disassembler.cpp:1504</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac35fd1319a3a8a533b1f1cb412bdfeb1"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ac35fd1319a3a8a533b1f1cb412bdfeb1">DecodeSVELogicalImmInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeSVELogicalImmInstruction(llvm::MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01807">AArch64Disassembler.cpp:1807</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a44a9cd988f3a8774490d477bcf89a08f"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a44a9cd988f3a8774490d477bcf89a08f">DecodeGPR64commonRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64commonRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00427">AArch64Disassembler.cpp:427</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a7dc32409e6b541c44b7a09f1861b9e96"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a7dc32409e6b541c44b7a09f1861b9e96">DecodeExclusiveLdStInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeExclusiveLdStInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01287">AArch64Disassembler.cpp:1287</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_adcb5f35f01d65ed5074978f05bf1d1ca"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#adcb5f35f01d65ed5074978f05bf1d1ca">QQQDecoderTable</a></div><div class="ttdeci">static const unsigned QQQDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00669">AArch64Disassembler.cpp:669</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa719d9fe33a439d10008d953003148e7"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aa719d9fe33a439d10008d953003148e7">DecodeVecShiftL64Imm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftL64Imm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00913">AArch64Disassembler.cpp:913</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aed116ed7ef746bb9f689c249084829a9"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aed116ed7ef746bb9f689c249084829a9">VectorDecoderTable</a></div><div class="ttdeci">static const unsigned VectorDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00628">AArch64Disassembler.cpp:628</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac0404e71a7693abeb060b531c700b9e5"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ac0404e71a7693abeb060b531c700b9e5">GPR64DecoderTable</a></div><div class="ttdeci">static const unsigned GPR64DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00417">AArch64Disassembler.cpp:417</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a19aaa86753683558a9eb68cec2726b6d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a19aaa86753683558a9eb68cec2726b6d">ZZDecoderTable</a></div><div class="ttdeci">static const unsigned ZZDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00532">AArch64Disassembler.cpp:532</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4093644a04f40b9a8cdb9bda2756221e"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4093644a04f40b9a8cdb9bda2756221e">DecodeMoveImmInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeMoveImmInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00995">AArch64Disassembler.cpp:995</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ab71407710207b59cabf98fb7937cee6e"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ab71407710207b59cabf98fb7937cee6e">DecodeZPR4RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeZPR4RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00591">AArch64Disassembler.cpp:591</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a2fc1eabacf77dc75184622e0a9dab4f8"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a2fc1eabacf77dc75184622e0a9dab4f8">DecodeDDDRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeDDDRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00750">AArch64Disassembler.cpp:750</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00115">MCInst.h:115</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4d4d4ef20cc09cba12eaefbfa39671a9"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4d4d4ef20cc09cba12eaefbfa39671a9">DecodeGPR32spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32spRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00482">AArch64Disassembler.cpp:482</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_af3ce9f9a9f3663cda1478d943c531894"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#af3ce9f9a9f3663cda1478d943c531894">DecodeZPR_3bRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeZPR_3bRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00524">AArch64Disassembler.cpp:524</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9ee82f92b95ace5dba3ae0a1bc3d4829"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeVectorRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00638">AArch64Disassembler.cpp:638</a></div></div>
<div class="ttc" id="namespacellvm_html_ab3383917acb3327d70b33774b69e9d23"><div class="ttname"><a href="namespacellvm.html#ab3383917acb3327d70b33774b69e9d23">llvm::getTheARM64Target</a></div><div class="ttdeci">Target &amp; getTheARM64Target()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetInfo_8cpp_source.html#l00025">AArch64TargetInfo.cpp:25</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a41217e5ae7e6a8409b478793d7dd5e82"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a41217e5ae7e6a8409b478793d7dd5e82">FPR128DecoderTable</a></div><div class="ttdeci">static const unsigned FPR128DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00304">AArch64Disassembler.cpp:304</a></div></div>
<div class="ttc" id="DisassemblerTypes_8h_html_a874b8982db7f95cc77db8845f81c22fc"><div class="ttname"><a href="DisassemblerTypes_8h.html#a874b8982db7f95cc77db8845f81c22fc">LLVMOpInfoCallback</a></div><div class="ttdeci">int(* LLVMOpInfoCallback)(void *DisInfo, uint64_t PC, uint64_t Offset, uint64_t Size, int TagType, void *TagBuf)</div><div class="ttdoc">The type for the operand information call back function. </div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00042">DisassemblerTypes.h:42</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_afc01ae9938a629123667c859616143bc"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#afc01ae9938a629123667c859616143bc">DecodeSImm</a></div><div class="ttdeci">static DecodeStatus DecodeSImm(llvm::MCInst &amp;Inst, uint64_t Imm, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01825">AArch64Disassembler.cpp:1825</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a92d384f530fcbbef00b9e16916cc087b"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a92d384f530fcbbef00b9e16916cc087b">DecodeZPR3RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeZPR3RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00567">AArch64Disassembler.cpp:567</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a67d53a6acc509ff577f17d00ddeac34d"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">llvm::MCDisassembler::STI</a></div><div class="ttdeci">const MCSubtargetInfo &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00101">MCDisassembler.h:101</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a1eca80c45338fdf1ea7930d4d102deac"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a1eca80c45338fdf1ea7930d4d102deac">DecodeQQQQRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeQQQQRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00706">AArch64Disassembler.cpp:706</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae1d5f13ecebbe7a3b1d39df640cf7012"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ae1d5f13ecebbe7a3b1d39df640cf7012">DecodeGPRSeqPairsClassRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRSeqPairsClassRegisterClass(MCInst &amp;Inst, unsigned RegClassID, unsigned RegNo, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01775">AArch64Disassembler.cpp:1775</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a655cee92a42531ff6fd43c32ee54fd0b"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a655cee92a42531ff6fd43c32ee54fd0b">FPR8DecoderTable</a></div><div class="ttdeci">static const unsigned FPR8DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00396">AArch64Disassembler.cpp:396</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac5637f6ab7f8fbb7994bf13e4b8a6861"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ac5637f6ab7f8fbb7994bf13e4b8a6861">PPRDecoderTable</a></div><div class="ttdeci">static const unsigned PPRDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00601">AArch64Disassembler.cpp:601</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4fec6fc35f7db0c2b1409c1be0496183"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4fec6fc35f7db0c2b1409c1be0496183">DecodeFixedPointScaleImm32</a></div><div class="ttdeci">static DecodeStatus DecodeFixedPointScaleImm32(MCInst &amp;Inst, unsigned Imm, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00783">AArch64Disassembler.cpp:783</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ad157b9779ad5a3525b082ea23220bb15"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ad157b9779ad5a3525b082ea23220bb15">DecodeZPR_4bRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeZPR_4bRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00516">AArch64Disassembler.cpp:516</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4cd56ad6390932b6f79a936e86bc0da4"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4cd56ad6390932b6f79a936e86bc0da4">DecodeVecShiftL32Imm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftL32Imm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00918">AArch64Disassembler.cpp:918</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a020e1720ba8caf0f8a95de378e4d49bc"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a020e1720ba8caf0f8a95de378e4d49bc">DecodeVecShiftR64ImmNarrow</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftR64ImmNarrow(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00880">AArch64Disassembler.cpp:880</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4c28750543481060819c55c699d8ab52"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4c28750543481060819c55c699d8ab52">QQQQDecoderTable</a></div><div class="ttdeci">static const unsigned QQQQDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00692">AArch64Disassembler.cpp:692</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a07292742c2326ee2115ba0d1fd8f10ba"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a07292742c2326ee2115ba0d1fd8f10ba">FPR16DecoderTable</a></div><div class="ttdeci">static const unsigned FPR16DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00375">AArch64Disassembler.cpp:375</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolizer_html"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html">llvm::MCSymbolizer</a></div><div class="ttdoc">Symbolize and annotate disassembled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00038">MCSymbolizer.h:38</a></div></div>
<div class="ttc" id="namespacellvm_html_a6801bd0c4f489c415aa4dd112f689431"><div class="ttname"><a href="namespacellvm.html#a6801bd0c4f489c415aa4dd112f689431">llvm::getTheAArch64_32Target</a></div><div class="ttdeci">Target &amp; getTheAArch64_32Target()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetInfo_8cpp_source.html#l00021">AArch64TargetInfo.cpp:21</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a8f008b6eee2b37b1cf6f684e34342427"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a8f008b6eee2b37b1cf6f684e34342427">GPR32DecoderTable</a></div><div class="ttdeci">static const unsigned GPR32DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00461">AArch64Disassembler.cpp:461</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a88eb7145ee965e030d18627d881b5ab7"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a88eb7145ee965e030d18627d881b5ab7">FPR64DecoderTable</a></div><div class="ttdeci">static const unsigned FPR64DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00333">AArch64Disassembler.cpp:333</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aea6b1d419a6b3c15690133dd4b3a270d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aea6b1d419a6b3c15690133dd4b3a270d">DecodeUnsignedLdStInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeUnsignedLdStInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01028">AArch64Disassembler.cpp:1028</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4849e7b16e440bb7758a8305a7b5889d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4849e7b16e440bb7758a8305a7b5889d">DecodePCRelLabel19</a></div><div class="ttdeci">static DecodeStatus DecodePCRelLabel19(MCInst &amp;Inst, unsigned Imm, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00799">AArch64Disassembler.cpp:799</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a994d7ac5a94cde03e1a4de484a72814e"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a994d7ac5a94cde03e1a4de484a72814e">DecodeMRSSystemRegister</a></div><div class="ttdeci">static DecodeStatus DecodeMRSSystemRegister(MCInst &amp;Inst, unsigned Imm, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00822">AArch64Disassembler.cpp:822</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_af8a992b130d06df86d2227ad64a24dba"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#af8a992b130d06df86d2227ad64a24dba">DecodeZPR2RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeZPR2RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00543">AArch64Disassembler.cpp:543</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="namespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a65201c1b44faa122299aaa0ed57664ea"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a65201c1b44faa122299aaa0ed57664ea">DecodeTestAndBranch</a></div><div class="ttdeci">static DecodeStatus DecodeTestAndBranch(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01751">AArch64Disassembler.cpp:1751</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a88dabd0bc713d4a6ad2dfee37fff7b06"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftRImm(MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00863">AArch64Disassembler.cpp:863</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a6468802798b6ce18ee20142a71477f7d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a6468802798b6ce18ee20142a71477f7d">ZPRDecoderTable</a></div><div class="ttdeci">static const unsigned ZPRDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00494">AArch64Disassembler.cpp:494</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ab62892240a9e67bfe00211b769b3e7ec"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ab62892240a9e67bfe00211b769b3e7ec">DDDDecoderTable</a></div><div class="ttdeci">static const unsigned DDDDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00736">AArch64Disassembler.cpp:736</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a94a0bf3d3a4fd9e95a4ae2e4009ab9e2"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a94a0bf3d3a4fd9e95a4ae2e4009ab9e2">DecodeVecShiftL8Imm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftL8Imm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00928">AArch64Disassembler.cpp:928</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ab2d0241c00277989fb47d352afabaf54"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ab2d0241c00277989fb47d352afabaf54">DecodeAdrInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeAdrInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01649">AArch64Disassembler.cpp:1649</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0fcb0b0c25bbe49a09866a2ba5ec68d2"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a0fcb0b0c25bbe49a09866a2ba5ec68d2">DecodeVecShiftR32Imm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftR32Imm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00886">AArch64Disassembler.cpp:886</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae17c43dd2a461705c13adb77bd6bf1a3"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ae17c43dd2a461705c13adb77bd6bf1a3">DecodePPRRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodePPRRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00608">AArch64Disassembler.cpp:608</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4ca0d43a9cc110a331ac95eccdf1c4f4"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4ca0d43a9cc110a331ac95eccdf1c4f4">DecodeMemExtend</a></div><div class="ttdeci">static DecodeStatus DecodeMemExtend(MCInst &amp;Inst, unsigned Imm, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00815">AArch64Disassembler.cpp:815</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ad8e37d2e048d43645629bbbb22c495e5"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ad8e37d2e048d43645629bbbb22c495e5">DDDDDecoderTable</a></div><div class="ttdeci">static const unsigned DDDDDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00759">AArch64Disassembler.cpp:759</a></div></div>
<div class="ttc" id="MCFixedLenDisassembler_8h_html"><div class="ttname"><a href="MCFixedLenDisassembler_8h.html">MCFixedLenDisassembler.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html_aeb2497953080ddc86f9e05b674454ac6"><div class="ttname"><a href="classllvm_1_1AArch64Disassembler.html#aeb2497953080ddc86f9e05b674454ac6">llvm::AArch64Disassembler::getInstruction</a></div><div class="ttdeci">MCDisassembler::DecodeStatus getInstruction(MCInst &amp;Instr, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;CStream) const override</div><div class="ttdoc">Returns the disassembly of a single instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00251">AArch64Disassembler.cpp:251</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_adb9e083833f237a890092b3580aa1039"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#adb9e083833f237a890092b3580aa1039">createAArch64ExternalSymbolizer</a></div><div class="ttdeci">static MCSymbolizer * createAArch64ExternalSymbolizer(const Triple &amp;TT, LLVMOpInfoCallback GetOpInfo, LLVMSymbolLookupCallback SymbolLookUp, void *DisInfo, MCContext *Ctx, std::unique_ptr&lt; MCRelocationInfo &gt; &amp;&amp;RelInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00272">AArch64Disassembler.cpp:272</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a11fc054f3f8a8b38727736a4a6a9b698"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a11fc054f3f8a8b38727736a4a6a9b698">QQDecoderTable</a></div><div class="ttdeci">static const unsigned QQDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00649">AArch64Disassembler.cpp:649</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="AArch64ExternalSymbolizer_8h_html"><div class="ttname"><a href="AArch64ExternalSymbolizer_8h.html">AArch64ExternalSymbolizer.h</a></div></div>
<div class="ttc" id="Compiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00130">Compiler.h:130</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_af371a990568713ad1a6cdc434135f7ff"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#af371a990568713ad1a6cdc434135f7ff">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00471">AArch64Disassembler.cpp:471</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae0bc0e46772559890af392228543704e"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ae0bc0e46772559890af392228543704e">DecodeLogicalImmInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeLogicalImmInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01561">AArch64Disassembler.cpp:1561</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a645d7c736916f3108f3235b22a55292b"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a645d7c736916f3108f3235b22a55292b">DecodeSignedLdStInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeSignedLdStInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01089">AArch64Disassembler.cpp:1089</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae2402ccf76dee944939a52f7913c4a41"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ae2402ccf76dee944939a52f7913c4a41">DecodeFPR16RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR16RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00385">AArch64Disassembler.cpp:385</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a04c9204f9a3e2007be9b4dc5c0bc69c4"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a04c9204f9a3e2007be9b4dc5c0bc69c4">DecodeZPRRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeZPRRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00505">AArch64Disassembler.cpp:505</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9c7474b9183f76a46f8caaa5749838b6"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a9c7474b9183f76a46f8caaa5749838b6">DecodeDDRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeDDRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00727">AArch64Disassembler.cpp:727</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a30f72a392f929be2368142d1550b45d5"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a30f72a392f929be2368142d1550b45d5">DecodeVecShiftR64Imm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftR64Imm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00875">AArch64Disassembler.cpp:875</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac3567c4f12b7cebf7bd06a5b6e9eb300"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ac3567c4f12b7cebf7bd06a5b6e9eb300">DecodeQQQRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeQQQRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00683">AArch64Disassembler.cpp:683</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a7107132210b607aae01038bcc651ebdc"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a7107132210b607aae01038bcc651ebdc">DecodeFPR128_loRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR128_loRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00325">AArch64Disassembler.cpp:325</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a5d5b96257a097dc451b8176b79347444"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a5d5b96257a097dc451b8176b79347444">DecodeThreeAddrSRegInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeThreeAddrSRegInstruction(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00933">AArch64Disassembler.cpp:933</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa6d88789818dee78130fc3bd7607d31d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aa6d88789818dee78130fc3bd7607d31d">DDDecoderTable</a></div><div class="ttdeci">static const unsigned DDDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00716">AArch64Disassembler.cpp:716</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="AArch64TargetInfo_8h_html"><div class="ttname"><a href="AArch64TargetInfo_8h.html">AArch64TargetInfo.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_adaecde74b66e621825db62c958622130"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#adaecde74b66e621825db62c958622130">ZZZZDecoderTable</a></div><div class="ttdeci">static const unsigned ZZZZDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00577">AArch64Disassembler.cpp:577</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a579c841782644a4754a83fa5fa9924f4"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a579c841782644a4754a83fa5fa9924f4">DecodeSVEIncDecImm</a></div><div class="ttdeci">static DecodeStatus DecodeSVEIncDecImm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01852">AArch64Disassembler.cpp:1852</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a12bd7bf3d018f5f0ba6b0c289483db01"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a12bd7bf3d018f5f0ba6b0c289483db01">DecodeFixedPointScaleImm64</a></div><div class="ttdeci">static DecodeStatus DecodeFixedPointScaleImm64(MCInst &amp;Inst, unsigned Imm, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00792">AArch64Disassembler.cpp:792</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ad93b01861dd43781430e3ebbc20a776a"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ad93b01861dd43781430e3ebbc20a776a">DecodeAddSubImmShift</a></div><div class="ttdeci">static DecodeStatus DecodeAddSubImmShift(MCInst &amp;Inst, uint32_t insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01668">AArch64Disassembler.cpp:1668</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a0a33ab78776cbb20a7b285e6f165888c"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a0a33ab78776cbb20a7b285e6f165888c">llvm::AArch64_AM::isValidDecodeLogicalImmediate</a></div><div class="ttdeci">static bool isValidDecodeLogicalImmediate(uint64_t val, unsigned regSize)</div><div class="ttdoc">isValidDecodeLogicalImmediate - Check to see if the logical immediate value in the form &quot;N:immr:imms&quot;...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00321">AArch64AddressingModes.h:321</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a0a47aba9e8635c85eef8e87912e87810"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">llvm::TargetRegistry::RegisterMCSymbolizer</a></div><div class="ttdeci">static void RegisterMCSymbolizer(Target &amp;T, Target::MCSymbolizerCtorTy Fn)</div><div class="ttdoc">RegisterMCSymbolizer - Register an MCSymbolizer implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00903">TargetRegistry.h:903</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">llvm::MCID::Add</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00176">MCInstrDesc.h:176</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a8ac713c741e2ec60c6da22aac7cbd460"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a8ac713c741e2ec60c6da22aac7cbd460">DecodeVecShiftR16ImmNarrow</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftR16ImmNarrow(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00902">AArch64Disassembler.cpp:902</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00052">MCDisassembler.h:52</a></div></div>
<div class="ttc" id="AArch64Disassembler_8h_html"><div class="ttname"><a href="AArch64Disassembler_8h.html">AArch64Disassembler.h</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_adff961ca56043308c2325cb5527119f0"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#adff961ca56043308c2325cb5527119f0">DecodeVecShiftR8Imm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftR8Imm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00908">AArch64Disassembler.cpp:908</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a116240e7466588200b69fdc3b25141f6"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a116240e7466588200b69fdc3b25141f6">llvm::MCDisassembler::getSubtargetInfo</a></div><div class="ttdeci">const MCSubtargetInfo &amp; getSubtargetInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00119">MCDisassembler.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4cf2a5a73d4394746f31d01c1389bac0"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a></div><div class="ttdeci">static MCDisassembler * createAArch64Disassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00245">AArch64Disassembler.cpp:245</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8h_source.html#l00019">AArch64Disassembler.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="DisassemblerTypes_8h_html_a559a340cad45f2ba4c6e35116a6544a7"><div class="ttname"><a href="DisassemblerTypes_8h.html#a559a340cad45f2ba4c6e35116a6544a7">LLVMSymbolLookupCallback</a></div><div class="ttdeci">const char *(* LLVMSymbolLookupCallback)(void *DisInfo, uint64_t ReferenceValue, uint64_t *ReferenceType, uint64_t ReferencePC, const char **ReferenceName)</div><div class="ttdoc">The type for the symbol lookup function. </div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00112">DisassemblerTypes.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">llvm::MCDisassembler::SoftFail</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00053">MCDisassembler.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a7e80a878c3c7419c8816d549f8cc1ed5"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a7e80a878c3c7419c8816d549f8cc1ed5">DecodeFPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR32RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00364">AArch64Disassembler.cpp:364</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a770593ec03b52d92e7d5c5e1a5021350"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a770593ec03b52d92e7d5c5e1a5021350">DecodeVecShiftR16Imm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftR16Imm(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00897">AArch64Disassembler.cpp:897</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4e757eb74f947c6f4a291082ae829c26"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a4e757eb74f947c6f4a291082ae829c26">DecodeWSeqPairsClassRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeWSeqPairsClassRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01789">AArch64Disassembler.cpp:1789</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a7145d4245d56be08c559149fa9aec899"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a7145d4245d56be08c559149fa9aec899">DecodeFPR8RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR8RegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00406">AArch64Disassembler.cpp:406</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:27 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
