/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_dc08663663fa44568fb78790a07b2fdb.v:2.7-5.12" *)
module top(E, \A_B_C_D[0] , \A_B_C_D[1] , \A_B_C_D[2] , \A_B_C_D[3] , S1, S0, Y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_dc08663663fa44568fb78790a07b2fdb.v:2.40-2.47" *)
  input \A_B_C_D[0] ;
  wire \A_B_C_D[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_dc08663663fa44568fb78790a07b2fdb.v:2.40-2.47" *)
  input \A_B_C_D[1] ;
  wire \A_B_C_D[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_dc08663663fa44568fb78790a07b2fdb.v:2.40-2.47" *)
  input \A_B_C_D[2] ;
  wire \A_B_C_D[2] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_dc08663663fa44568fb78790a07b2fdb.v:2.40-2.47" *)
  input \A_B_C_D[3] ;
  wire \A_B_C_D[3] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_dc08663663fa44568fb78790a07b2fdb.v:2.25-2.26" *)
  input E;
  wire E;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_dc08663663fa44568fb78790a07b2fdb.v:2.65-2.67" *)
  input S0;
  wire S0;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_dc08663663fa44568fb78790a07b2fdb.v:2.55-2.57" *)
  input S1;
  wire S1;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_dc08663663fa44568fb78790a07b2fdb.v:2.76-2.77" *)
  output Y;
  wire Y;
  \$_NOT_  _10_ (
    .A(S0),
    .Y(_09_)
  );
  \$_NOT_  _11_ (
    .A(S1),
    .Y(_00_)
  );
  \$_NOT_  _12_ (
    .A(E),
    .Y(_01_)
  );
  \$_NOR_  _13_ (
    .A(\A_B_C_D[3] ),
    .B(_00_),
    .Y(_02_)
  );
  \$_NOR_  _14_ (
    .A(\A_B_C_D[1] ),
    .B(S1),
    .Y(_03_)
  );
  \$_NOR_  _15_ (
    .A(_02_),
    .B(_03_),
    .Y(_04_)
  );
  \$_NOR_  _16_ (
    .A(_09_),
    .B(_04_),
    .Y(_05_)
  );
  \$_NOR_  _17_ (
    .A(\A_B_C_D[2] ),
    .B(S0),
    .Y(_06_)
  );
  \$_NOR_  _18_ (
    .A(_01_),
    .B(_06_),
    .Y(_07_)
  );
  \$_NOT_  _19_ (
    .A(_07_),
    .Y(_08_)
  );
  \$_NOR_  _20_ (
    .A(_05_),
    .B(_08_),
    .Y(Y)
  );
endmodule
