

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_4096_64_s'
================================================================
* Date:           Tue Oct 28 22:02:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  13.243 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        1|  33554512|  15.000 ns|  0.503 sec|    1|  33554512|       no|
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 14 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.02>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size"   --->   Operation 15 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outValue_loc = alloca i64 1"   --->   Operation 16 'alloca' 'outValue_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outValue_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'outValue_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outValue_2_loc = alloca i64 1"   --->   Operation 18 'alloca' 'outValue_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outValue_3_loc = alloca i64 1"   --->   Operation 19 'alloca' 'outValue_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outValue_4_loc = alloca i64 1"   --->   Operation 20 'alloca' 'outValue_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c2, i32 %input_size_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_eq  i32 %input_size_read, i32 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:63]   --->   Operation 26 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %if.end, void %cleanup.cont" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:63]   --->   Operation 27 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 28 'read' 'inStream_read' <Predicate = (!icmp_ln63)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %input_size_read" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 29 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 30 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 30 'read' 'inStream_read_1' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 3 <SV = 2> <Delay = 3.47>
ST_3 : Operation 31 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 31 'read' 'inStream_read_2' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 32 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 32 'read' 'inStream_read_3' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 5 <SV = 4> <Delay = 3.47>
ST_5 : Operation 33 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 33 'read' 'inStream_read_4' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 34 [1/1] (2.31ns)   --->   "%boundary = add i24 %trunc_ln87, i24 16777152" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 34 'add' 'boundary' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%fence_ln88 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 35 'fence' 'fence_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (1.58ns)   --->   "%call_ln84 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_VITIS_LOOP_88_2, i8 %inStream_read_4, i8 %inStream_read_3, i8 %inStream_read_2, i8 %inStream_read_1, i8 %inStream_read, i24 %boundary, i8 %inStream, i32 %compressdStream, i8 %outValue_4_loc, i8 %outValue_3_loc, i8 %outValue_2_loc, i8 %outValue_1_loc, i8 %outValue_loc, i432 %dict" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 36 'call' 'call_ln84' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln84 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_VITIS_LOOP_88_2, i8 %inStream_read_4, i8 %inStream_read_3, i8 %inStream_read_2, i8 %inStream_read_1, i8 %inStream_read, i24 %boundary, i8 %inStream, i32 %compressdStream, i8 %outValue_4_loc, i8 %outValue_3_loc, i8 %outValue_2_loc, i8 %outValue_1_loc, i8 %outValue_loc, i432 %dict" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 37 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 3.54>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%outValue_loc_load = load i8 %outValue_loc"   --->   Operation 38 'load' 'outValue_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i8 %outValue_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 39 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 40 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 9 <SV = 8> <Delay = 3.54>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%outValue_1_loc_load = load i8 %outValue_1_loc"   --->   Operation 41 'load' 'outValue_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i8 %outValue_1_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 42 'zext' 'zext_ln187_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 43 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 10 <SV = 9> <Delay = 3.54>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%outValue_2_loc_load = load i8 %outValue_2_loc"   --->   Operation 44 'load' 'outValue_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln187_2 = zext i8 %outValue_2_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 45 'zext' 'zext_ln187_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 46 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 11 <SV = 10> <Delay = 3.54>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%outValue_3_loc_load = load i8 %outValue_3_loc"   --->   Operation 47 'load' 'outValue_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln187_3 = zext i8 %outValue_3_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 48 'zext' 'zext_ln187_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 49 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 12 <SV = 11> <Delay = 3.54>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%outValue_4_loc_load = load i8 %outValue_4_loc"   --->   Operation 50 'load' 'outValue_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln187_4 = zext i8 %outValue_4_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 51 'zext' 'zext_ln187_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 52 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%fence_ln191 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 %compressdStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 53 'fence' 'fence_ln191' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 3.17>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln66 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:66]   --->   Operation 55 'specmemcore' 'specmemcore_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (3.17ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream"   --->   Operation 56 'call' 'call_ln0' <Predicate = (!icmp_ln63)> <Delay = 3.17> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln198 = ret" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:198]   --->   Operation 58 'ret' 'ret_ln198' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 6.029ns
The critical path consists of the following:
	wire read operation ('input_size_read') on port 'input_size' [6]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'input_size_c2' [13]  (3.634 ns)
	blocking operation 2.395 ns on control path)

 <State 2>: 3.477ns
The critical path consists of the following:
	fifo read operation ('inStream_read_1', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84) on port 'inStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84) [22]  (3.477 ns)

 <State 3>: 3.477ns
The critical path consists of the following:
	fifo read operation ('inStream_read_2', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84) on port 'inStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84) [23]  (3.477 ns)

 <State 4>: 3.477ns
The critical path consists of the following:
	fifo read operation ('inStream_read_3', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84) on port 'inStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84) [24]  (3.477 ns)

 <State 5>: 3.477ns
The critical path consists of the following:
	fifo read operation ('inStream_read_4', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84) on port 'inStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84) [25]  (3.477 ns)

 <State 6>: 3.902ns
The critical path consists of the following:
	'add' operation 24 bit ('boundary', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:87) [27]  (2.314 ns)
	'call' operation 0 bit ('call_ln84', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84) to 'lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_VITIS_LOOP_88_2' [29]  (1.588 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 3.549ns
The critical path consists of the following:
	'load' operation 8 bit ('outValue_loc_load') on local variable 'outValue_loc' [34]  (0.000 ns)
	fifo write operation ('write_ln188', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) on port 'compressdStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) [36]  (3.549 ns)

 <State 9>: 3.549ns
The critical path consists of the following:
	'load' operation 8 bit ('outValue_1_loc_load') on local variable 'outValue_1_loc' [33]  (0.000 ns)
	fifo write operation ('write_ln188', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) on port 'compressdStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) [38]  (3.549 ns)

 <State 10>: 3.549ns
The critical path consists of the following:
	'load' operation 8 bit ('outValue_2_loc_load') on local variable 'outValue_2_loc' [32]  (0.000 ns)
	fifo write operation ('write_ln188', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) on port 'compressdStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) [40]  (3.549 ns)

 <State 11>: 3.549ns
The critical path consists of the following:
	'load' operation 8 bit ('outValue_3_loc_load') on local variable 'outValue_3_loc' [31]  (0.000 ns)
	fifo write operation ('write_ln188', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) on port 'compressdStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) [42]  (3.549 ns)

 <State 12>: 3.549ns
The critical path consists of the following:
	'load' operation 8 bit ('outValue_4_loc_load') on local variable 'outValue_4_loc' [30]  (0.000 ns)
	fifo write operation ('write_ln188', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) on port 'compressdStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188) [44]  (3.549 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 3.176ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes' [46]  (3.176 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
