// Seed: 3664115663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_4.id_3 = id_5;
  id_8(
      id_3
  );
  wire id_9;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output wire id_2,
    output wor id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output wor id_7,
    output supply1 id_8,
    input supply1 id_9
);
  wire id_11;
  wire id_12, id_13, id_14;
  xor primCall (id_8, id_12, id_14, id_6, id_11, id_5, id_13, id_4, id_1);
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13,
      id_13,
      id_14,
      id_12
  );
endmodule
