Atmel ATF1502AS Fitter Version 1.8.7.8 ,running Mon Sep 18 09:56:01 2023


fit1502 SAB80535-CPLD.tt2


****** Initial fitting strategy and property ******
 Pla_in_file = SAB80535-CPLD.tt2
 Pla_out_file = SAB80535-CPLD.tt3
 Jedec_file = SAB80535-CPLD.jed
 Vector_file = SAB80535-CPLD.tmv
 verilog_file = SAB80535-CPLD.vt
 Time_file = 
 Log_file = SAB80535-CPLD.fit
 err_file = 
 Device_name = PLCC44
 Module_name = 
 Package_type = PLCC
 Preassign_file = 
 Property_file = 
 Sleep_mode = 
 Preassignment = 
 Security_mode = OFF
 Pin_keep_mode = ON
 Dedicated_input_clock = 
 Dedicated_input_reset = 
 Dedicated_input_oe = 
 supporter = CUPL
 optimize = ON
 Soft_buffer = 
 Xor_synthesis = OFF
 Foldback_logic =  on
 Expander = 
 Cascade_logic = OFF
 Dedicated_input = 
 Output_fast = OFF
 *******************************
 Power down pin 1 = OFF
 Power down pin 2 = OFF
 power_reset = OFF
 JTAG = ON
 TDI pullup = OFF
 TMS pullup = OFF
 MC_power = OFF
 Open_collector = OFF
 ITD0 = ON
 ITD1 = ON
 ITD2 = ON
 Fast_inlatch = off
 *******************************
Info: SAB80535-CPLD uses 95% of the pins available in device PLCC44
  If you wish to have more pins available for future logic changes
  Atmel  recommends using a larger device
---------------------------------------------------------
 Fitter_Pass 1, Preassign = KEEP, LOGIC_DOUBLING : OFF 
 ... 
 ## Warning : Grouping fail 
---------------------------------------------------------
 Fitter_Pass 2, Preassign = KEEP, CASCADE_LOGIC : (TRY) 
 ... 
 ## Warning : Grouping fail 
---------------------------------------------------------
 Fitter_Pass 3, Preassign = KEEP, CASCADE_LOGIC : (OFF) 
 ... 
 ## Warning : Grouping fail 
---------------------------------------------------------
 Fitter_Pass 4, Preassign = KEEP, NODE ASSIGN : OFF 
 ... 
 ## Warning : Grouping fail 
---------------------------------------------------------
 Fitter_Pass 1, Preassign = IGNORE, LOGIC_DOUBLING : OFF 
 ... 

Performing global Output Enable pin assignments ...

Performing global pin assignments ...
--------------------------------------



Final global control pins assignment (if applicable)...
-------------------------------------------------------



Performing input pin pre-assignments ...
------------------------------------
PSEN assigned to pin  2
RxDx1 assigned to pin  43
RxDx0 assigned to pin  1

Attempt to place floating signals ...
------------------------------------
TXxLED is placed at pin 4 (MC 1)
TxDx0 is placed at pin 5 (MC 2)
OE is placed at pin 6 (MC 3)
TDI is placed at pin 7 (MC 4)
CSxLCD is placed at pin 8 (MC 5)
CSxP3 is placed at pin 9 (MC 6)
CSxP1 is placed at pin 11 (MC 7)
CSxP2 is placed at pin 12 (MC 8)
TMS is placed at pin 13 (MC 9)
CSxP0 is placed at pin 14 (MC 10)
CSxPPI1 is placed at pin 16 (MC 11)
CSxPPI0 is placed at pin 17 (MC 12)
RxD is placed at pin 18 (MC 13)
RXxLED is placed at pin 19 (MC 14)
CSxROM is placed at pin 20 (MC 15)
CSxLCDxWR is placed at pin 21 (MC 16)
TO is placed at pin 41 (MC 17)
TxD is placed at pin 40 (MC 18)
A10 is placed at pin 39 (MC 19)
TDO is placed at pin 38 (MC 20)
A11 is placed at pin 37 (MC 21)
A12 is placed at pin 36 (MC 22)
A13 is placed at pin 34 (MC 23)
A14 is placed at pin 33 (MC 24)
TCK is placed at pin 32 (MC 25)
A15 is placed at pin 31 (MC 26)
A8 is placed at pin 29 (MC 27)
A9 is placed at pin 28 (MC 28)
RD is placed at pin 27 (MC 29)
WR is placed at pin 26 (MC 30)
TO1 is placed at pin 25 (MC 31)
TxDx1 is placed at pin 24 (MC 32)

                                                                 
                                                                 
                                                                 
                                                                 
                        T                                        
                     T  X        R    R                          
                     x  x     P  x    x                          
                     D  L  V  S  D    D  G     T                 
                  O  x  E  C  E  x    x  N  T  x                 
                  E  0  D  C  N  0    1  D  O  D                 
               ____________________________________              
              /   6  5  4  3  2  1 44 43 42 41 40  \             
         TDI |  7                                39 | A10        
      CSxLCD |  8                                38 | TDO        
       CSxP3 |  9                                37 | A11        
         GND | 10                                36 | A12        
       CSxP1 | 11                                35 | VCC        
       CSxP2 | 12            ATF1502             34 | A13        
         TMS | 13          44-Lead PLCC          33 | A14        
       CSxP0 | 14                                32 | TCK        
         VCC | 15                                31 | A15        
     CSxPPI1 | 16                                30 | GND        
     CSxPPI0 | 17                                29 | A8         
             |   18 19 20 21 22 23 24 25 26 27 28   |            
              \____________________________________/             
                 R  R  C  C  G  V  T  T  W  R  A                 
                 x  X  S  S  N  C  x  O  R  D  9                 
                 D  x  x  x  D  C  D  1                          
                    L  R  L        x                             
                    E  O  C        1                             
                    D  M  D                                      
                          x                                      
                          W                                      
                          R                                      



VCC = Supply Voltage pin which must be connected to (5.0V or 3.0V)

GND = GND pin which must be connected to ground

TMS,TDI,TDO,TDI = JTAG pins which must reserved for the JTAG interface

NC = Unused I/O pins which must be unconnected on the board

Universal-Interconnect-Multiplexer assignments
------------------------------------------------
FanIn assignment for block A [15]
{
A11,A13,A12,A14,A10,A8,A9,A15,
PSEN,
RxDx1,RxDx0,RD,
TxD,TO,
WR,
}
Multiplexer assignment for block A
RxDx1			(MC14	FB)  : MUX 0		Ref (GCLK)
A11			(MC4	P)   : MUX 3		Ref (B21p)
A13			(MC6	P)   : MUX 4		Ref (B23p)
A12			(MC5	P)   : MUX 7		Ref (B22p)
A14			(MC7	P)   : MUX 8		Ref (B24p)
TxD			(MC2	P)   : MUX 10		Ref (B18p)
TO			(MC1	P)   : MUX 13		Ref (B17p)
A10			(MC3	P)   : MUX 14		Ref (B19p)
RxDx0			(MC15	FB)  : MUX 20		Ref (GCLR)
RD			(MC11	P)   : MUX 22		Ref (B29p)
WR			(MC12	P)   : MUX 24		Ref (B30p)
PSEN			(MC13	FB)  : MUX 30		Ref (OE2)
A8			(MC9	P)   : MUX 31		Ref (B27p)
A9			(MC10	P)   : MUX 32		Ref (B28p)
A15			(MC8	P)   : MUX 34		Ref (B26p)

FanIn assignment for block B [2]
{
TxD,TO,
}
Multiplexer assignment for block B
TxD			(MC2	P)   : MUX 10		Ref (B18p)
TO			(MC1	P)   : MUX 13		Ref (B17p)

Creating JEDEC file SAB80535-CPLD.jed ...

PLCC44 programmed logic:
-----------------------------------
OE = (PSEN & RD);

CSxLCDxWR = ((A10 & A11 & A12 & A13 & A14 & A15 & !A8 & A9 & !RD)
	# (A10 & A11 & A12 & A13 & A14 & A15 & !A8 & A9 & !WR)
	# (A10 & A11 & A12 & A13 & A14 & A15 & !A8 & A9 & !PSEN));

TXxLED = TxD;

RXxLED = ((!TO & RxDx1)
	# (RxDx0 & TO));

TO1 = !TO;

!TxDx0 = (!TO & !TxD);

!TxDx1 = (TO & !TxD);

RxD = ((!TO & RxDx1)
	# (RxDx0 & TO));

CSxROM = (!A15
	# (A11 & A12 & A13 & A14));

!CSxPPI0 = (!A10 & A11 & A12 & A13 & A14 & A15 & !A8 & !A9);

!CSxPPI1 = (!A10 & A11 & A12 & A13 & A14 & A15 & A8 & !A9);

!CSxP0 = (!A10 & A11 & A12 & A13 & A14 & A15 & !A8 & A9);

!CSxP1 = (!A10 & A11 & A12 & A13 & A14 & A15 & A8 & A9);

!CSxP2 = (A10 & A11 & A12 & A13 & A14 & A15 & !A8 & !A9);

!CSxP3 = (A10 & A11 & A12 & A13 & A14 & A15 & A8 & !A9);

!CSxLCD = (A10 & A11 & A12 & A13 & A14 & A15 & !A8 & A9);


PLCC44 Pin/Node Placement:
------------------------------------
Pin 1  = RxDx0;
Pin 2  = PSEN;
Pin 4  = TXxLED; /* MC 1 */
Pin 5  = TxDx0; /* MC 2 */
Pin 6  = OE; /* MC 3 */
Pin 7  = TDI; /* MC 4 */
Pin 8  = CSxLCD; /* MC 5 */
Pin 9  = CSxP3; /* MC 6 */
Pin 11 = CSxP1; /* MC  7 */
Pin 12 = CSxP2; /* MC  8 */
Pin 13 = TMS; /* MC  9 */
Pin 14 = CSxP0; /* MC 10 */ 
Pin 16 = CSxPPI1; /* MC 11 */ 
Pin 17 = CSxPPI0; /* MC 12 */ 
Pin 18 = RxD; /* MC 13 */ 
Pin 19 = RXxLED; /* MC 14 */ 
Pin 20 = CSxROM; /* MC 15 */ 
Pin 21 = CSxLCDxWR; /* MC 16 */ 
Pin 24 = TxDx1; /* MC 32 */ 
Pin 25 = TO1; /* MC 31 */ 
Pin 26 = WR; /* MC 30 */ 
Pin 27 = RD; /* MC 29 */ 
Pin 28 = A9; /* MC 28 */ 
Pin 29 = A8; /* MC 27 */ 
Pin 31 = A15; /* MC 26 */ 
Pin 32 = TCK; /* MC 25 */ 
Pin 33 = A14; /* MC 24 */ 
Pin 34 = A13; /* MC 23 */ 
Pin 36 = A12; /* MC 22 */ 
Pin 37 = A11; /* MC 21 */ 
Pin 38 = TDO; /* MC 20 */ 
Pin 39 = A10; /* MC 19 */ 
Pin 40 = TxD; /* MC 18 */ 
Pin 41 = TO; /* MC 17 */ 
Pin 43 = RxDx1;

** Resource Usage **


DCERP Field = Summary of Allocations.
|||||
|||||_Preset [p,-]       ==  p = PT preset, - No Preset.
||||
||||__Reset [g,r,-]      ==  g= Global AR, r = PT reset, - No reset.
|||
|||___Clock Enable [e,-] ==  e = Product Term, - always enabled, - none.
||
||____Clock [c,g,-],     ==  c = Product term, g = Global term, - No Clock.
|
|_____Type [C,D,L,T],    ==  Register type C= combin, D=dff, L=latch, T=tff.

For input only = INPUT.

MCell Pin# Oe   PinDrive  DCERP  FBDrive  DCERP  Foldback  CascadeOut     TotPT output_slew
MC1   4    on   TXxLED    C----  --              --        --             1     slow
MC2   5    on   TxDx0     C----  --              --        --             1     slow
MC3   6    on   OE        C----  --              --        --             1     slow
MC4   7    --   TDI       INPUT  --              --        --             0     slow
MC5   8    on   CSxLCD    C----  --              --        --             1     slow
MC6   9    on   CSxP3     C----  --              --        --             1     slow
MC7   11   on   CSxP1     C----  --              --        --             1     slow
MC8   12   on   CSxP2     C----  --              --        --             1     slow
MC9   13   --   TMS       INPUT  --              --        --             0     slow
MC10  14   on   CSxP0     C----  --              --        --             1     slow
MC11  16   on   CSxPPI1   C----  --              --        --             1     slow
MC12  17   on   CSxPPI0   C----  --              --        --             1     slow
MC13  18   on   RxD       C----  --              --        --             2     slow
MC14  19   on   RXxLED    C----  --              --        --             2     slow
MC15  20   on   CSxROM    C----  --              --        --             2     slow
MC16  21   on   CSxLCDxWR C----  --              --        --             3     slow
MC17  41   --   TO        INPUT  --              --        --             0     slow
MC18  40   --   TxD       INPUT  --              --        --             0     slow
MC19  39   --   A10       INPUT  --              --        --             0     slow
MC20  38   --   TDO       INPUT  --              --        --             0     slow
MC21  37   --   A11       INPUT  --              --        --             0     slow
MC22  36   --   A12       INPUT  --              --        --             0     slow
MC23  34   --   A13       INPUT  --              --        --             0     slow
MC24  33   --   A14       INPUT  --              --        --             0     slow
MC25  32   --   TCK       INPUT  --              --        --             0     slow
MC26  31   --   A15       INPUT  --              --        --             0     slow
MC27  29   --   A8        INPUT  --              --        --             0     slow
MC28  28   --   A9        INPUT  --              --        --             0     slow
MC29  27   --   RD        INPUT  --              --        --             0     slow
MC30  26   --   WR        INPUT  --              --        --             0     slow
MC31  25   on   TO1       C----  --              --        --             1     slow
MC32  24   on   TxDx1     C----  --              --        --             1     slow
MC0   2         PSEN      INPUT  --              --        --             0     slow
MC0   1         RxDx0     INPUT  --              --        --             0     slow
MC0   44        --               --              --        --             0     slow
MC0   43        RxDx1     INPUT  --              --        --             0     slow

Logic Array Block	Logic Cells	I/O Pins	Foldbacks	TotalPT		FanIN	Cascades
A: LC1	- LC16		14/16(87%)	16/16(100%)	0/16(0%)	19/80(23%)	(15)	0
B: LC17	- LC32		2/16(12%)	16/16(100%)	0/16(0%)	2/80(2%)	(2)	0

Total dedicated input used:	3/4 	(75%)
Total I/O pins used		32/32 	(100%)
Total Logic cells used 		16/32 	(50%)
Total Flip-Flop used 		0/32 	(0%)
Total Foldback logic used 	0/32 	(0%)
Total Nodes+FB/MCells 		16/32 	(50%)
Total cascade used 		0
Total input pins 		19
Total output pins 		16
Total Pts 			21
Creating pla file SAB80535-CPLD.tt3 with 0 inputs 0 outputs, 0 pins 0 nodes and 0 pterms...

----------------  End fitter, Design FITS
$Device PLCC44 fits 
FIT1502 completed in 0.00 seconds
