
TIGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d9c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08005f7c  08005f7c  00015f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006084  08006084  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006084  08006084  00016084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800608c  0800608c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800608c  0800608c  0001608c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006090  08006090  00016090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006094  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a74  20000070  08006104  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ae4  08006104  00020ae4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015ca3  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ff3  00000000  00000000  00035d43  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001090  00000000  00000000  00038d38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ef0  00000000  00000000  00039dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024824  00000000  00000000  0003acb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f35e  00000000  00000000  0005f4dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2a31  00000000  00000000  0006e83a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014126b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b9c  00000000  00000000  001412e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005f64 	.word	0x08005f64

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08005f64 	.word	0x08005f64

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b972 	b.w	8000df8 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9e08      	ldr	r6, [sp, #32]
 8000b32:	4604      	mov	r4, r0
 8000b34:	4688      	mov	r8, r1
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d14b      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3a:	428a      	cmp	r2, r1
 8000b3c:	4615      	mov	r5, r2
 8000b3e:	d967      	bls.n	8000c10 <__udivmoddi4+0xe4>
 8000b40:	fab2 f282 	clz	r2, r2
 8000b44:	b14a      	cbz	r2, 8000b5a <__udivmoddi4+0x2e>
 8000b46:	f1c2 0720 	rsb	r7, r2, #32
 8000b4a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b4e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b52:	4095      	lsls	r5, r2
 8000b54:	ea47 0803 	orr.w	r8, r7, r3
 8000b58:	4094      	lsls	r4, r2
 8000b5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b5e:	0c23      	lsrs	r3, r4, #16
 8000b60:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b64:	fa1f fc85 	uxth.w	ip, r5
 8000b68:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b6c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b70:	fb07 f10c 	mul.w	r1, r7, ip
 8000b74:	4299      	cmp	r1, r3
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x60>
 8000b78:	18eb      	adds	r3, r5, r3
 8000b7a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b7e:	f080 811b 	bcs.w	8000db8 <__udivmoddi4+0x28c>
 8000b82:	4299      	cmp	r1, r3
 8000b84:	f240 8118 	bls.w	8000db8 <__udivmoddi4+0x28c>
 8000b88:	3f02      	subs	r7, #2
 8000b8a:	442b      	add	r3, r5
 8000b8c:	1a5b      	subs	r3, r3, r1
 8000b8e:	b2a4      	uxth	r4, r4
 8000b90:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b94:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b9c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba0:	45a4      	cmp	ip, r4
 8000ba2:	d909      	bls.n	8000bb8 <__udivmoddi4+0x8c>
 8000ba4:	192c      	adds	r4, r5, r4
 8000ba6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000baa:	f080 8107 	bcs.w	8000dbc <__udivmoddi4+0x290>
 8000bae:	45a4      	cmp	ip, r4
 8000bb0:	f240 8104 	bls.w	8000dbc <__udivmoddi4+0x290>
 8000bb4:	3802      	subs	r0, #2
 8000bb6:	442c      	add	r4, r5
 8000bb8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bbc:	eba4 040c 	sub.w	r4, r4, ip
 8000bc0:	2700      	movs	r7, #0
 8000bc2:	b11e      	cbz	r6, 8000bcc <__udivmoddi4+0xa0>
 8000bc4:	40d4      	lsrs	r4, r2
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bcc:	4639      	mov	r1, r7
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0xbe>
 8000bd6:	2e00      	cmp	r6, #0
 8000bd8:	f000 80eb 	beq.w	8000db2 <__udivmoddi4+0x286>
 8000bdc:	2700      	movs	r7, #0
 8000bde:	e9c6 0100 	strd	r0, r1, [r6]
 8000be2:	4638      	mov	r0, r7
 8000be4:	4639      	mov	r1, r7
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	fab3 f783 	clz	r7, r3
 8000bee:	2f00      	cmp	r7, #0
 8000bf0:	d147      	bne.n	8000c82 <__udivmoddi4+0x156>
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d302      	bcc.n	8000bfc <__udivmoddi4+0xd0>
 8000bf6:	4282      	cmp	r2, r0
 8000bf8:	f200 80fa 	bhi.w	8000df0 <__udivmoddi4+0x2c4>
 8000bfc:	1a84      	subs	r4, r0, r2
 8000bfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000c02:	2001      	movs	r0, #1
 8000c04:	4698      	mov	r8, r3
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d0e0      	beq.n	8000bcc <__udivmoddi4+0xa0>
 8000c0a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c0e:	e7dd      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000c10:	b902      	cbnz	r2, 8000c14 <__udivmoddi4+0xe8>
 8000c12:	deff      	udf	#255	; 0xff
 8000c14:	fab2 f282 	clz	r2, r2
 8000c18:	2a00      	cmp	r2, #0
 8000c1a:	f040 808f 	bne.w	8000d3c <__udivmoddi4+0x210>
 8000c1e:	1b49      	subs	r1, r1, r5
 8000c20:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c24:	fa1f f885 	uxth.w	r8, r5
 8000c28:	2701      	movs	r7, #1
 8000c2a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c2e:	0c23      	lsrs	r3, r4, #16
 8000c30:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c38:	fb08 f10c 	mul.w	r1, r8, ip
 8000c3c:	4299      	cmp	r1, r3
 8000c3e:	d907      	bls.n	8000c50 <__udivmoddi4+0x124>
 8000c40:	18eb      	adds	r3, r5, r3
 8000c42:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c46:	d202      	bcs.n	8000c4e <__udivmoddi4+0x122>
 8000c48:	4299      	cmp	r1, r3
 8000c4a:	f200 80cd 	bhi.w	8000de8 <__udivmoddi4+0x2bc>
 8000c4e:	4684      	mov	ip, r0
 8000c50:	1a59      	subs	r1, r3, r1
 8000c52:	b2a3      	uxth	r3, r4
 8000c54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c58:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c5c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c60:	fb08 f800 	mul.w	r8, r8, r0
 8000c64:	45a0      	cmp	r8, r4
 8000c66:	d907      	bls.n	8000c78 <__udivmoddi4+0x14c>
 8000c68:	192c      	adds	r4, r5, r4
 8000c6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x14a>
 8000c70:	45a0      	cmp	r8, r4
 8000c72:	f200 80b6 	bhi.w	8000de2 <__udivmoddi4+0x2b6>
 8000c76:	4618      	mov	r0, r3
 8000c78:	eba4 0408 	sub.w	r4, r4, r8
 8000c7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c80:	e79f      	b.n	8000bc2 <__udivmoddi4+0x96>
 8000c82:	f1c7 0c20 	rsb	ip, r7, #32
 8000c86:	40bb      	lsls	r3, r7
 8000c88:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c8c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c90:	fa01 f407 	lsl.w	r4, r1, r7
 8000c94:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c98:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c9c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ca0:	4325      	orrs	r5, r4
 8000ca2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000ca6:	0c2c      	lsrs	r4, r5, #16
 8000ca8:	fb08 3319 	mls	r3, r8, r9, r3
 8000cac:	fa1f fa8e 	uxth.w	sl, lr
 8000cb0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cb4:	fb09 f40a 	mul.w	r4, r9, sl
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	fa02 f207 	lsl.w	r2, r2, r7
 8000cbe:	fa00 f107 	lsl.w	r1, r0, r7
 8000cc2:	d90b      	bls.n	8000cdc <__udivmoddi4+0x1b0>
 8000cc4:	eb1e 0303 	adds.w	r3, lr, r3
 8000cc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ccc:	f080 8087 	bcs.w	8000dde <__udivmoddi4+0x2b2>
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	f240 8084 	bls.w	8000dde <__udivmoddi4+0x2b2>
 8000cd6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cda:	4473      	add	r3, lr
 8000cdc:	1b1b      	subs	r3, r3, r4
 8000cde:	b2ad      	uxth	r5, r5
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cec:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cf0:	45a2      	cmp	sl, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x1da>
 8000cf4:	eb1e 0404 	adds.w	r4, lr, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	d26b      	bcs.n	8000dd6 <__udivmoddi4+0x2aa>
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d969      	bls.n	8000dd6 <__udivmoddi4+0x2aa>
 8000d02:	3802      	subs	r0, #2
 8000d04:	4474      	add	r4, lr
 8000d06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	eba4 040a 	sub.w	r4, r4, sl
 8000d12:	454c      	cmp	r4, r9
 8000d14:	46c2      	mov	sl, r8
 8000d16:	464b      	mov	r3, r9
 8000d18:	d354      	bcc.n	8000dc4 <__udivmoddi4+0x298>
 8000d1a:	d051      	beq.n	8000dc0 <__udivmoddi4+0x294>
 8000d1c:	2e00      	cmp	r6, #0
 8000d1e:	d069      	beq.n	8000df4 <__udivmoddi4+0x2c8>
 8000d20:	ebb1 050a 	subs.w	r5, r1, sl
 8000d24:	eb64 0403 	sbc.w	r4, r4, r3
 8000d28:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d2c:	40fd      	lsrs	r5, r7
 8000d2e:	40fc      	lsrs	r4, r7
 8000d30:	ea4c 0505 	orr.w	r5, ip, r5
 8000d34:	e9c6 5400 	strd	r5, r4, [r6]
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e747      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f703 	lsr.w	r7, r0, r3
 8000d44:	4095      	lsls	r5, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d4e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d52:	4338      	orrs	r0, r7
 8000d54:	0c01      	lsrs	r1, r0, #16
 8000d56:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d5a:	fa1f f885 	uxth.w	r8, r5
 8000d5e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d66:	fb07 f308 	mul.w	r3, r7, r8
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d70:	d907      	bls.n	8000d82 <__udivmoddi4+0x256>
 8000d72:	1869      	adds	r1, r5, r1
 8000d74:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d78:	d22f      	bcs.n	8000dda <__udivmoddi4+0x2ae>
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d92d      	bls.n	8000dda <__udivmoddi4+0x2ae>
 8000d7e:	3f02      	subs	r7, #2
 8000d80:	4429      	add	r1, r5
 8000d82:	1acb      	subs	r3, r1, r3
 8000d84:	b281      	uxth	r1, r0
 8000d86:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d92:	fb00 f308 	mul.w	r3, r0, r8
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x27e>
 8000d9a:	1869      	adds	r1, r5, r1
 8000d9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da0:	d217      	bcs.n	8000dd2 <__udivmoddi4+0x2a6>
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d915      	bls.n	8000dd2 <__udivmoddi4+0x2a6>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4429      	add	r1, r5
 8000daa:	1ac9      	subs	r1, r1, r3
 8000dac:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db0:	e73b      	b.n	8000c2a <__udivmoddi4+0xfe>
 8000db2:	4637      	mov	r7, r6
 8000db4:	4630      	mov	r0, r6
 8000db6:	e709      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000db8:	4607      	mov	r7, r0
 8000dba:	e6e7      	b.n	8000b8c <__udivmoddi4+0x60>
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	e6fb      	b.n	8000bb8 <__udivmoddi4+0x8c>
 8000dc0:	4541      	cmp	r1, r8
 8000dc2:	d2ab      	bcs.n	8000d1c <__udivmoddi4+0x1f0>
 8000dc4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dc8:	eb69 020e 	sbc.w	r2, r9, lr
 8000dcc:	3801      	subs	r0, #1
 8000dce:	4613      	mov	r3, r2
 8000dd0:	e7a4      	b.n	8000d1c <__udivmoddi4+0x1f0>
 8000dd2:	4660      	mov	r0, ip
 8000dd4:	e7e9      	b.n	8000daa <__udivmoddi4+0x27e>
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	e795      	b.n	8000d06 <__udivmoddi4+0x1da>
 8000dda:	4667      	mov	r7, ip
 8000ddc:	e7d1      	b.n	8000d82 <__udivmoddi4+0x256>
 8000dde:	4681      	mov	r9, r0
 8000de0:	e77c      	b.n	8000cdc <__udivmoddi4+0x1b0>
 8000de2:	3802      	subs	r0, #2
 8000de4:	442c      	add	r4, r5
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0x14c>
 8000de8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dec:	442b      	add	r3, r5
 8000dee:	e72f      	b.n	8000c50 <__udivmoddi4+0x124>
 8000df0:	4638      	mov	r0, r7
 8000df2:	e708      	b.n	8000c06 <__udivmoddi4+0xda>
 8000df4:	4637      	mov	r7, r6
 8000df6:	e6e9      	b.n	8000bcc <__udivmoddi4+0xa0>

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e00:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <HAL_Init+0x40>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a0d      	ldr	r2, [pc, #52]	; (8000e3c <HAL_Init+0x40>)
 8000e06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e0c:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <HAL_Init+0x40>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a0a      	ldr	r2, [pc, #40]	; (8000e3c <HAL_Init+0x40>)
 8000e12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e18:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <HAL_Init+0x40>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a07      	ldr	r2, [pc, #28]	; (8000e3c <HAL_Init+0x40>)
 8000e1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e24:	2003      	movs	r0, #3
 8000e26:	f000 fd07 	bl	8001838 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f000 f808 	bl	8000e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e30:	f003 fd92 	bl	8004958 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40023c00 	.word	0x40023c00

08000e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e48:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <HAL_InitTick+0x54>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <HAL_InitTick+0x58>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4619      	mov	r1, r3
 8000e52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f000 fd1f 	bl	80018a2 <HAL_SYSTICK_Config>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e00e      	b.n	8000e8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2b0f      	cmp	r3, #15
 8000e72:	d80a      	bhi.n	8000e8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e74:	2200      	movs	r2, #0
 8000e76:	6879      	ldr	r1, [r7, #4]
 8000e78:	f04f 30ff 	mov.w	r0, #4294967295
 8000e7c:	f000 fce7 	bl	800184e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e80:	4a06      	ldr	r2, [pc, #24]	; (8000e9c <HAL_InitTick+0x5c>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e86:	2300      	movs	r3, #0
 8000e88:	e000      	b.n	8000e8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000008 	.word	0x20000008
 8000e98:	20000004 	.word	0x20000004
 8000e9c:	20000000 	.word	0x20000000

08000ea0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_IncTick+0x20>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <HAL_IncTick+0x24>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4413      	add	r3, r2
 8000eb0:	4a04      	ldr	r2, [pc, #16]	; (8000ec4 <HAL_IncTick+0x24>)
 8000eb2:	6013      	str	r3, [r2, #0]
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	20000004 	.word	0x20000004
 8000ec4:	200004ac 	.word	0x200004ac

08000ec8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ecc:	4b03      	ldr	r3, [pc, #12]	; (8000edc <HAL_GetTick+0x14>)
 8000ece:	681b      	ldr	r3, [r3, #0]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	200004ac 	.word	0x200004ac

08000ee0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d101      	bne.n	8000ef6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e033      	b.n	8000f5e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d109      	bne.n	8000f12 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f003 f91e 	bl	8004140 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2200      	movs	r2, #0
 8000f08:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f16:	f003 0310 	and.w	r3, r3, #16
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d118      	bne.n	8000f50 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f26:	f023 0302 	bic.w	r3, r3, #2
 8000f2a:	f043 0202 	orr.w	r2, r3, #2
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f000 fa32 	bl	800139c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f42:	f023 0303 	bic.w	r3, r3, #3
 8000f46:	f043 0201 	orr.w	r2, r3, #1
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	641a      	str	r2, [r3, #64]	; 0x40
 8000f4e:	e001      	b.n	8000f54 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
	...

08000f68 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8000f74:	2300      	movs	r3, #0
 8000f76:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d101      	bne.n	8000f86 <HAL_ADC_Start_DMA+0x1e>
 8000f82:	2302      	movs	r3, #2
 8000f84:	e0b1      	b.n	80010ea <HAL_ADC_Start_DMA+0x182>
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	2201      	movs	r2, #1
 8000f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	f003 0301 	and.w	r3, r3, #1
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d018      	beq.n	8000fce <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	689a      	ldr	r2, [r3, #8]
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f042 0201 	orr.w	r2, r2, #1
 8000faa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000fac:	4b51      	ldr	r3, [pc, #324]	; (80010f4 <HAL_ADC_Start_DMA+0x18c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a51      	ldr	r2, [pc, #324]	; (80010f8 <HAL_ADC_Start_DMA+0x190>)
 8000fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb6:	0c9a      	lsrs	r2, r3, #18
 8000fb8:	4613      	mov	r3, r2
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	4413      	add	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000fc0:	e002      	b.n	8000fc8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d1f9      	bne.n	8000fc2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	f003 0301 	and.w	r3, r3, #1
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	f040 8085 	bne.w	80010e8 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fe6:	f023 0301 	bic.w	r3, r3, #1
 8000fea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d007      	beq.n	8001010 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001004:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001008:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001018:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800101c:	d106      	bne.n	800102c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001022:	f023 0206 	bic.w	r2, r3, #6
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	645a      	str	r2, [r3, #68]	; 0x44
 800102a:	e002      	b.n	8001032 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	2200      	movs	r2, #0
 8001030:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	2200      	movs	r2, #0
 8001036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800103a:	4b30      	ldr	r3, [pc, #192]	; (80010fc <HAL_ADC_Start_DMA+0x194>)
 800103c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001042:	4a2f      	ldr	r2, [pc, #188]	; (8001100 <HAL_ADC_Start_DMA+0x198>)
 8001044:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800104a:	4a2e      	ldr	r2, [pc, #184]	; (8001104 <HAL_ADC_Start_DMA+0x19c>)
 800104c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001052:	4a2d      	ldr	r2, [pc, #180]	; (8001108 <HAL_ADC_Start_DMA+0x1a0>)
 8001054:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800105e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	685a      	ldr	r2, [r3, #4]
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800106e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	689a      	ldr	r2, [r3, #8]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800107e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	334c      	adds	r3, #76	; 0x4c
 800108a:	4619      	mov	r1, r3
 800108c:	68ba      	ldr	r2, [r7, #8]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f000 fcc2 	bl	8001a18 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f003 031f 	and.w	r3, r3, #31
 800109c:	2b00      	cmp	r3, #0
 800109e:	d10f      	bne.n	80010c0 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d11c      	bne.n	80010e8 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	689a      	ldr	r2, [r3, #8]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	e013      	b.n	80010e8 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a11      	ldr	r2, [pc, #68]	; (800110c <HAL_ADC_Start_DMA+0x1a4>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d10e      	bne.n	80010e8 <HAL_ADC_Start_DMA+0x180>
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d107      	bne.n	80010e8 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	689a      	ldr	r2, [r3, #8]
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80010e6:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000008 	.word	0x20000008
 80010f8:	431bde83 	.word	0x431bde83
 80010fc:	40012300 	.word	0x40012300
 8001100:	08001595 	.word	0x08001595
 8001104:	0800164f 	.word	0x0800164f
 8001108:	0800166b 	.word	0x0800166b
 800110c:	40012000 	.word	0x40012000

08001110 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001142:	2300      	movs	r3, #0
 8001144:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800114c:	2b01      	cmp	r3, #1
 800114e:	d101      	bne.n	8001154 <HAL_ADC_ConfigChannel+0x1c>
 8001150:	2302      	movs	r3, #2
 8001152:	e113      	b.n	800137c <HAL_ADC_ConfigChannel+0x244>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2201      	movs	r2, #1
 8001158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b09      	cmp	r3, #9
 8001162:	d925      	bls.n	80011b0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	68d9      	ldr	r1, [r3, #12]
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	b29b      	uxth	r3, r3
 8001170:	461a      	mov	r2, r3
 8001172:	4613      	mov	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	4413      	add	r3, r2
 8001178:	3b1e      	subs	r3, #30
 800117a:	2207      	movs	r2, #7
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	43da      	mvns	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	400a      	ands	r2, r1
 8001188:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	68d9      	ldr	r1, [r3, #12]
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	689a      	ldr	r2, [r3, #8]
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	b29b      	uxth	r3, r3
 800119a:	4618      	mov	r0, r3
 800119c:	4603      	mov	r3, r0
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	4403      	add	r3, r0
 80011a2:	3b1e      	subs	r3, #30
 80011a4:	409a      	lsls	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	430a      	orrs	r2, r1
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	e022      	b.n	80011f6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6919      	ldr	r1, [r3, #16]
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	461a      	mov	r2, r3
 80011be:	4613      	mov	r3, r2
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	4413      	add	r3, r2
 80011c4:	2207      	movs	r2, #7
 80011c6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ca:	43da      	mvns	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	400a      	ands	r2, r1
 80011d2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	6919      	ldr	r1, [r3, #16]
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	689a      	ldr	r2, [r3, #8]
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	4618      	mov	r0, r3
 80011e6:	4603      	mov	r3, r0
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	4403      	add	r3, r0
 80011ec:	409a      	lsls	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	430a      	orrs	r2, r1
 80011f4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	2b06      	cmp	r3, #6
 80011fc:	d824      	bhi.n	8001248 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685a      	ldr	r2, [r3, #4]
 8001208:	4613      	mov	r3, r2
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	4413      	add	r3, r2
 800120e:	3b05      	subs	r3, #5
 8001210:	221f      	movs	r2, #31
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43da      	mvns	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	400a      	ands	r2, r1
 800121e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	b29b      	uxth	r3, r3
 800122c:	4618      	mov	r0, r3
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685a      	ldr	r2, [r3, #4]
 8001232:	4613      	mov	r3, r2
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	4413      	add	r3, r2
 8001238:	3b05      	subs	r3, #5
 800123a:	fa00 f203 	lsl.w	r2, r0, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	430a      	orrs	r2, r1
 8001244:	635a      	str	r2, [r3, #52]	; 0x34
 8001246:	e04c      	b.n	80012e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	2b0c      	cmp	r3, #12
 800124e:	d824      	bhi.n	800129a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685a      	ldr	r2, [r3, #4]
 800125a:	4613      	mov	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4413      	add	r3, r2
 8001260:	3b23      	subs	r3, #35	; 0x23
 8001262:	221f      	movs	r2, #31
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43da      	mvns	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	400a      	ands	r2, r1
 8001270:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	b29b      	uxth	r3, r3
 800127e:	4618      	mov	r0, r3
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	4613      	mov	r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	4413      	add	r3, r2
 800128a:	3b23      	subs	r3, #35	; 0x23
 800128c:	fa00 f203 	lsl.w	r2, r0, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	430a      	orrs	r2, r1
 8001296:	631a      	str	r2, [r3, #48]	; 0x30
 8001298:	e023      	b.n	80012e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685a      	ldr	r2, [r3, #4]
 80012a4:	4613      	mov	r3, r2
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	4413      	add	r3, r2
 80012aa:	3b41      	subs	r3, #65	; 0x41
 80012ac:	221f      	movs	r2, #31
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43da      	mvns	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	400a      	ands	r2, r1
 80012ba:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	4618      	mov	r0, r3
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685a      	ldr	r2, [r3, #4]
 80012ce:	4613      	mov	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	4413      	add	r3, r2
 80012d4:	3b41      	subs	r3, #65	; 0x41
 80012d6:	fa00 f203 	lsl.w	r2, r0, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	430a      	orrs	r2, r1
 80012e0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012e2:	4b29      	ldr	r3, [pc, #164]	; (8001388 <HAL_ADC_ConfigChannel+0x250>)
 80012e4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a28      	ldr	r2, [pc, #160]	; (800138c <HAL_ADC_ConfigChannel+0x254>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d10f      	bne.n	8001310 <HAL_ADC_ConfigChannel+0x1d8>
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b12      	cmp	r3, #18
 80012f6:	d10b      	bne.n	8001310 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a1d      	ldr	r2, [pc, #116]	; (800138c <HAL_ADC_ConfigChannel+0x254>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d12b      	bne.n	8001372 <HAL_ADC_ConfigChannel+0x23a>
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a1c      	ldr	r2, [pc, #112]	; (8001390 <HAL_ADC_ConfigChannel+0x258>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d003      	beq.n	800132c <HAL_ADC_ConfigChannel+0x1f4>
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2b11      	cmp	r3, #17
 800132a:	d122      	bne.n	8001372 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a11      	ldr	r2, [pc, #68]	; (8001390 <HAL_ADC_ConfigChannel+0x258>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d111      	bne.n	8001372 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800134e:	4b11      	ldr	r3, [pc, #68]	; (8001394 <HAL_ADC_ConfigChannel+0x25c>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a11      	ldr	r2, [pc, #68]	; (8001398 <HAL_ADC_ConfigChannel+0x260>)
 8001354:	fba2 2303 	umull	r2, r3, r2, r3
 8001358:	0c9a      	lsrs	r2, r3, #18
 800135a:	4613      	mov	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	4413      	add	r3, r2
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001364:	e002      	b.n	800136c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	3b01      	subs	r3, #1
 800136a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1f9      	bne.n	8001366 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2200      	movs	r2, #0
 8001376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800137a:	2300      	movs	r3, #0
}
 800137c:	4618      	mov	r0, r3
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	40012300 	.word	0x40012300
 800138c:	40012000 	.word	0x40012000
 8001390:	10000012 	.word	0x10000012
 8001394:	20000008 	.word	0x20000008
 8001398:	431bde83 	.word	0x431bde83

0800139c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013a4:	4b79      	ldr	r3, [pc, #484]	; (800158c <ADC_Init+0x1f0>)
 80013a6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	431a      	orrs	r2, r3
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6859      	ldr	r1, [r3, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	691b      	ldr	r3, [r3, #16]
 80013dc:	021a      	lsls	r2, r3, #8
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	430a      	orrs	r2, r1
 80013e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	685a      	ldr	r2, [r3, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80013f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6859      	ldr	r1, [r3, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	689a      	ldr	r2, [r3, #8]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	430a      	orrs	r2, r1
 8001406:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	689a      	ldr	r2, [r3, #8]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001416:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	6899      	ldr	r1, [r3, #8]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68da      	ldr	r2, [r3, #12]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	430a      	orrs	r2, r1
 8001428:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142e:	4a58      	ldr	r2, [pc, #352]	; (8001590 <ADC_Init+0x1f4>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d022      	beq.n	800147a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001442:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	6899      	ldr	r1, [r3, #8]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	430a      	orrs	r2, r1
 8001454:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	689a      	ldr	r2, [r3, #8]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001464:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	6899      	ldr	r1, [r3, #8]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	430a      	orrs	r2, r1
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	e00f      	b.n	800149a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	689a      	ldr	r2, [r3, #8]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001488:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	689a      	ldr	r2, [r3, #8]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001498:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	689a      	ldr	r2, [r3, #8]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f022 0202 	bic.w	r2, r2, #2
 80014a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6899      	ldr	r1, [r3, #8]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	7e1b      	ldrb	r3, [r3, #24]
 80014b4:	005a      	lsls	r2, r3, #1
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	430a      	orrs	r2, r1
 80014bc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d01b      	beq.n	8001500 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80014d6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80014e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6859      	ldr	r1, [r3, #4]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f2:	3b01      	subs	r3, #1
 80014f4:	035a      	lsls	r2, r3, #13
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	430a      	orrs	r2, r1
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	e007      	b.n	8001510 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	685a      	ldr	r2, [r3, #4]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800150e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800151e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	3b01      	subs	r3, #1
 800152c:	051a      	lsls	r2, r3, #20
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	430a      	orrs	r2, r1
 8001534:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001544:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	6899      	ldr	r1, [r3, #8]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001552:	025a      	lsls	r2, r3, #9
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	430a      	orrs	r2, r1
 800155a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	689a      	ldr	r2, [r3, #8]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800156a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6899      	ldr	r1, [r3, #8]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	029a      	lsls	r2, r3, #10
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	430a      	orrs	r2, r1
 800157e:	609a      	str	r2, [r3, #8]
}
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	40012300 	.word	0x40012300
 8001590:	0f000001 	.word	0x0f000001

08001594 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015a0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d13c      	bne.n	8001628 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d12b      	bne.n	8001620 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d127      	bne.n	8001620 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d006      	beq.n	80015ec <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d119      	bne.n	8001620 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	685a      	ldr	r2, [r3, #4]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f022 0220 	bic.w	r2, r2, #32
 80015fa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001600:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d105      	bne.n	8001620 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001618:	f043 0201 	orr.w	r2, r3, #1
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001620:	68f8      	ldr	r0, [r7, #12]
 8001622:	f002 fe21 	bl	8004268 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001626:	e00e      	b.n	8001646 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162c:	f003 0310 	and.w	r3, r3, #16
 8001630:	2b00      	cmp	r3, #0
 8001632:	d003      	beq.n	800163c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001634:	68f8      	ldr	r0, [r7, #12]
 8001636:	f7ff fd75 	bl	8001124 <HAL_ADC_ErrorCallback>
}
 800163a:	e004      	b.n	8001646 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	4798      	blx	r3
}
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b084      	sub	sp, #16
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800165a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	f7ff fd57 	bl	8001110 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001662:	bf00      	nop
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b084      	sub	sp, #16
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001676:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2240      	movs	r2, #64	; 0x40
 800167c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001682:	f043 0204 	orr.w	r2, r3, #4
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f7ff fd4a 	bl	8001124 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001690:	bf00      	nop
 8001692:	3710      	adds	r7, #16
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}

08001698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016a8:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <__NVIC_SetPriorityGrouping+0x44>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ae:	68ba      	ldr	r2, [r7, #8]
 80016b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016b4:	4013      	ands	r3, r2
 80016b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ca:	4a04      	ldr	r2, [pc, #16]	; (80016dc <__NVIC_SetPriorityGrouping+0x44>)
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	60d3      	str	r3, [r2, #12]
}
 80016d0:	bf00      	nop
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016e4:	4b04      	ldr	r3, [pc, #16]	; (80016f8 <__NVIC_GetPriorityGrouping+0x18>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	0a1b      	lsrs	r3, r3, #8
 80016ea:	f003 0307 	and.w	r3, r3, #7
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170a:	2b00      	cmp	r3, #0
 800170c:	db0b      	blt.n	8001726 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	f003 021f 	and.w	r2, r3, #31
 8001714:	4907      	ldr	r1, [pc, #28]	; (8001734 <__NVIC_EnableIRQ+0x38>)
 8001716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171a:	095b      	lsrs	r3, r3, #5
 800171c:	2001      	movs	r0, #1
 800171e:	fa00 f202 	lsl.w	r2, r0, r2
 8001722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000e100 	.word	0xe000e100

08001738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	6039      	str	r1, [r7, #0]
 8001742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001748:	2b00      	cmp	r3, #0
 800174a:	db0a      	blt.n	8001762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	b2da      	uxtb	r2, r3
 8001750:	490c      	ldr	r1, [pc, #48]	; (8001784 <__NVIC_SetPriority+0x4c>)
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	0112      	lsls	r2, r2, #4
 8001758:	b2d2      	uxtb	r2, r2
 800175a:	440b      	add	r3, r1
 800175c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001760:	e00a      	b.n	8001778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4908      	ldr	r1, [pc, #32]	; (8001788 <__NVIC_SetPriority+0x50>)
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	f003 030f 	and.w	r3, r3, #15
 800176e:	3b04      	subs	r3, #4
 8001770:	0112      	lsls	r2, r2, #4
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	440b      	add	r3, r1
 8001776:	761a      	strb	r2, [r3, #24]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	e000e100 	.word	0xe000e100
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800178c:	b480      	push	{r7}
 800178e:	b089      	sub	sp, #36	; 0x24
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f1c3 0307 	rsb	r3, r3, #7
 80017a6:	2b04      	cmp	r3, #4
 80017a8:	bf28      	it	cs
 80017aa:	2304      	movcs	r3, #4
 80017ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	3304      	adds	r3, #4
 80017b2:	2b06      	cmp	r3, #6
 80017b4:	d902      	bls.n	80017bc <NVIC_EncodePriority+0x30>
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	3b03      	subs	r3, #3
 80017ba:	e000      	b.n	80017be <NVIC_EncodePriority+0x32>
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c0:	f04f 32ff 	mov.w	r2, #4294967295
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	43da      	mvns	r2, r3
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	401a      	ands	r2, r3
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d4:	f04f 31ff 	mov.w	r1, #4294967295
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	fa01 f303 	lsl.w	r3, r1, r3
 80017de:	43d9      	mvns	r1, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e4:	4313      	orrs	r3, r2
         );
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3724      	adds	r7, #36	; 0x24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
	...

080017f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3b01      	subs	r3, #1
 8001800:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001804:	d301      	bcc.n	800180a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001806:	2301      	movs	r3, #1
 8001808:	e00f      	b.n	800182a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800180a:	4a0a      	ldr	r2, [pc, #40]	; (8001834 <SysTick_Config+0x40>)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3b01      	subs	r3, #1
 8001810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001812:	210f      	movs	r1, #15
 8001814:	f04f 30ff 	mov.w	r0, #4294967295
 8001818:	f7ff ff8e 	bl	8001738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800181c:	4b05      	ldr	r3, [pc, #20]	; (8001834 <SysTick_Config+0x40>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001822:	4b04      	ldr	r3, [pc, #16]	; (8001834 <SysTick_Config+0x40>)
 8001824:	2207      	movs	r2, #7
 8001826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	e000e010 	.word	0xe000e010

08001838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f7ff ff29 	bl	8001698 <__NVIC_SetPriorityGrouping>
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800184e:	b580      	push	{r7, lr}
 8001850:	b086      	sub	sp, #24
 8001852:	af00      	add	r7, sp, #0
 8001854:	4603      	mov	r3, r0
 8001856:	60b9      	str	r1, [r7, #8]
 8001858:	607a      	str	r2, [r7, #4]
 800185a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800185c:	2300      	movs	r3, #0
 800185e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001860:	f7ff ff3e 	bl	80016e0 <__NVIC_GetPriorityGrouping>
 8001864:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	68b9      	ldr	r1, [r7, #8]
 800186a:	6978      	ldr	r0, [r7, #20]
 800186c:	f7ff ff8e 	bl	800178c <NVIC_EncodePriority>
 8001870:	4602      	mov	r2, r0
 8001872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001876:	4611      	mov	r1, r2
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ff5d 	bl	8001738 <__NVIC_SetPriority>
}
 800187e:	bf00      	nop
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b082      	sub	sp, #8
 800188a:	af00      	add	r7, sp, #0
 800188c:	4603      	mov	r3, r0
 800188e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff31 	bl	80016fc <__NVIC_EnableIRQ>
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b082      	sub	sp, #8
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f7ff ffa2 	bl	80017f4 <SysTick_Config>
 80018b0:	4603      	mov	r3, r0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80018c8:	f7ff fafe 	bl	8000ec8 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d101      	bne.n	80018d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e099      	b.n	8001a0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2202      	movs	r2, #2
 80018e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f022 0201 	bic.w	r2, r2, #1
 80018f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018f8:	e00f      	b.n	800191a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018fa:	f7ff fae5 	bl	8000ec8 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b05      	cmp	r3, #5
 8001906:	d908      	bls.n	800191a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2220      	movs	r2, #32
 800190c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2203      	movs	r2, #3
 8001912:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e078      	b.n	8001a0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1e8      	bne.n	80018fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	4b38      	ldr	r3, [pc, #224]	; (8001a14 <HAL_DMA_Init+0x158>)
 8001934:	4013      	ands	r3, r2
 8001936:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001946:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	691b      	ldr	r3, [r3, #16]
 800194c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001952:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800195e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a1b      	ldr	r3, [r3, #32]
 8001964:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001966:	697a      	ldr	r2, [r7, #20]
 8001968:	4313      	orrs	r3, r2
 800196a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001970:	2b04      	cmp	r3, #4
 8001972:	d107      	bne.n	8001984 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197c:	4313      	orrs	r3, r2
 800197e:	697a      	ldr	r2, [r7, #20]
 8001980:	4313      	orrs	r3, r2
 8001982:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	695b      	ldr	r3, [r3, #20]
 8001992:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	f023 0307 	bic.w	r3, r3, #7
 800199a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a0:	697a      	ldr	r2, [r7, #20]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	d117      	bne.n	80019de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d00e      	beq.n	80019de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f000 fa77 	bl	8001eb4 <DMA_CheckFifoParam>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d008      	beq.n	80019de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2240      	movs	r2, #64	; 0x40
 80019d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2201      	movs	r2, #1
 80019d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80019da:	2301      	movs	r3, #1
 80019dc:	e016      	b.n	8001a0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f000 fa2e 	bl	8001e48 <DMA_CalcBaseAndBitshift>
 80019ec:	4603      	mov	r3, r0
 80019ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019f4:	223f      	movs	r2, #63	; 0x3f
 80019f6:	409a      	lsls	r2, r3
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	e010803f 	.word	0xe010803f

08001a18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
 8001a24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a26:	2300      	movs	r3, #0
 8001a28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d101      	bne.n	8001a3e <HAL_DMA_Start_IT+0x26>
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	e048      	b.n	8001ad0 <HAL_DMA_Start_IT+0xb8>
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2201      	movs	r2, #1
 8001a42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d137      	bne.n	8001ac2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2202      	movs	r2, #2
 8001a56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	68b9      	ldr	r1, [r7, #8]
 8001a66:	68f8      	ldr	r0, [r7, #12]
 8001a68:	f000 f9c0 	bl	8001dec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a70:	223f      	movs	r2, #63	; 0x3f
 8001a72:	409a      	lsls	r2, r3
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f042 0216 	orr.w	r2, r2, #22
 8001a86:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	695a      	ldr	r2, [r3, #20]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a96:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d007      	beq.n	8001ab0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f042 0208 	orr.w	r2, r2, #8
 8001aae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f042 0201 	orr.w	r2, r2, #1
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	e005      	b.n	8001ace <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001aca:	2302      	movs	r3, #2
 8001acc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ace:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001ae4:	4b92      	ldr	r3, [pc, #584]	; (8001d30 <HAL_DMA_IRQHandler+0x258>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a92      	ldr	r2, [pc, #584]	; (8001d34 <HAL_DMA_IRQHandler+0x25c>)
 8001aea:	fba2 2303 	umull	r2, r3, r2, r3
 8001aee:	0a9b      	lsrs	r3, r3, #10
 8001af0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b02:	2208      	movs	r2, #8
 8001b04:	409a      	lsls	r2, r3
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d01a      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0304 	and.w	r3, r3, #4
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d013      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 0204 	bic.w	r2, r2, #4
 8001b2a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b30:	2208      	movs	r2, #8
 8001b32:	409a      	lsls	r2, r3
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b3c:	f043 0201 	orr.w	r2, r3, #1
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b48:	2201      	movs	r2, #1
 8001b4a:	409a      	lsls	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d012      	beq.n	8001b7a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d00b      	beq.n	8001b7a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b66:	2201      	movs	r2, #1
 8001b68:	409a      	lsls	r2, r3
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b72:	f043 0202 	orr.w	r2, r3, #2
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b7e:	2204      	movs	r2, #4
 8001b80:	409a      	lsls	r2, r3
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	4013      	ands	r3, r2
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d012      	beq.n	8001bb0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d00b      	beq.n	8001bb0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b9c:	2204      	movs	r2, #4
 8001b9e:	409a      	lsls	r2, r3
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ba8:	f043 0204 	orr.w	r2, r3, #4
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bb4:	2210      	movs	r2, #16
 8001bb6:	409a      	lsls	r2, r3
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d043      	beq.n	8001c48 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0308 	and.w	r3, r3, #8
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d03c      	beq.n	8001c48 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bd2:	2210      	movs	r2, #16
 8001bd4:	409a      	lsls	r2, r3
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d018      	beq.n	8001c1a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d108      	bne.n	8001c08 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d024      	beq.n	8001c48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	4798      	blx	r3
 8001c06:	e01f      	b.n	8001c48 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d01b      	beq.n	8001c48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	4798      	blx	r3
 8001c18:	e016      	b.n	8001c48 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d107      	bne.n	8001c38 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 0208 	bic.w	r2, r2, #8
 8001c36:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d003      	beq.n	8001c48 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c4c:	2220      	movs	r2, #32
 8001c4e:	409a      	lsls	r2, r3
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	4013      	ands	r3, r2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f000 808e 	beq.w	8001d76 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0310 	and.w	r3, r3, #16
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f000 8086 	beq.w	8001d76 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c6e:	2220      	movs	r2, #32
 8001c70:	409a      	lsls	r2, r3
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b05      	cmp	r3, #5
 8001c80:	d136      	bne.n	8001cf0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f022 0216 	bic.w	r2, r2, #22
 8001c90:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	695a      	ldr	r2, [r3, #20]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ca0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d103      	bne.n	8001cb2 <HAL_DMA_IRQHandler+0x1da>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d007      	beq.n	8001cc2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 0208 	bic.w	r2, r2, #8
 8001cc0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc6:	223f      	movs	r2, #63	; 0x3f
 8001cc8:	409a      	lsls	r2, r3
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2201      	movs	r2, #1
 8001cda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d07d      	beq.n	8001de2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	4798      	blx	r3
        }
        return;
 8001cee:	e078      	b.n	8001de2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d01c      	beq.n	8001d38 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d108      	bne.n	8001d1e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d030      	beq.n	8001d76 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	4798      	blx	r3
 8001d1c:	e02b      	b.n	8001d76 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d027      	beq.n	8001d76 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	4798      	blx	r3
 8001d2e:	e022      	b.n	8001d76 <HAL_DMA_IRQHandler+0x29e>
 8001d30:	20000008 	.word	0x20000008
 8001d34:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d10f      	bne.n	8001d66 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f022 0210 	bic.w	r2, r2, #16
 8001d54:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2201      	movs	r2, #1
 8001d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d032      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d022      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2205      	movs	r2, #5
 8001d8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0201 	bic.w	r2, r2, #1
 8001da0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	3301      	adds	r3, #1
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	697a      	ldr	r2, [r7, #20]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d307      	bcc.n	8001dbe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1f2      	bne.n	8001da2 <HAL_DMA_IRQHandler+0x2ca>
 8001dbc:	e000      	b.n	8001dc0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001dbe:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d005      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	4798      	blx	r3
 8001de0:	e000      	b.n	8001de4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001de2:	bf00      	nop
    }
  }
}
 8001de4:	3718      	adds	r7, #24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop

08001dec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
 8001df8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e08:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b40      	cmp	r3, #64	; 0x40
 8001e18:	d108      	bne.n	8001e2c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e2a:	e007      	b.n	8001e3c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68ba      	ldr	r2, [r7, #8]
 8001e32:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	60da      	str	r2, [r3, #12]
}
 8001e3c:	bf00      	nop
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	3b10      	subs	r3, #16
 8001e58:	4a14      	ldr	r2, [pc, #80]	; (8001eac <DMA_CalcBaseAndBitshift+0x64>)
 8001e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5e:	091b      	lsrs	r3, r3, #4
 8001e60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e62:	4a13      	ldr	r2, [pc, #76]	; (8001eb0 <DMA_CalcBaseAndBitshift+0x68>)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4413      	add	r3, r2
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	d909      	bls.n	8001e8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001e7e:	f023 0303 	bic.w	r3, r3, #3
 8001e82:	1d1a      	adds	r2, r3, #4
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	659a      	str	r2, [r3, #88]	; 0x58
 8001e88:	e007      	b.n	8001e9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001e92:	f023 0303 	bic.w	r3, r3, #3
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	aaaaaaab 	.word	0xaaaaaaab
 8001eb0:	08005fd4 	.word	0x08005fd4

08001eb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	699b      	ldr	r3, [r3, #24]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d11f      	bne.n	8001f0e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	2b03      	cmp	r3, #3
 8001ed2:	d855      	bhi.n	8001f80 <DMA_CheckFifoParam+0xcc>
 8001ed4:	a201      	add	r2, pc, #4	; (adr r2, 8001edc <DMA_CheckFifoParam+0x28>)
 8001ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eda:	bf00      	nop
 8001edc:	08001eed 	.word	0x08001eed
 8001ee0:	08001eff 	.word	0x08001eff
 8001ee4:	08001eed 	.word	0x08001eed
 8001ee8:	08001f81 	.word	0x08001f81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d045      	beq.n	8001f84 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001efc:	e042      	b.n	8001f84 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f02:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f06:	d13f      	bne.n	8001f88 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f0c:	e03c      	b.n	8001f88 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f16:	d121      	bne.n	8001f5c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	2b03      	cmp	r3, #3
 8001f1c:	d836      	bhi.n	8001f8c <DMA_CheckFifoParam+0xd8>
 8001f1e:	a201      	add	r2, pc, #4	; (adr r2, 8001f24 <DMA_CheckFifoParam+0x70>)
 8001f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f24:	08001f35 	.word	0x08001f35
 8001f28:	08001f3b 	.word	0x08001f3b
 8001f2c:	08001f35 	.word	0x08001f35
 8001f30:	08001f4d 	.word	0x08001f4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	73fb      	strb	r3, [r7, #15]
      break;
 8001f38:	e02f      	b.n	8001f9a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d024      	beq.n	8001f90 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f4a:	e021      	b.n	8001f90 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f50:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f54:	d11e      	bne.n	8001f94 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001f5a:	e01b      	b.n	8001f94 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d902      	bls.n	8001f68 <DMA_CheckFifoParam+0xb4>
 8001f62:	2b03      	cmp	r3, #3
 8001f64:	d003      	beq.n	8001f6e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001f66:	e018      	b.n	8001f9a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8001f6c:	e015      	b.n	8001f9a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00e      	beq.n	8001f98 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	73fb      	strb	r3, [r7, #15]
      break;
 8001f7e:	e00b      	b.n	8001f98 <DMA_CheckFifoParam+0xe4>
      break;
 8001f80:	bf00      	nop
 8001f82:	e00a      	b.n	8001f9a <DMA_CheckFifoParam+0xe6>
      break;
 8001f84:	bf00      	nop
 8001f86:	e008      	b.n	8001f9a <DMA_CheckFifoParam+0xe6>
      break;
 8001f88:	bf00      	nop
 8001f8a:	e006      	b.n	8001f9a <DMA_CheckFifoParam+0xe6>
      break;
 8001f8c:	bf00      	nop
 8001f8e:	e004      	b.n	8001f9a <DMA_CheckFifoParam+0xe6>
      break;
 8001f90:	bf00      	nop
 8001f92:	e002      	b.n	8001f9a <DMA_CheckFifoParam+0xe6>
      break;   
 8001f94:	bf00      	nop
 8001f96:	e000      	b.n	8001f9a <DMA_CheckFifoParam+0xe6>
      break;
 8001f98:	bf00      	nop
    }
  } 
  
  return status; 
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3714      	adds	r7, #20
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b089      	sub	sp, #36	; 0x24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61fb      	str	r3, [r7, #28]
 8001fc2:	e165      	b.n	8002290 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	f040 8154 	bne.w	800228a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d003      	beq.n	8001ff2 <HAL_GPIO_Init+0x4a>
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2b12      	cmp	r3, #18
 8001ff0:	d123      	bne.n	800203a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	08da      	lsrs	r2, r3, #3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	3208      	adds	r2, #8
 8001ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	220f      	movs	r2, #15
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43db      	mvns	r3, r3
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	4013      	ands	r3, r2
 8002014:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	691a      	ldr	r2, [r3, #16]
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	f003 0307 	and.w	r3, r3, #7
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	4313      	orrs	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	08da      	lsrs	r2, r3, #3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3208      	adds	r2, #8
 8002034:	69b9      	ldr	r1, [r7, #24]
 8002036:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	2203      	movs	r2, #3
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43db      	mvns	r3, r3
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	4013      	ands	r3, r2
 8002050:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 0203 	and.w	r2, r3, #3
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	69ba      	ldr	r2, [r7, #24]
 8002064:	4313      	orrs	r3, r2
 8002066:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d00b      	beq.n	800208e <HAL_GPIO_Init+0xe6>
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b02      	cmp	r3, #2
 800207c:	d007      	beq.n	800208e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002082:	2b11      	cmp	r3, #17
 8002084:	d003      	beq.n	800208e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	2b12      	cmp	r3, #18
 800208c:	d130      	bne.n	80020f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	2203      	movs	r2, #3
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43db      	mvns	r3, r3
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	4013      	ands	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68da      	ldr	r2, [r3, #12]
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020c4:	2201      	movs	r2, #1
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4013      	ands	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	091b      	lsrs	r3, r3, #4
 80020da:	f003 0201 	and.w	r2, r3, #1
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	2203      	movs	r2, #3
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	4013      	ands	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	4313      	orrs	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002128:	2b00      	cmp	r3, #0
 800212a:	f000 80ae 	beq.w	800228a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	60fb      	str	r3, [r7, #12]
 8002132:	4b5c      	ldr	r3, [pc, #368]	; (80022a4 <HAL_GPIO_Init+0x2fc>)
 8002134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002136:	4a5b      	ldr	r2, [pc, #364]	; (80022a4 <HAL_GPIO_Init+0x2fc>)
 8002138:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800213c:	6453      	str	r3, [r2, #68]	; 0x44
 800213e:	4b59      	ldr	r3, [pc, #356]	; (80022a4 <HAL_GPIO_Init+0x2fc>)
 8002140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002142:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800214a:	4a57      	ldr	r2, [pc, #348]	; (80022a8 <HAL_GPIO_Init+0x300>)
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	089b      	lsrs	r3, r3, #2
 8002150:	3302      	adds	r3, #2
 8002152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002156:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	f003 0303 	and.w	r3, r3, #3
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	220f      	movs	r2, #15
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a4e      	ldr	r2, [pc, #312]	; (80022ac <HAL_GPIO_Init+0x304>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d025      	beq.n	80021c2 <HAL_GPIO_Init+0x21a>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a4d      	ldr	r2, [pc, #308]	; (80022b0 <HAL_GPIO_Init+0x308>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d01f      	beq.n	80021be <HAL_GPIO_Init+0x216>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a4c      	ldr	r2, [pc, #304]	; (80022b4 <HAL_GPIO_Init+0x30c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d019      	beq.n	80021ba <HAL_GPIO_Init+0x212>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a4b      	ldr	r2, [pc, #300]	; (80022b8 <HAL_GPIO_Init+0x310>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d013      	beq.n	80021b6 <HAL_GPIO_Init+0x20e>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a4a      	ldr	r2, [pc, #296]	; (80022bc <HAL_GPIO_Init+0x314>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d00d      	beq.n	80021b2 <HAL_GPIO_Init+0x20a>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a49      	ldr	r2, [pc, #292]	; (80022c0 <HAL_GPIO_Init+0x318>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d007      	beq.n	80021ae <HAL_GPIO_Init+0x206>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a48      	ldr	r2, [pc, #288]	; (80022c4 <HAL_GPIO_Init+0x31c>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d101      	bne.n	80021aa <HAL_GPIO_Init+0x202>
 80021a6:	2306      	movs	r3, #6
 80021a8:	e00c      	b.n	80021c4 <HAL_GPIO_Init+0x21c>
 80021aa:	2307      	movs	r3, #7
 80021ac:	e00a      	b.n	80021c4 <HAL_GPIO_Init+0x21c>
 80021ae:	2305      	movs	r3, #5
 80021b0:	e008      	b.n	80021c4 <HAL_GPIO_Init+0x21c>
 80021b2:	2304      	movs	r3, #4
 80021b4:	e006      	b.n	80021c4 <HAL_GPIO_Init+0x21c>
 80021b6:	2303      	movs	r3, #3
 80021b8:	e004      	b.n	80021c4 <HAL_GPIO_Init+0x21c>
 80021ba:	2302      	movs	r3, #2
 80021bc:	e002      	b.n	80021c4 <HAL_GPIO_Init+0x21c>
 80021be:	2301      	movs	r3, #1
 80021c0:	e000      	b.n	80021c4 <HAL_GPIO_Init+0x21c>
 80021c2:	2300      	movs	r3, #0
 80021c4:	69fa      	ldr	r2, [r7, #28]
 80021c6:	f002 0203 	and.w	r2, r2, #3
 80021ca:	0092      	lsls	r2, r2, #2
 80021cc:	4093      	lsls	r3, r2
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021d4:	4934      	ldr	r1, [pc, #208]	; (80022a8 <HAL_GPIO_Init+0x300>)
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	089b      	lsrs	r3, r3, #2
 80021da:	3302      	adds	r3, #2
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021e2:	4b39      	ldr	r3, [pc, #228]	; (80022c8 <HAL_GPIO_Init+0x320>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	43db      	mvns	r3, r3
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	4013      	ands	r3, r2
 80021f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	4313      	orrs	r3, r2
 8002204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002206:	4a30      	ldr	r2, [pc, #192]	; (80022c8 <HAL_GPIO_Init+0x320>)
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800220c:	4b2e      	ldr	r3, [pc, #184]	; (80022c8 <HAL_GPIO_Init+0x320>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	43db      	mvns	r3, r3
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4013      	ands	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	4313      	orrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002230:	4a25      	ldr	r2, [pc, #148]	; (80022c8 <HAL_GPIO_Init+0x320>)
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002236:	4b24      	ldr	r3, [pc, #144]	; (80022c8 <HAL_GPIO_Init+0x320>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	43db      	mvns	r3, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4013      	ands	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800225a:	4a1b      	ldr	r2, [pc, #108]	; (80022c8 <HAL_GPIO_Init+0x320>)
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002260:	4b19      	ldr	r3, [pc, #100]	; (80022c8 <HAL_GPIO_Init+0x320>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	43db      	mvns	r3, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002284:	4a10      	ldr	r2, [pc, #64]	; (80022c8 <HAL_GPIO_Init+0x320>)
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3301      	adds	r3, #1
 800228e:	61fb      	str	r3, [r7, #28]
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	2b0f      	cmp	r3, #15
 8002294:	f67f ae96 	bls.w	8001fc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002298:	bf00      	nop
 800229a:	3724      	adds	r7, #36	; 0x24
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	40023800 	.word	0x40023800
 80022a8:	40013800 	.word	0x40013800
 80022ac:	40020000 	.word	0x40020000
 80022b0:	40020400 	.word	0x40020400
 80022b4:	40020800 	.word	0x40020800
 80022b8:	40020c00 	.word	0x40020c00
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40021400 	.word	0x40021400
 80022c4:	40021800 	.word	0x40021800
 80022c8:	40013c00 	.word	0x40013c00

080022cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	460b      	mov	r3, r1
 80022d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	887b      	ldrh	r3, [r7, #2]
 80022de:	4013      	ands	r3, r2
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d002      	beq.n	80022ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022e4:	2301      	movs	r3, #1
 80022e6:	73fb      	strb	r3, [r7, #15]
 80022e8:	e001      	b.n	80022ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022ea:	2300      	movs	r3, #0
 80022ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	807b      	strh	r3, [r7, #2]
 8002308:	4613      	mov	r3, r2
 800230a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800230c:	787b      	ldrb	r3, [r7, #1]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002312:	887a      	ldrh	r2, [r7, #2]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002318:	e003      	b.n	8002322 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800231a:	887b      	ldrh	r3, [r7, #2]
 800231c:	041a      	lsls	r2, r3, #16
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	619a      	str	r2, [r3, #24]
}
 8002322:	bf00      	nop
 8002324:	370c      	adds	r7, #12
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
	...

08002330 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e0ca      	b.n	80024da <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002344:	4b67      	ldr	r3, [pc, #412]	; (80024e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 030f 	and.w	r3, r3, #15
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	429a      	cmp	r2, r3
 8002350:	d90c      	bls.n	800236c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002352:	4b64      	ldr	r3, [pc, #400]	; (80024e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800235a:	4b62      	ldr	r3, [pc, #392]	; (80024e4 <HAL_RCC_ClockConfig+0x1b4>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 030f 	and.w	r3, r3, #15
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	429a      	cmp	r2, r3
 8002366:	d001      	beq.n	800236c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e0b6      	b.n	80024da <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0302 	and.w	r3, r3, #2
 8002374:	2b00      	cmp	r3, #0
 8002376:	d020      	beq.n	80023ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002384:	4b58      	ldr	r3, [pc, #352]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	4a57      	ldr	r2, [pc, #348]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 800238a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800238e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0308 	and.w	r3, r3, #8
 8002398:	2b00      	cmp	r3, #0
 800239a:	d005      	beq.n	80023a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800239c:	4b52      	ldr	r3, [pc, #328]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	4a51      	ldr	r2, [pc, #324]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 80023a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023a8:	4b4f      	ldr	r3, [pc, #316]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	494c      	ldr	r1, [pc, #304]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d044      	beq.n	8002450 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d107      	bne.n	80023de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ce:	4b46      	ldr	r3, [pc, #280]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d119      	bne.n	800240e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e07d      	b.n	80024da <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d003      	beq.n	80023ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023ea:	2b03      	cmp	r3, #3
 80023ec:	d107      	bne.n	80023fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023ee:	4b3e      	ldr	r3, [pc, #248]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d109      	bne.n	800240e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e06d      	b.n	80024da <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023fe:	4b3a      	ldr	r3, [pc, #232]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	2b00      	cmp	r3, #0
 8002408:	d101      	bne.n	800240e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e065      	b.n	80024da <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800240e:	4b36      	ldr	r3, [pc, #216]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f023 0203 	bic.w	r2, r3, #3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	4933      	ldr	r1, [pc, #204]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 800241c:	4313      	orrs	r3, r2
 800241e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002420:	f7fe fd52 	bl	8000ec8 <HAL_GetTick>
 8002424:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002426:	e00a      	b.n	800243e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002428:	f7fe fd4e 	bl	8000ec8 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	f241 3288 	movw	r2, #5000	; 0x1388
 8002436:	4293      	cmp	r3, r2
 8002438:	d901      	bls.n	800243e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e04d      	b.n	80024da <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243e:	4b2a      	ldr	r3, [pc, #168]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f003 020c 	and.w	r2, r3, #12
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	429a      	cmp	r2, r3
 800244e:	d1eb      	bne.n	8002428 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002450:	4b24      	ldr	r3, [pc, #144]	; (80024e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 030f 	and.w	r3, r3, #15
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	429a      	cmp	r2, r3
 800245c:	d20c      	bcs.n	8002478 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800245e:	4b21      	ldr	r3, [pc, #132]	; (80024e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	b2d2      	uxtb	r2, r2
 8002464:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002466:	4b1f      	ldr	r3, [pc, #124]	; (80024e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	429a      	cmp	r2, r3
 8002472:	d001      	beq.n	8002478 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e030      	b.n	80024da <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0304 	and.w	r3, r3, #4
 8002480:	2b00      	cmp	r3, #0
 8002482:	d008      	beq.n	8002496 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002484:	4b18      	ldr	r3, [pc, #96]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	4915      	ldr	r1, [pc, #84]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002492:	4313      	orrs	r3, r2
 8002494:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0308 	and.w	r3, r3, #8
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d009      	beq.n	80024b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024a2:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	00db      	lsls	r3, r3, #3
 80024b0:	490d      	ldr	r1, [pc, #52]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024b6:	f000 f81d 	bl	80024f4 <HAL_RCC_GetSysClockFreq>
 80024ba:	4601      	mov	r1, r0
 80024bc:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <HAL_RCC_ClockConfig+0x1b8>)
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	091b      	lsrs	r3, r3, #4
 80024c2:	f003 030f 	and.w	r3, r3, #15
 80024c6:	4a09      	ldr	r2, [pc, #36]	; (80024ec <HAL_RCC_ClockConfig+0x1bc>)
 80024c8:	5cd3      	ldrb	r3, [r2, r3]
 80024ca:	fa21 f303 	lsr.w	r3, r1, r3
 80024ce:	4a08      	ldr	r2, [pc, #32]	; (80024f0 <HAL_RCC_ClockConfig+0x1c0>)
 80024d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80024d2:	2000      	movs	r0, #0
 80024d4:	f7fe fcb4 	bl	8000e40 <HAL_InitTick>

  return HAL_OK;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40023c00 	.word	0x40023c00
 80024e8:	40023800 	.word	0x40023800
 80024ec:	08005fdc 	.word	0x08005fdc
 80024f0:	20000008 	.word	0x20000008

080024f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	607b      	str	r3, [r7, #4]
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	2300      	movs	r3, #0
 8002504:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800250a:	4b63      	ldr	r3, [pc, #396]	; (8002698 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f003 030c 	and.w	r3, r3, #12
 8002512:	2b04      	cmp	r3, #4
 8002514:	d007      	beq.n	8002526 <HAL_RCC_GetSysClockFreq+0x32>
 8002516:	2b08      	cmp	r3, #8
 8002518:	d008      	beq.n	800252c <HAL_RCC_GetSysClockFreq+0x38>
 800251a:	2b00      	cmp	r3, #0
 800251c:	f040 80b4 	bne.w	8002688 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002520:	4b5e      	ldr	r3, [pc, #376]	; (800269c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002522:	60bb      	str	r3, [r7, #8]
       break;
 8002524:	e0b3      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002526:	4b5d      	ldr	r3, [pc, #372]	; (800269c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002528:	60bb      	str	r3, [r7, #8]
      break;
 800252a:	e0b0      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800252c:	4b5a      	ldr	r3, [pc, #360]	; (8002698 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002534:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002536:	4b58      	ldr	r3, [pc, #352]	; (8002698 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d04a      	beq.n	80025d8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002542:	4b55      	ldr	r3, [pc, #340]	; (8002698 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	099b      	lsrs	r3, r3, #6
 8002548:	f04f 0400 	mov.w	r4, #0
 800254c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	ea03 0501 	and.w	r5, r3, r1
 8002558:	ea04 0602 	and.w	r6, r4, r2
 800255c:	4629      	mov	r1, r5
 800255e:	4632      	mov	r2, r6
 8002560:	f04f 0300 	mov.w	r3, #0
 8002564:	f04f 0400 	mov.w	r4, #0
 8002568:	0154      	lsls	r4, r2, #5
 800256a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800256e:	014b      	lsls	r3, r1, #5
 8002570:	4619      	mov	r1, r3
 8002572:	4622      	mov	r2, r4
 8002574:	1b49      	subs	r1, r1, r5
 8002576:	eb62 0206 	sbc.w	r2, r2, r6
 800257a:	f04f 0300 	mov.w	r3, #0
 800257e:	f04f 0400 	mov.w	r4, #0
 8002582:	0194      	lsls	r4, r2, #6
 8002584:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002588:	018b      	lsls	r3, r1, #6
 800258a:	1a5b      	subs	r3, r3, r1
 800258c:	eb64 0402 	sbc.w	r4, r4, r2
 8002590:	f04f 0100 	mov.w	r1, #0
 8002594:	f04f 0200 	mov.w	r2, #0
 8002598:	00e2      	lsls	r2, r4, #3
 800259a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800259e:	00d9      	lsls	r1, r3, #3
 80025a0:	460b      	mov	r3, r1
 80025a2:	4614      	mov	r4, r2
 80025a4:	195b      	adds	r3, r3, r5
 80025a6:	eb44 0406 	adc.w	r4, r4, r6
 80025aa:	f04f 0100 	mov.w	r1, #0
 80025ae:	f04f 0200 	mov.w	r2, #0
 80025b2:	02a2      	lsls	r2, r4, #10
 80025b4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80025b8:	0299      	lsls	r1, r3, #10
 80025ba:	460b      	mov	r3, r1
 80025bc:	4614      	mov	r4, r2
 80025be:	4618      	mov	r0, r3
 80025c0:	4621      	mov	r1, r4
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f04f 0400 	mov.w	r4, #0
 80025c8:	461a      	mov	r2, r3
 80025ca:	4623      	mov	r3, r4
 80025cc:	f7fe fa96 	bl	8000afc <__aeabi_uldivmod>
 80025d0:	4603      	mov	r3, r0
 80025d2:	460c      	mov	r4, r1
 80025d4:	60fb      	str	r3, [r7, #12]
 80025d6:	e049      	b.n	800266c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025d8:	4b2f      	ldr	r3, [pc, #188]	; (8002698 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	099b      	lsrs	r3, r3, #6
 80025de:	f04f 0400 	mov.w	r4, #0
 80025e2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80025e6:	f04f 0200 	mov.w	r2, #0
 80025ea:	ea03 0501 	and.w	r5, r3, r1
 80025ee:	ea04 0602 	and.w	r6, r4, r2
 80025f2:	4629      	mov	r1, r5
 80025f4:	4632      	mov	r2, r6
 80025f6:	f04f 0300 	mov.w	r3, #0
 80025fa:	f04f 0400 	mov.w	r4, #0
 80025fe:	0154      	lsls	r4, r2, #5
 8002600:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002604:	014b      	lsls	r3, r1, #5
 8002606:	4619      	mov	r1, r3
 8002608:	4622      	mov	r2, r4
 800260a:	1b49      	subs	r1, r1, r5
 800260c:	eb62 0206 	sbc.w	r2, r2, r6
 8002610:	f04f 0300 	mov.w	r3, #0
 8002614:	f04f 0400 	mov.w	r4, #0
 8002618:	0194      	lsls	r4, r2, #6
 800261a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800261e:	018b      	lsls	r3, r1, #6
 8002620:	1a5b      	subs	r3, r3, r1
 8002622:	eb64 0402 	sbc.w	r4, r4, r2
 8002626:	f04f 0100 	mov.w	r1, #0
 800262a:	f04f 0200 	mov.w	r2, #0
 800262e:	00e2      	lsls	r2, r4, #3
 8002630:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002634:	00d9      	lsls	r1, r3, #3
 8002636:	460b      	mov	r3, r1
 8002638:	4614      	mov	r4, r2
 800263a:	195b      	adds	r3, r3, r5
 800263c:	eb44 0406 	adc.w	r4, r4, r6
 8002640:	f04f 0100 	mov.w	r1, #0
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	02a2      	lsls	r2, r4, #10
 800264a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800264e:	0299      	lsls	r1, r3, #10
 8002650:	460b      	mov	r3, r1
 8002652:	4614      	mov	r4, r2
 8002654:	4618      	mov	r0, r3
 8002656:	4621      	mov	r1, r4
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f04f 0400 	mov.w	r4, #0
 800265e:	461a      	mov	r2, r3
 8002660:	4623      	mov	r3, r4
 8002662:	f7fe fa4b 	bl	8000afc <__aeabi_uldivmod>
 8002666:	4603      	mov	r3, r0
 8002668:	460c      	mov	r4, r1
 800266a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800266c:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	0c1b      	lsrs	r3, r3, #16
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	3301      	adds	r3, #1
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800267c:	68fa      	ldr	r2, [r7, #12]
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	fbb2 f3f3 	udiv	r3, r2, r3
 8002684:	60bb      	str	r3, [r7, #8]
      break;
 8002686:	e002      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002688:	4b04      	ldr	r3, [pc, #16]	; (800269c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800268a:	60bb      	str	r3, [r7, #8]
      break;
 800268c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800268e:	68bb      	ldr	r3, [r7, #8]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002698:	40023800 	.word	0x40023800
 800269c:	00f42400 	.word	0x00f42400

080026a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d075      	beq.n	80027a4 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80026b8:	4ba2      	ldr	r3, [pc, #648]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f003 030c 	and.w	r3, r3, #12
 80026c0:	2b04      	cmp	r3, #4
 80026c2:	d00c      	beq.n	80026de <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026c4:	4b9f      	ldr	r3, [pc, #636]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d112      	bne.n	80026f6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026d0:	4b9c      	ldr	r3, [pc, #624]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026dc:	d10b      	bne.n	80026f6 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026de:	4b99      	ldr	r3, [pc, #612]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d05b      	beq.n	80027a2 <HAL_RCC_OscConfig+0x102>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d157      	bne.n	80027a2 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e20b      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026fe:	d106      	bne.n	800270e <HAL_RCC_OscConfig+0x6e>
 8002700:	4b90      	ldr	r3, [pc, #576]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a8f      	ldr	r2, [pc, #572]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002706:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800270a:	6013      	str	r3, [r2, #0]
 800270c:	e01d      	b.n	800274a <HAL_RCC_OscConfig+0xaa>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002716:	d10c      	bne.n	8002732 <HAL_RCC_OscConfig+0x92>
 8002718:	4b8a      	ldr	r3, [pc, #552]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a89      	ldr	r2, [pc, #548]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 800271e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002722:	6013      	str	r3, [r2, #0]
 8002724:	4b87      	ldr	r3, [pc, #540]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a86      	ldr	r2, [pc, #536]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 800272a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800272e:	6013      	str	r3, [r2, #0]
 8002730:	e00b      	b.n	800274a <HAL_RCC_OscConfig+0xaa>
 8002732:	4b84      	ldr	r3, [pc, #528]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a83      	ldr	r2, [pc, #524]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002738:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	4b81      	ldr	r3, [pc, #516]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a80      	ldr	r2, [pc, #512]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002744:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002748:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d013      	beq.n	800277a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002752:	f7fe fbb9 	bl	8000ec8 <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800275a:	f7fe fbb5 	bl	8000ec8 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b64      	cmp	r3, #100	; 0x64
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e1d0      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800276c:	4b75      	ldr	r3, [pc, #468]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0f0      	beq.n	800275a <HAL_RCC_OscConfig+0xba>
 8002778:	e014      	b.n	80027a4 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277a:	f7fe fba5 	bl	8000ec8 <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002782:	f7fe fba1 	bl	8000ec8 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b64      	cmp	r3, #100	; 0x64
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e1bc      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002794:	4b6b      	ldr	r3, [pc, #428]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1f0      	bne.n	8002782 <HAL_RCC_OscConfig+0xe2>
 80027a0:	e000      	b.n	80027a4 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d063      	beq.n	8002878 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80027b0:	4b64      	ldr	r3, [pc, #400]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f003 030c 	and.w	r3, r3, #12
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00b      	beq.n	80027d4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027bc:	4b61      	ldr	r3, [pc, #388]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80027c4:	2b08      	cmp	r3, #8
 80027c6:	d11c      	bne.n	8002802 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027c8:	4b5e      	ldr	r3, [pc, #376]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d116      	bne.n	8002802 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027d4:	4b5b      	ldr	r3, [pc, #364]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d005      	beq.n	80027ec <HAL_RCC_OscConfig+0x14c>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d001      	beq.n	80027ec <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e190      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ec:	4b55      	ldr	r3, [pc, #340]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	4952      	ldr	r1, [pc, #328]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002800:	e03a      	b.n	8002878 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d020      	beq.n	800284c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800280a:	4b4f      	ldr	r3, [pc, #316]	; (8002948 <HAL_RCC_OscConfig+0x2a8>)
 800280c:	2201      	movs	r2, #1
 800280e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002810:	f7fe fb5a 	bl	8000ec8 <HAL_GetTick>
 8002814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002816:	e008      	b.n	800282a <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002818:	f7fe fb56 	bl	8000ec8 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b02      	cmp	r3, #2
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e171      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282a:	4b46      	ldr	r3, [pc, #280]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d0f0      	beq.n	8002818 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002836:	4b43      	ldr	r3, [pc, #268]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	00db      	lsls	r3, r3, #3
 8002844:	493f      	ldr	r1, [pc, #252]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002846:	4313      	orrs	r3, r2
 8002848:	600b      	str	r3, [r1, #0]
 800284a:	e015      	b.n	8002878 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800284c:	4b3e      	ldr	r3, [pc, #248]	; (8002948 <HAL_RCC_OscConfig+0x2a8>)
 800284e:	2200      	movs	r2, #0
 8002850:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002852:	f7fe fb39 	bl	8000ec8 <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800285a:	f7fe fb35 	bl	8000ec8 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e150      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800286c:	4b35      	ldr	r3, [pc, #212]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1f0      	bne.n	800285a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0308 	and.w	r3, r3, #8
 8002880:	2b00      	cmp	r3, #0
 8002882:	d030      	beq.n	80028e6 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d016      	beq.n	80028ba <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800288c:	4b2f      	ldr	r3, [pc, #188]	; (800294c <HAL_RCC_OscConfig+0x2ac>)
 800288e:	2201      	movs	r2, #1
 8002890:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002892:	f7fe fb19 	bl	8000ec8 <HAL_GetTick>
 8002896:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800289a:	f7fe fb15 	bl	8000ec8 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e130      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ac:	4b25      	ldr	r3, [pc, #148]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80028ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0f0      	beq.n	800289a <HAL_RCC_OscConfig+0x1fa>
 80028b8:	e015      	b.n	80028e6 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028ba:	4b24      	ldr	r3, [pc, #144]	; (800294c <HAL_RCC_OscConfig+0x2ac>)
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c0:	f7fe fb02 	bl	8000ec8 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028c8:	f7fe fafe 	bl	8000ec8 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e119      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028da:	4b1a      	ldr	r3, [pc, #104]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80028dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0304 	and.w	r3, r3, #4
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 809f 	beq.w	8002a32 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028f4:	2300      	movs	r3, #0
 80028f6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028f8:	4b12      	ldr	r3, [pc, #72]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 80028fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d10f      	bne.n	8002924 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002904:	2300      	movs	r3, #0
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 800290a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290c:	4a0d      	ldr	r2, [pc, #52]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 800290e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002912:	6413      	str	r3, [r2, #64]	; 0x40
 8002914:	4b0b      	ldr	r3, [pc, #44]	; (8002944 <HAL_RCC_OscConfig+0x2a4>)
 8002916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002918:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002920:	2301      	movs	r3, #1
 8002922:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002924:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <HAL_RCC_OscConfig+0x2b0>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800292c:	2b00      	cmp	r3, #0
 800292e:	d120      	bne.n	8002972 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002930:	4b07      	ldr	r3, [pc, #28]	; (8002950 <HAL_RCC_OscConfig+0x2b0>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a06      	ldr	r2, [pc, #24]	; (8002950 <HAL_RCC_OscConfig+0x2b0>)
 8002936:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800293a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800293c:	f7fe fac4 	bl	8000ec8 <HAL_GetTick>
 8002940:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002942:	e010      	b.n	8002966 <HAL_RCC_OscConfig+0x2c6>
 8002944:	40023800 	.word	0x40023800
 8002948:	42470000 	.word	0x42470000
 800294c:	42470e80 	.word	0x42470e80
 8002950:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002954:	f7fe fab8 	bl	8000ec8 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b02      	cmp	r3, #2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e0d3      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002966:	4b6c      	ldr	r3, [pc, #432]	; (8002b18 <HAL_RCC_OscConfig+0x478>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800296e:	2b00      	cmp	r3, #0
 8002970:	d0f0      	beq.n	8002954 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d106      	bne.n	8002988 <HAL_RCC_OscConfig+0x2e8>
 800297a:	4b68      	ldr	r3, [pc, #416]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 800297c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297e:	4a67      	ldr	r2, [pc, #412]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	6713      	str	r3, [r2, #112]	; 0x70
 8002986:	e01c      	b.n	80029c2 <HAL_RCC_OscConfig+0x322>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	2b05      	cmp	r3, #5
 800298e:	d10c      	bne.n	80029aa <HAL_RCC_OscConfig+0x30a>
 8002990:	4b62      	ldr	r3, [pc, #392]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002994:	4a61      	ldr	r2, [pc, #388]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002996:	f043 0304 	orr.w	r3, r3, #4
 800299a:	6713      	str	r3, [r2, #112]	; 0x70
 800299c:	4b5f      	ldr	r3, [pc, #380]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 800299e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a0:	4a5e      	ldr	r2, [pc, #376]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 80029a2:	f043 0301 	orr.w	r3, r3, #1
 80029a6:	6713      	str	r3, [r2, #112]	; 0x70
 80029a8:	e00b      	b.n	80029c2 <HAL_RCC_OscConfig+0x322>
 80029aa:	4b5c      	ldr	r3, [pc, #368]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 80029ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ae:	4a5b      	ldr	r2, [pc, #364]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 80029b0:	f023 0301 	bic.w	r3, r3, #1
 80029b4:	6713      	str	r3, [r2, #112]	; 0x70
 80029b6:	4b59      	ldr	r3, [pc, #356]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 80029b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ba:	4a58      	ldr	r2, [pc, #352]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 80029bc:	f023 0304 	bic.w	r3, r3, #4
 80029c0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d015      	beq.n	80029f6 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ca:	f7fe fa7d 	bl	8000ec8 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029d0:	e00a      	b.n	80029e8 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029d2:	f7fe fa79 	bl	8000ec8 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e092      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e8:	4b4c      	ldr	r3, [pc, #304]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 80029ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d0ee      	beq.n	80029d2 <HAL_RCC_OscConfig+0x332>
 80029f4:	e014      	b.n	8002a20 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f6:	f7fe fa67 	bl	8000ec8 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029fc:	e00a      	b.n	8002a14 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029fe:	f7fe fa63 	bl	8000ec8 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e07c      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a14:	4b41      	ldr	r3, [pc, #260]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002a16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1ee      	bne.n	80029fe <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a20:	7dfb      	ldrb	r3, [r7, #23]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d105      	bne.n	8002a32 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a26:	4b3d      	ldr	r3, [pc, #244]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	4a3c      	ldr	r2, [pc, #240]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002a2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a30:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d068      	beq.n	8002b0c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a3a:	4b38      	ldr	r3, [pc, #224]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f003 030c 	and.w	r3, r3, #12
 8002a42:	2b08      	cmp	r3, #8
 8002a44:	d060      	beq.n	8002b08 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d145      	bne.n	8002ada <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a4e:	4b34      	ldr	r3, [pc, #208]	; (8002b20 <HAL_RCC_OscConfig+0x480>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a54:	f7fe fa38 	bl	8000ec8 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a5c:	f7fe fa34 	bl	8000ec8 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e04f      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a6e:	4b2b      	ldr	r3, [pc, #172]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69da      	ldr	r2, [r3, #28]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a1b      	ldr	r3, [r3, #32]
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	019b      	lsls	r3, r3, #6
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a90:	085b      	lsrs	r3, r3, #1
 8002a92:	3b01      	subs	r3, #1
 8002a94:	041b      	lsls	r3, r3, #16
 8002a96:	431a      	orrs	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a9c:	061b      	lsls	r3, r3, #24
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa4:	071b      	lsls	r3, r3, #28
 8002aa6:	491d      	ldr	r1, [pc, #116]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aac:	4b1c      	ldr	r3, [pc, #112]	; (8002b20 <HAL_RCC_OscConfig+0x480>)
 8002aae:	2201      	movs	r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab2:	f7fe fa09 	bl	8000ec8 <HAL_GetTick>
 8002ab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aba:	f7fe fa05 	bl	8000ec8 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e020      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002acc:	4b13      	ldr	r3, [pc, #76]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0f0      	beq.n	8002aba <HAL_RCC_OscConfig+0x41a>
 8002ad8:	e018      	b.n	8002b0c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ada:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <HAL_RCC_OscConfig+0x480>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae0:	f7fe f9f2 	bl	8000ec8 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ae8:	f7fe f9ee 	bl	8000ec8 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e009      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002afa:	4b08      	ldr	r3, [pc, #32]	; (8002b1c <HAL_RCC_OscConfig+0x47c>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x448>
 8002b06:	e001      	b.n	8002b0c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3718      	adds	r7, #24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40007000 	.word	0x40007000
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	42470060 	.word	0x42470060

08002b24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e056      	b.n	8002be4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d106      	bne.n	8002b56 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f001 fe73 	bl	800483c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2202      	movs	r2, #2
 8002b5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b6c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	431a      	orrs	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b92:	431a      	orrs	r2, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	69db      	ldr	r3, [r3, #28]
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	ea42 0103 	orr.w	r1, r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	430a      	orrs	r2, r1
 8002bac:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	0c1b      	lsrs	r3, r3, #16
 8002bb4:	f003 0104 	and.w	r1, r3, #4
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	69da      	ldr	r2, [r3, #28]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bd2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3708      	adds	r7, #8
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b08c      	sub	sp, #48	; 0x30
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
 8002bf8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d101      	bne.n	8002c12 <HAL_SPI_TransmitReceive+0x26>
 8002c0e:	2302      	movs	r3, #2
 8002c10:	e18a      	b.n	8002f28 <HAL_SPI_TransmitReceive+0x33c>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c1a:	f7fe f955 	bl	8000ec8 <HAL_GetTick>
 8002c1e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002c30:	887b      	ldrh	r3, [r7, #2]
 8002c32:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002c34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d00f      	beq.n	8002c5c <HAL_SPI_TransmitReceive+0x70>
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c42:	d107      	bne.n	8002c54 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d103      	bne.n	8002c54 <HAL_SPI_TransmitReceive+0x68>
 8002c4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c50:	2b04      	cmp	r3, #4
 8002c52:	d003      	beq.n	8002c5c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002c54:	2302      	movs	r3, #2
 8002c56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002c5a:	e15b      	b.n	8002f14 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d005      	beq.n	8002c6e <HAL_SPI_TransmitReceive+0x82>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d002      	beq.n	8002c6e <HAL_SPI_TransmitReceive+0x82>
 8002c68:	887b      	ldrh	r3, [r7, #2]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d103      	bne.n	8002c76 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002c74:	e14e      	b.n	8002f14 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d003      	beq.n	8002c8a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2205      	movs	r2, #5
 8002c86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	887a      	ldrh	r2, [r7, #2]
 8002c9a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	887a      	ldrh	r2, [r7, #2]
 8002ca0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	68ba      	ldr	r2, [r7, #8]
 8002ca6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	887a      	ldrh	r2, [r7, #2]
 8002cac:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	887a      	ldrh	r2, [r7, #2]
 8002cb2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cca:	2b40      	cmp	r3, #64	; 0x40
 8002ccc:	d007      	beq.n	8002cde <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cdc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ce6:	d178      	bne.n	8002dda <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d002      	beq.n	8002cf6 <HAL_SPI_TransmitReceive+0x10a>
 8002cf0:	8b7b      	ldrh	r3, [r7, #26]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d166      	bne.n	8002dc4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	881a      	ldrh	r2, [r3, #0]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	1c9a      	adds	r2, r3, #2
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	3b01      	subs	r3, #1
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d1a:	e053      	b.n	8002dc4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d11b      	bne.n	8002d62 <HAL_SPI_TransmitReceive+0x176>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d016      	beq.n	8002d62 <HAL_SPI_TransmitReceive+0x176>
 8002d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d113      	bne.n	8002d62 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	881a      	ldrh	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4a:	1c9a      	adds	r2, r3, #2
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	3b01      	subs	r3, #1
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d119      	bne.n	8002da4 <HAL_SPI_TransmitReceive+0x1b8>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d014      	beq.n	8002da4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	68da      	ldr	r2, [r3, #12]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d84:	b292      	uxth	r2, r2
 8002d86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8c:	1c9a      	adds	r2, r3, #2
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002da0:	2301      	movs	r3, #1
 8002da2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002da4:	f7fe f890 	bl	8000ec8 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d807      	bhi.n	8002dc4 <HAL_SPI_TransmitReceive+0x1d8>
 8002db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dba:	d003      	beq.n	8002dc4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002dc2:	e0a7      	b.n	8002f14 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1a6      	bne.n	8002d1c <HAL_SPI_TransmitReceive+0x130>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1a1      	bne.n	8002d1c <HAL_SPI_TransmitReceive+0x130>
 8002dd8:	e07c      	b.n	8002ed4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d002      	beq.n	8002de8 <HAL_SPI_TransmitReceive+0x1fc>
 8002de2:	8b7b      	ldrh	r3, [r7, #26]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d16b      	bne.n	8002ec0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	330c      	adds	r3, #12
 8002df2:	7812      	ldrb	r2, [r2, #0]
 8002df4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfa:	1c5a      	adds	r2, r3, #1
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	3b01      	subs	r3, #1
 8002e08:	b29a      	uxth	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e0e:	e057      	b.n	8002ec0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d11c      	bne.n	8002e58 <HAL_SPI_TransmitReceive+0x26c>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d017      	beq.n	8002e58 <HAL_SPI_TransmitReceive+0x26c>
 8002e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d114      	bne.n	8002e58 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	330c      	adds	r3, #12
 8002e38:	7812      	ldrb	r2, [r2, #0]
 8002e3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e40:	1c5a      	adds	r2, r3, #1
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e54:	2300      	movs	r3, #0
 8002e56:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d119      	bne.n	8002e9a <HAL_SPI_TransmitReceive+0x2ae>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d014      	beq.n	8002e9a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68da      	ldr	r2, [r3, #12]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e82:	1c5a      	adds	r2, r3, #1
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	b29a      	uxth	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e96:	2301      	movs	r3, #1
 8002e98:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e9a:	f7fe f815 	bl	8000ec8 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d803      	bhi.n	8002eb2 <HAL_SPI_TransmitReceive+0x2c6>
 8002eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb0:	d102      	bne.n	8002eb8 <HAL_SPI_TransmitReceive+0x2cc>
 8002eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d103      	bne.n	8002ec0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002ebe:	e029      	b.n	8002f14 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1a2      	bne.n	8002e10 <HAL_SPI_TransmitReceive+0x224>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d19d      	bne.n	8002e10 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ed6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 f893 	bl	8003004 <SPI_EndRxTxTransaction>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d006      	beq.n	8002ef2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2220      	movs	r2, #32
 8002eee:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002ef0:	e010      	b.n	8002f14 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10b      	bne.n	8002f12 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	617b      	str	r3, [r7, #20]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	e000      	b.n	8002f14 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002f12:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002f24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3730      	adds	r7, #48	; 0x30
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	603b      	str	r3, [r7, #0]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f40:	e04c      	b.n	8002fdc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f48:	d048      	beq.n	8002fdc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002f4a:	f7fd ffbd 	bl	8000ec8 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d902      	bls.n	8002f60 <SPI_WaitFlagStateUntilTimeout+0x30>
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d13d      	bne.n	8002fdc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002f6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f78:	d111      	bne.n	8002f9e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f82:	d004      	beq.n	8002f8e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f8c:	d107      	bne.n	8002f9e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f9c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fa6:	d10f      	bne.n	8002fc8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fc6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e00f      	b.n	8002ffc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	689a      	ldr	r2, [r3, #8]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	bf0c      	ite	eq
 8002fec:	2301      	moveq	r3, #1
 8002fee:	2300      	movne	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	79fb      	ldrb	r3, [r7, #7]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d1a3      	bne.n	8002f42 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af02      	add	r7, sp, #8
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003010:	4b1b      	ldr	r3, [pc, #108]	; (8003080 <SPI_EndRxTxTransaction+0x7c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a1b      	ldr	r2, [pc, #108]	; (8003084 <SPI_EndRxTxTransaction+0x80>)
 8003016:	fba2 2303 	umull	r2, r3, r2, r3
 800301a:	0d5b      	lsrs	r3, r3, #21
 800301c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003020:	fb02 f303 	mul.w	r3, r2, r3
 8003024:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800302e:	d112      	bne.n	8003056 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	2200      	movs	r2, #0
 8003038:	2180      	movs	r1, #128	; 0x80
 800303a:	68f8      	ldr	r0, [r7, #12]
 800303c:	f7ff ff78 	bl	8002f30 <SPI_WaitFlagStateUntilTimeout>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d016      	beq.n	8003074 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800304a:	f043 0220 	orr.w	r2, r3, #32
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e00f      	b.n	8003076 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00a      	beq.n	8003072 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	3b01      	subs	r3, #1
 8003060:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800306c:	2b80      	cmp	r3, #128	; 0x80
 800306e:	d0f2      	beq.n	8003056 <SPI_EndRxTxTransaction+0x52>
 8003070:	e000      	b.n	8003074 <SPI_EndRxTxTransaction+0x70>
        break;
 8003072:	bf00      	nop
  }

  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3718      	adds	r7, #24
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	20000008 	.word	0x20000008
 8003084:	165e9f81 	.word	0x165e9f81

08003088 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e01d      	b.n	80030d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d106      	bne.n	80030b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f001 feb0 	bl	8004e14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2202      	movs	r2, #2
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3304      	adds	r3, #4
 80030c4:	4619      	mov	r1, r3
 80030c6:	4610      	mov	r0, r2
 80030c8:	f000 faee 	bl	80036a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030de:	b480      	push	{r7}
 80030e0:	b085      	sub	sp, #20
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f042 0201 	orr.w	r2, r2, #1
 80030f4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 0307 	and.w	r3, r3, #7
 8003100:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b06      	cmp	r3, #6
 8003106:	d007      	beq.n	8003118 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f042 0201 	orr.w	r2, r2, #1
 8003116:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3714      	adds	r7, #20
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr

08003126 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b082      	sub	sp, #8
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d101      	bne.n	8003138 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e01d      	b.n	8003174 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d106      	bne.n	8003152 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f001 fe2b 	bl	8004da8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2202      	movs	r2, #2
 8003156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	3304      	adds	r3, #4
 8003162:	4619      	mov	r1, r3
 8003164:	4610      	mov	r0, r2
 8003166:	f000 fa9f 	bl	80036a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2201      	movs	r2, #1
 800316e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2201      	movs	r2, #1
 800318c:	6839      	ldr	r1, [r7, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f000 fcda 	bl	8003b48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a15      	ldr	r2, [pc, #84]	; (80031f0 <HAL_TIM_PWM_Start+0x74>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d004      	beq.n	80031a8 <HAL_TIM_PWM_Start+0x2c>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a14      	ldr	r2, [pc, #80]	; (80031f4 <HAL_TIM_PWM_Start+0x78>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d101      	bne.n	80031ac <HAL_TIM_PWM_Start+0x30>
 80031a8:	2301      	movs	r3, #1
 80031aa:	e000      	b.n	80031ae <HAL_TIM_PWM_Start+0x32>
 80031ac:	2300      	movs	r3, #0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d007      	beq.n	80031c2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f003 0307 	and.w	r3, r3, #7
 80031cc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2b06      	cmp	r3, #6
 80031d2:	d007      	beq.n	80031e4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f042 0201 	orr.w	r2, r2, #1
 80031e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3710      	adds	r7, #16
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	40010000 	.word	0x40010000
 80031f4:	40010400 	.word	0x40010400

080031f8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2200      	movs	r2, #0
 8003208:	6839      	ldr	r1, [r7, #0]
 800320a:	4618      	mov	r0, r3
 800320c:	f000 fc9c 	bl	8003b48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a22      	ldr	r2, [pc, #136]	; (80032a0 <HAL_TIM_PWM_Stop+0xa8>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d004      	beq.n	8003224 <HAL_TIM_PWM_Stop+0x2c>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a21      	ldr	r2, [pc, #132]	; (80032a4 <HAL_TIM_PWM_Stop+0xac>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d101      	bne.n	8003228 <HAL_TIM_PWM_Stop+0x30>
 8003224:	2301      	movs	r3, #1
 8003226:	e000      	b.n	800322a <HAL_TIM_PWM_Stop+0x32>
 8003228:	2300      	movs	r3, #0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d017      	beq.n	800325e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6a1a      	ldr	r2, [r3, #32]
 8003234:	f241 1311 	movw	r3, #4369	; 0x1111
 8003238:	4013      	ands	r3, r2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d10f      	bne.n	800325e <HAL_TIM_PWM_Stop+0x66>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6a1a      	ldr	r2, [r3, #32]
 8003244:	f240 4344 	movw	r3, #1092	; 0x444
 8003248:	4013      	ands	r3, r2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d107      	bne.n	800325e <HAL_TIM_PWM_Stop+0x66>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800325c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	6a1a      	ldr	r2, [r3, #32]
 8003264:	f241 1311 	movw	r3, #4369	; 0x1111
 8003268:	4013      	ands	r3, r2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10f      	bne.n	800328e <HAL_TIM_PWM_Stop+0x96>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6a1a      	ldr	r2, [r3, #32]
 8003274:	f240 4344 	movw	r3, #1092	; 0x444
 8003278:	4013      	ands	r3, r2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d107      	bne.n	800328e <HAL_TIM_PWM_Stop+0x96>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 0201 	bic.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	40010000 	.word	0x40010000
 80032a4:	40010400 	.word	0x40010400

080032a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d122      	bne.n	8003304 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f003 0302 	and.w	r3, r3, #2
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d11b      	bne.n	8003304 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f06f 0202 	mvn.w	r2, #2
 80032d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2201      	movs	r2, #1
 80032da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	f003 0303 	and.w	r3, r3, #3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f9be 	bl	800366c <HAL_TIM_IC_CaptureCallback>
 80032f0:	e005      	b.n	80032fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f9b0 	bl	8003658 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 f9c1 	bl	8003680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	f003 0304 	and.w	r3, r3, #4
 800330e:	2b04      	cmp	r3, #4
 8003310:	d122      	bne.n	8003358 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f003 0304 	and.w	r3, r3, #4
 800331c:	2b04      	cmp	r3, #4
 800331e:	d11b      	bne.n	8003358 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f06f 0204 	mvn.w	r2, #4
 8003328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2202      	movs	r2, #2
 800332e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800333a:	2b00      	cmp	r3, #0
 800333c:	d003      	beq.n	8003346 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f994 	bl	800366c <HAL_TIM_IC_CaptureCallback>
 8003344:	e005      	b.n	8003352 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 f986 	bl	8003658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 f997 	bl	8003680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	f003 0308 	and.w	r3, r3, #8
 8003362:	2b08      	cmp	r3, #8
 8003364:	d122      	bne.n	80033ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	f003 0308 	and.w	r3, r3, #8
 8003370:	2b08      	cmp	r3, #8
 8003372:	d11b      	bne.n	80033ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f06f 0208 	mvn.w	r2, #8
 800337c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2204      	movs	r2, #4
 8003382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	f003 0303 	and.w	r3, r3, #3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f96a 	bl	800366c <HAL_TIM_IC_CaptureCallback>
 8003398:	e005      	b.n	80033a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 f95c 	bl	8003658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f000 f96d 	bl	8003680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	f003 0310 	and.w	r3, r3, #16
 80033b6:	2b10      	cmp	r3, #16
 80033b8:	d122      	bne.n	8003400 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	f003 0310 	and.w	r3, r3, #16
 80033c4:	2b10      	cmp	r3, #16
 80033c6:	d11b      	bne.n	8003400 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f06f 0210 	mvn.w	r2, #16
 80033d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2208      	movs	r2, #8
 80033d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f940 	bl	800366c <HAL_TIM_IC_CaptureCallback>
 80033ec:	e005      	b.n	80033fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 f932 	bl	8003658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 f943 	bl	8003680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b01      	cmp	r3, #1
 800340c:	d10e      	bne.n	800342c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	2b01      	cmp	r3, #1
 800341a:	d107      	bne.n	800342c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f06f 0201 	mvn.w	r2, #1
 8003424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 f90c 	bl	8003644 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003436:	2b80      	cmp	r3, #128	; 0x80
 8003438:	d10e      	bne.n	8003458 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003444:	2b80      	cmp	r3, #128	; 0x80
 8003446:	d107      	bne.n	8003458 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 fbec 	bl	8003c30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003462:	2b40      	cmp	r3, #64	; 0x40
 8003464:	d10e      	bne.n	8003484 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003470:	2b40      	cmp	r3, #64	; 0x40
 8003472:	d107      	bne.n	8003484 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800347c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f908 	bl	8003694 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f003 0320 	and.w	r3, r3, #32
 800348e:	2b20      	cmp	r3, #32
 8003490:	d10e      	bne.n	80034b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	f003 0320 	and.w	r3, r3, #32
 800349c:	2b20      	cmp	r3, #32
 800349e:	d107      	bne.n	80034b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f06f 0220 	mvn.w	r2, #32
 80034a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 fbb6 	bl	8003c1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034b0:	bf00      	nop
 80034b2:	3708      	adds	r7, #8
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d101      	bne.n	80034d2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80034ce:	2302      	movs	r3, #2
 80034d0:	e0b4      	b.n	800363c <HAL_TIM_PWM_ConfigChannel+0x184>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2202      	movs	r2, #2
 80034de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2b0c      	cmp	r3, #12
 80034e6:	f200 809f 	bhi.w	8003628 <HAL_TIM_PWM_ConfigChannel+0x170>
 80034ea:	a201      	add	r2, pc, #4	; (adr r2, 80034f0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80034ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f0:	08003525 	.word	0x08003525
 80034f4:	08003629 	.word	0x08003629
 80034f8:	08003629 	.word	0x08003629
 80034fc:	08003629 	.word	0x08003629
 8003500:	08003565 	.word	0x08003565
 8003504:	08003629 	.word	0x08003629
 8003508:	08003629 	.word	0x08003629
 800350c:	08003629 	.word	0x08003629
 8003510:	080035a7 	.word	0x080035a7
 8003514:	08003629 	.word	0x08003629
 8003518:	08003629 	.word	0x08003629
 800351c:	08003629 	.word	0x08003629
 8003520:	080035e7 	.word	0x080035e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68b9      	ldr	r1, [r7, #8]
 800352a:	4618      	mov	r0, r3
 800352c:	f000 f95c 	bl	80037e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	699a      	ldr	r2, [r3, #24]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f042 0208 	orr.w	r2, r2, #8
 800353e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	699a      	ldr	r2, [r3, #24]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 0204 	bic.w	r2, r2, #4
 800354e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6999      	ldr	r1, [r3, #24]
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	691a      	ldr	r2, [r3, #16]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	619a      	str	r2, [r3, #24]
      break;
 8003562:	e062      	b.n	800362a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68b9      	ldr	r1, [r7, #8]
 800356a:	4618      	mov	r0, r3
 800356c:	f000 f9ac 	bl	80038c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	699a      	ldr	r2, [r3, #24]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800357e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	699a      	ldr	r2, [r3, #24]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800358e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6999      	ldr	r1, [r3, #24]
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	021a      	lsls	r2, r3, #8
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	430a      	orrs	r2, r1
 80035a2:	619a      	str	r2, [r3, #24]
      break;
 80035a4:	e041      	b.n	800362a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68b9      	ldr	r1, [r7, #8]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f000 fa01 	bl	80039b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	69da      	ldr	r2, [r3, #28]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f042 0208 	orr.w	r2, r2, #8
 80035c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	69da      	ldr	r2, [r3, #28]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 0204 	bic.w	r2, r2, #4
 80035d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	69d9      	ldr	r1, [r3, #28]
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	691a      	ldr	r2, [r3, #16]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	430a      	orrs	r2, r1
 80035e2:	61da      	str	r2, [r3, #28]
      break;
 80035e4:	e021      	b.n	800362a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68b9      	ldr	r1, [r7, #8]
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 fa55 	bl	8003a9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	69da      	ldr	r2, [r3, #28]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003600:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	69da      	ldr	r2, [r3, #28]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003610:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	69d9      	ldr	r1, [r3, #28]
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	021a      	lsls	r2, r3, #8
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	61da      	str	r2, [r3, #28]
      break;
 8003626:	e000      	b.n	800362a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003628:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a40      	ldr	r2, [pc, #256]	; (80037bc <TIM_Base_SetConfig+0x114>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d013      	beq.n	80036e8 <TIM_Base_SetConfig+0x40>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036c6:	d00f      	beq.n	80036e8 <TIM_Base_SetConfig+0x40>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a3d      	ldr	r2, [pc, #244]	; (80037c0 <TIM_Base_SetConfig+0x118>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d00b      	beq.n	80036e8 <TIM_Base_SetConfig+0x40>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a3c      	ldr	r2, [pc, #240]	; (80037c4 <TIM_Base_SetConfig+0x11c>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d007      	beq.n	80036e8 <TIM_Base_SetConfig+0x40>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	4a3b      	ldr	r2, [pc, #236]	; (80037c8 <TIM_Base_SetConfig+0x120>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d003      	beq.n	80036e8 <TIM_Base_SetConfig+0x40>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4a3a      	ldr	r2, [pc, #232]	; (80037cc <TIM_Base_SetConfig+0x124>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d108      	bne.n	80036fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a2f      	ldr	r2, [pc, #188]	; (80037bc <TIM_Base_SetConfig+0x114>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d02b      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003708:	d027      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a2c      	ldr	r2, [pc, #176]	; (80037c0 <TIM_Base_SetConfig+0x118>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d023      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a2b      	ldr	r2, [pc, #172]	; (80037c4 <TIM_Base_SetConfig+0x11c>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d01f      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a2a      	ldr	r2, [pc, #168]	; (80037c8 <TIM_Base_SetConfig+0x120>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d01b      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a29      	ldr	r2, [pc, #164]	; (80037cc <TIM_Base_SetConfig+0x124>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d017      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a28      	ldr	r2, [pc, #160]	; (80037d0 <TIM_Base_SetConfig+0x128>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d013      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a27      	ldr	r2, [pc, #156]	; (80037d4 <TIM_Base_SetConfig+0x12c>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d00f      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a26      	ldr	r2, [pc, #152]	; (80037d8 <TIM_Base_SetConfig+0x130>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d00b      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a25      	ldr	r2, [pc, #148]	; (80037dc <TIM_Base_SetConfig+0x134>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d007      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a24      	ldr	r2, [pc, #144]	; (80037e0 <TIM_Base_SetConfig+0x138>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d003      	beq.n	800375a <TIM_Base_SetConfig+0xb2>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a23      	ldr	r2, [pc, #140]	; (80037e4 <TIM_Base_SetConfig+0x13c>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d108      	bne.n	800376c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003760:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	4313      	orrs	r3, r2
 800376a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	4313      	orrs	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a0a      	ldr	r2, [pc, #40]	; (80037bc <TIM_Base_SetConfig+0x114>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d003      	beq.n	80037a0 <TIM_Base_SetConfig+0xf8>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	4a0c      	ldr	r2, [pc, #48]	; (80037cc <TIM_Base_SetConfig+0x124>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d103      	bne.n	80037a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	691a      	ldr	r2, [r3, #16]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	615a      	str	r2, [r3, #20]
}
 80037ae:	bf00      	nop
 80037b0:	3714      	adds	r7, #20
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40010000 	.word	0x40010000
 80037c0:	40000400 	.word	0x40000400
 80037c4:	40000800 	.word	0x40000800
 80037c8:	40000c00 	.word	0x40000c00
 80037cc:	40010400 	.word	0x40010400
 80037d0:	40014000 	.word	0x40014000
 80037d4:	40014400 	.word	0x40014400
 80037d8:	40014800 	.word	0x40014800
 80037dc:	40001800 	.word	0x40001800
 80037e0:	40001c00 	.word	0x40001c00
 80037e4:	40002000 	.word	0x40002000

080037e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b087      	sub	sp, #28
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	f023 0201 	bic.w	r2, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a1b      	ldr	r3, [r3, #32]
 8003802:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f023 0303 	bic.w	r3, r3, #3
 800381e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	4313      	orrs	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f023 0302 	bic.w	r3, r3, #2
 8003830:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4313      	orrs	r3, r2
 800383a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a20      	ldr	r2, [pc, #128]	; (80038c0 <TIM_OC1_SetConfig+0xd8>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d003      	beq.n	800384c <TIM_OC1_SetConfig+0x64>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a1f      	ldr	r2, [pc, #124]	; (80038c4 <TIM_OC1_SetConfig+0xdc>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d10c      	bne.n	8003866 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	f023 0308 	bic.w	r3, r3, #8
 8003852:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	697a      	ldr	r2, [r7, #20]
 800385a:	4313      	orrs	r3, r2
 800385c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f023 0304 	bic.w	r3, r3, #4
 8003864:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a15      	ldr	r2, [pc, #84]	; (80038c0 <TIM_OC1_SetConfig+0xd8>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d003      	beq.n	8003876 <TIM_OC1_SetConfig+0x8e>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a14      	ldr	r2, [pc, #80]	; (80038c4 <TIM_OC1_SetConfig+0xdc>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d111      	bne.n	800389a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800387c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003884:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	4313      	orrs	r3, r2
 800388e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	4313      	orrs	r3, r2
 8003898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	621a      	str	r2, [r3, #32]
}
 80038b4:	bf00      	nop
 80038b6:	371c      	adds	r7, #28
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	40010000 	.word	0x40010000
 80038c4:	40010400 	.word	0x40010400

080038c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b087      	sub	sp, #28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	f023 0210 	bic.w	r2, r3, #16
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	021b      	lsls	r3, r3, #8
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	4313      	orrs	r3, r2
 800390a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	f023 0320 	bic.w	r3, r3, #32
 8003912:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a22      	ldr	r2, [pc, #136]	; (80039ac <TIM_OC2_SetConfig+0xe4>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d003      	beq.n	8003930 <TIM_OC2_SetConfig+0x68>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a21      	ldr	r2, [pc, #132]	; (80039b0 <TIM_OC2_SetConfig+0xe8>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d10d      	bne.n	800394c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	011b      	lsls	r3, r3, #4
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	4313      	orrs	r3, r2
 8003942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800394a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a17      	ldr	r2, [pc, #92]	; (80039ac <TIM_OC2_SetConfig+0xe4>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d003      	beq.n	800395c <TIM_OC2_SetConfig+0x94>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a16      	ldr	r2, [pc, #88]	; (80039b0 <TIM_OC2_SetConfig+0xe8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d113      	bne.n	8003984 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003962:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800396a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	4313      	orrs	r3, r2
 8003976:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	4313      	orrs	r3, r2
 8003982:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	621a      	str	r2, [r3, #32]
}
 800399e:	bf00      	nop
 80039a0:	371c      	adds	r7, #28
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	40010000 	.word	0x40010000
 80039b0:	40010400 	.word	0x40010400

080039b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b087      	sub	sp, #28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f023 0303 	bic.w	r3, r3, #3
 80039ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	021b      	lsls	r3, r3, #8
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a21      	ldr	r2, [pc, #132]	; (8003a94 <TIM_OC3_SetConfig+0xe0>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d003      	beq.n	8003a1a <TIM_OC3_SetConfig+0x66>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a20      	ldr	r2, [pc, #128]	; (8003a98 <TIM_OC3_SetConfig+0xe4>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d10d      	bne.n	8003a36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	021b      	lsls	r3, r3, #8
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a16      	ldr	r2, [pc, #88]	; (8003a94 <TIM_OC3_SetConfig+0xe0>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d003      	beq.n	8003a46 <TIM_OC3_SetConfig+0x92>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a15      	ldr	r2, [pc, #84]	; (8003a98 <TIM_OC3_SetConfig+0xe4>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d113      	bne.n	8003a6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	011b      	lsls	r3, r3, #4
 8003a5c:	693a      	ldr	r2, [r7, #16]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	011b      	lsls	r3, r3, #4
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685a      	ldr	r2, [r3, #4]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	621a      	str	r2, [r3, #32]
}
 8003a88:	bf00      	nop
 8003a8a:	371c      	adds	r7, #28
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr
 8003a94:	40010000 	.word	0x40010000
 8003a98:	40010400 	.word	0x40010400

08003a9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ad2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	021b      	lsls	r3, r3, #8
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ae6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	031b      	lsls	r3, r3, #12
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a12      	ldr	r2, [pc, #72]	; (8003b40 <TIM_OC4_SetConfig+0xa4>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d003      	beq.n	8003b04 <TIM_OC4_SetConfig+0x68>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a11      	ldr	r2, [pc, #68]	; (8003b44 <TIM_OC4_SetConfig+0xa8>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d109      	bne.n	8003b18 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	019b      	lsls	r3, r3, #6
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	621a      	str	r2, [r3, #32]
}
 8003b32:	bf00      	nop
 8003b34:	371c      	adds	r7, #28
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	40010000 	.word	0x40010000
 8003b44:	40010400 	.word	0x40010400

08003b48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	f003 031f 	and.w	r3, r3, #31
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a1a      	ldr	r2, [r3, #32]
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	43db      	mvns	r3, r3
 8003b6a:	401a      	ands	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6a1a      	ldr	r2, [r3, #32]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	f003 031f 	and.w	r3, r3, #31
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b80:	431a      	orrs	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	621a      	str	r2, [r3, #32]
}
 8003b86:	bf00      	nop
 8003b88:	371c      	adds	r7, #28
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr

08003b92 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b92:	b480      	push	{r7}
 8003b94:	b085      	sub	sp, #20
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
 8003b9a:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d101      	bne.n	8003baa <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	e032      	b.n	8003c10 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bd0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	68fa      	ldr	r2, [r7, #12]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003be2:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	68ba      	ldr	r2, [r7, #8]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 8003c4a:	4b21      	ldr	r3, [pc, #132]	; (8003cd0 <_DoInit+0x8c>)
 8003c4c:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2203      	movs	r2, #3
 8003c52:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2203      	movs	r2, #3
 8003c58:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a1d      	ldr	r2, [pc, #116]	; (8003cd4 <_DoInit+0x90>)
 8003c5e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a1d      	ldr	r2, [pc, #116]	; (8003cd8 <_DoInit+0x94>)
 8003c64:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c6c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a14      	ldr	r2, [pc, #80]	; (8003cd4 <_DoInit+0x90>)
 8003c84:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a14      	ldr	r2, [pc, #80]	; (8003cdc <_DoInit+0x98>)
 8003c8a:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2210      	movs	r2, #16
 8003c90:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3307      	adds	r3, #7
 8003ca8:	4a0d      	ldr	r2, [pc, #52]	; (8003ce0 <_DoInit+0x9c>)
 8003caa:	6810      	ldr	r0, [r2, #0]
 8003cac:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a0c      	ldr	r2, [pc, #48]	; (8003ce4 <_DoInit+0xa0>)
 8003cb2:	6810      	ldr	r0, [r2, #0]
 8003cb4:	6018      	str	r0, [r3, #0]
 8003cb6:	8891      	ldrh	r1, [r2, #4]
 8003cb8:	7992      	ldrb	r2, [r2, #6]
 8003cba:	8099      	strh	r1, [r3, #4]
 8003cbc:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2220      	movs	r2, #32
 8003cc2:	719a      	strb	r2, [r3, #6]
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	200004b0 	.word	0x200004b0
 8003cd4:	08005f7c 	.word	0x08005f7c
 8003cd8:	2000008c 	.word	0x2000008c
 8003cdc:	2000048c 	.word	0x2000048c
 8003ce0:	08005f88 	.word	0x08005f88
 8003ce4:	08005f8c 	.word	0x08005f8c

08003ce8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b088      	sub	sp, #32
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
  char*    pDst;
#endif
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	61bb      	str	r3, [r7, #24]
  WrOff = pRing->WrOff;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	617b      	str	r3, [r7, #20]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	613b      	str	r3, [r7, #16]
    if (RdOff > WrOff) {
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d905      	bls.n	8003d18 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	3b01      	subs	r3, #1
 8003d14:	61fb      	str	r3, [r7, #28]
 8003d16:	e007      	b.n	8003d28 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	6939      	ldr	r1, [r7, #16]
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	1acb      	subs	r3, r1, r3
 8003d22:	4413      	add	r3, r2
 8003d24:	3b01      	subs	r3, #1
 8003d26:	61fb      	str	r3, [r7, #28]
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	69fa      	ldr	r2, [r7, #28]
 8003d32:	4293      	cmp	r3, r2
 8003d34:	bf28      	it	cs
 8003d36:	4613      	movcs	r3, r2
 8003d38:	61fb      	str	r3, [r7, #28]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003d3a:	69fa      	ldr	r2, [r7, #28]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	bf28      	it	cs
 8003d42:	4613      	movcs	r3, r2
 8003d44:	61fb      	str	r3, [r7, #28]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	69fa      	ldr	r2, [r7, #28]
 8003d50:	68b9      	ldr	r1, [r7, #8]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f001 f9c4 	bl	80050e0 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	61bb      	str	r3, [r7, #24]
    pBuffer         += NumBytesToWrite;
 8003d60:	68ba      	ldr	r2, [r7, #8]
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	4413      	add	r3, r2
 8003d66:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	4413      	add	r3, r2
 8003d76:	617b      	str	r3, [r7, #20]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	697a      	ldr	r2, [r7, #20]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d101      	bne.n	8003d86 <_WriteBlocking+0x9e>
      WrOff = 0u;
 8003d82:	2300      	movs	r3, #0
 8003d84:	617b      	str	r3, [r7, #20]
    }
    pRing->WrOff = WrOff;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	697a      	ldr	r2, [r7, #20]
 8003d8a:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1b5      	bne.n	8003cfe <_WriteBlocking+0x16>
  //
  return NumBytesWritten;
 8003d92:	69bb      	ldr	r3, [r7, #24]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3720      	adds	r7, #32
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
  unsigned Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*    pDst;
#endif

  WrOff = pRing->WrOff;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	689a      	ldr	r2, [r3, #8]
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d90e      	bls.n	8003dde <_WriteNoCheck+0x42>
    while (NumBytes--) {
      *pDst++ = *pData++;
    };
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	685a      	ldr	r2, [r3, #4]
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	68b9      	ldr	r1, [r7, #8]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f001 f987 	bl	80050e0 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 8003dd2:	69fa      	ldr	r2, [r7, #28]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	441a      	add	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	60da      	str	r2, [r3, #12]
    NumBytesAtOnce = NumBytes - Rem;
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003ddc:	e01a      	b.n	8003e14 <_WriteNoCheck+0x78>
    NumBytesAtOnce = Rem;
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	4413      	add	r3, r2
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	68b9      	ldr	r1, [r7, #8]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f001 f976 	bl	80050e0 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6858      	ldr	r0, [r3, #4]
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	4413      	add	r3, r2
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	4619      	mov	r1, r3
 8003e0a:	f001 f969 	bl	80050e0 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	697a      	ldr	r2, [r7, #20]
 8003e12:	60da      	str	r2, [r3, #12]
}
 8003e14:	bf00      	nop
 8003e16:	3720      	adds	r7, #32
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003e1c:	b480      	push	{r7}
 8003e1e:	b087      	sub	sp, #28
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d808      	bhi.n	8003e4a <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689a      	ldr	r2, [r3, #8]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	1ad2      	subs	r2, r2, r3
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	4413      	add	r3, r2
 8003e44:	3b01      	subs	r3, #1
 8003e46:	617b      	str	r3, [r7, #20]
 8003e48:	e004      	b.n	8003e54 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	3b01      	subs	r3, #1
 8003e52:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003e54:	697b      	ldr	r3, [r7, #20]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	371c      	adds	r7, #28
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
	...

08003e64 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b088      	sub	sp, #32
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
  unsigned              Status;
  unsigned              Avail;
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;

  pData = (const char *)pBuffer;
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	61bb      	str	r3, [r7, #24]
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1c5a      	adds	r2, r3, #1
 8003e78:	4613      	mov	r3, r2
 8003e7a:	005b      	lsls	r3, r3, #1
 8003e7c:	4413      	add	r3, r2
 8003e7e:	00db      	lsls	r3, r3, #3
 8003e80:	4a1e      	ldr	r2, [pc, #120]	; (8003efc <SEGGER_RTT_WriteNoLock+0x98>)
 8003e82:	4413      	add	r3, r2
 8003e84:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d017      	beq.n	8003ebe <SEGGER_RTT_WriteNoLock+0x5a>
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d302      	bcc.n	8003e98 <SEGGER_RTT_WriteNoLock+0x34>
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d023      	beq.n	8003ede <SEGGER_RTT_WriteNoLock+0x7a>
 8003e96:	e029      	b.n	8003eec <SEGGER_RTT_WriteNoLock+0x88>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003e98:	6978      	ldr	r0, [r7, #20]
 8003e9a:	f7ff ffbf 	bl	8003e1c <_GetAvailWriteSpace>
 8003e9e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d202      	bcs.n	8003eae <SEGGER_RTT_WriteNoLock+0x4a>
      Status = 0u;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003eac:	e021      	b.n	8003ef2 <SEGGER_RTT_WriteNoLock+0x8e>
      Status = NumBytes;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	69b9      	ldr	r1, [r7, #24]
 8003eb6:	6978      	ldr	r0, [r7, #20]
 8003eb8:	f7ff ff70 	bl	8003d9c <_WriteNoCheck>
    break;
 8003ebc:	e019      	b.n	8003ef2 <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003ebe:	6978      	ldr	r0, [r7, #20]
 8003ec0:	f7ff ffac 	bl	8003e1c <_GetAvailWriteSpace>
 8003ec4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	bf28      	it	cs
 8003ece:	4613      	movcs	r3, r2
 8003ed0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	69b9      	ldr	r1, [r7, #24]
 8003ed6:	6978      	ldr	r0, [r7, #20]
 8003ed8:	f7ff ff60 	bl	8003d9c <_WriteNoCheck>
    break;
 8003edc:	e009      	b.n	8003ef2 <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	69b9      	ldr	r1, [r7, #24]
 8003ee2:	6978      	ldr	r0, [r7, #20]
 8003ee4:	f7ff ff00 	bl	8003ce8 <_WriteBlocking>
 8003ee8:	61f8      	str	r0, [r7, #28]
    break;
 8003eea:	e002      	b.n	8003ef2 <SEGGER_RTT_WriteNoLock+0x8e>
  default:
    Status = 0u;
 8003eec:	2300      	movs	r3, #0
 8003eee:	61fb      	str	r3, [r7, #28]
    break;
 8003ef0:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8003ef2:	69fb      	ldr	r3, [r7, #28]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3720      	adds	r7, #32
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	200004b0 	.word	0x200004b0

08003f00 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
  unsigned Status;
  //
  INIT();
 8003f0c:	4b0d      	ldr	r3, [pc, #52]	; (8003f44 <SEGGER_RTT_Write+0x44>)
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <SEGGER_RTT_Write+0x18>
 8003f14:	f7ff fe96 	bl	8003c44 <_DoInit>
  SEGGER_RTT_LOCK();
 8003f18:	f3ef 8311 	mrs	r3, BASEPRI
 8003f1c:	f04f 0120 	mov.w	r1, #32
 8003f20:	f381 8811 	msr	BASEPRI, r1
 8003f24:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	68b9      	ldr	r1, [r7, #8]
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f7ff ff9a 	bl	8003e64 <SEGGER_RTT_WriteNoLock>
 8003f30:	6138      	str	r0, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	f383 8811 	msr	BASEPRI, r3
  //
  return Status;
 8003f38:	693b      	ldr	r3, [r7, #16]
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3718      	adds	r7, #24
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	200004b0 	.word	0x200004b0

08003f48 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
 8003f54:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 8003f56:	4b30      	ldr	r3, [pc, #192]	; (8004018 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <SEGGER_RTT_ConfigUpBuffer+0x1a>
 8003f5e:	f7ff fe71 	bl	8003c44 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumUpBuffers) {
 8003f62:	4b2d      	ldr	r3, [pc, #180]	; (8004018 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	461a      	mov	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d24c      	bcs.n	8004008 <SEGGER_RTT_ConfigUpBuffer+0xc0>
    SEGGER_RTT_LOCK();
 8003f6e:	f3ef 8311 	mrs	r3, BASEPRI
 8003f72:	f04f 0120 	mov.w	r1, #32
 8003f76:	f381 8811 	msr	BASEPRI, r1
 8003f7a:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d032      	beq.n	8003fe8 <SEGGER_RTT_ConfigUpBuffer+0xa0>
      _SEGGER_RTT.aUp[BufferIndex].sName        = sName;
 8003f82:	4925      	ldr	r1, [pc, #148]	; (8004018 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	1c5a      	adds	r2, r3, #1
 8003f88:	4613      	mov	r3, r2
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	4413      	add	r3, r2
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	440b      	add	r3, r1
 8003f92:	68ba      	ldr	r2, [r7, #8]
 8003f94:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8003f96:	4920      	ldr	r1, [pc, #128]	; (8004018 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	1c5a      	adds	r2, r3, #1
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	005b      	lsls	r3, r3, #1
 8003fa0:	4413      	add	r3, r2
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	440b      	add	r3, r1
 8003fa6:	3304      	adds	r3, #4
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8003fac:	491a      	ldr	r1, [pc, #104]	; (8004018 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	4413      	add	r3, r2
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	440b      	add	r3, r1
 8003fba:	3320      	adds	r3, #32
 8003fbc:	683a      	ldr	r2, [r7, #0]
 8003fbe:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].RdOff        = 0u;
 8003fc0:	4915      	ldr	r1, [pc, #84]	; (8004018 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	005b      	lsls	r3, r3, #1
 8003fc8:	4413      	add	r3, r2
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	440b      	add	r3, r1
 8003fce:	3328      	adds	r3, #40	; 0x28
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].WrOff        = 0u;
 8003fd4:	4910      	ldr	r1, [pc, #64]	; (8004018 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	4413      	add	r3, r2
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	440b      	add	r3, r1
 8003fe2:	3324      	adds	r3, #36	; 0x24
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aUp[BufferIndex].Flags          = Flags;
 8003fe8:	490b      	ldr	r1, [pc, #44]	; (8004018 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8003fea:	68fa      	ldr	r2, [r7, #12]
 8003fec:	4613      	mov	r3, r2
 8003fee:	005b      	lsls	r3, r3, #1
 8003ff0:	4413      	add	r3, r2
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	440b      	add	r3, r1
 8003ff6:	332c      	adds	r3, #44	; 0x2c
 8003ff8:	6a3a      	ldr	r2, [r7, #32]
 8003ffa:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004002:	2300      	movs	r3, #0
 8004004:	617b      	str	r3, [r7, #20]
 8004006:	e002      	b.n	800400e <SEGGER_RTT_ConfigUpBuffer+0xc6>
  } else {
    r = -1;
 8004008:	f04f 33ff 	mov.w	r3, #4294967295
 800400c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800400e:	697b      	ldr	r3, [r7, #20]
}
 8004010:	4618      	mov	r0, r3
 8004012:	3718      	adds	r7, #24
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	200004b0 	.word	0x200004b0

0800401c <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  _DoInit();
 8004020:	f7ff fe10 	bl	8003c44 <_DoInit>
}
 8004024:	bf00      	nop
 8004026:	bd80      	pop	{r7, pc}

08004028 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800402e:	463b      	mov	r3, r7
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	605a      	str	r2, [r3, #4]
 8004036:	609a      	str	r2, [r3, #8]
 8004038:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800403a:	4b3e      	ldr	r3, [pc, #248]	; (8004134 <MX_ADC1_Init+0x10c>)
 800403c:	4a3e      	ldr	r2, [pc, #248]	; (8004138 <MX_ADC1_Init+0x110>)
 800403e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004040:	4b3c      	ldr	r3, [pc, #240]	; (8004134 <MX_ADC1_Init+0x10c>)
 8004042:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004046:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004048:	4b3a      	ldr	r3, [pc, #232]	; (8004134 <MX_ADC1_Init+0x10c>)
 800404a:	2200      	movs	r2, #0
 800404c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800404e:	4b39      	ldr	r3, [pc, #228]	; (8004134 <MX_ADC1_Init+0x10c>)
 8004050:	2201      	movs	r2, #1
 8004052:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004054:	4b37      	ldr	r3, [pc, #220]	; (8004134 <MX_ADC1_Init+0x10c>)
 8004056:	2200      	movs	r2, #0
 8004058:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800405a:	4b36      	ldr	r3, [pc, #216]	; (8004134 <MX_ADC1_Init+0x10c>)
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004062:	4b34      	ldr	r3, [pc, #208]	; (8004134 <MX_ADC1_Init+0x10c>)
 8004064:	2200      	movs	r2, #0
 8004066:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004068:	4b32      	ldr	r3, [pc, #200]	; (8004134 <MX_ADC1_Init+0x10c>)
 800406a:	4a34      	ldr	r2, [pc, #208]	; (800413c <MX_ADC1_Init+0x114>)
 800406c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800406e:	4b31      	ldr	r3, [pc, #196]	; (8004134 <MX_ADC1_Init+0x10c>)
 8004070:	2200      	movs	r2, #0
 8004072:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8004074:	4b2f      	ldr	r3, [pc, #188]	; (8004134 <MX_ADC1_Init+0x10c>)
 8004076:	2205      	movs	r2, #5
 8004078:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800407a:	4b2e      	ldr	r3, [pc, #184]	; (8004134 <MX_ADC1_Init+0x10c>)
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004082:	4b2c      	ldr	r3, [pc, #176]	; (8004134 <MX_ADC1_Init+0x10c>)
 8004084:	2201      	movs	r2, #1
 8004086:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004088:	482a      	ldr	r0, [pc, #168]	; (8004134 <MX_ADC1_Init+0x10c>)
 800408a:	f7fc ff29 	bl	8000ee0 <HAL_ADC_Init>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004094:	f000 fb0c 	bl	80046b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004098:	2309      	movs	r3, #9
 800409a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800409c:	2301      	movs	r3, #1
 800409e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80040a0:	2302      	movs	r3, #2
 80040a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80040a4:	463b      	mov	r3, r7
 80040a6:	4619      	mov	r1, r3
 80040a8:	4822      	ldr	r0, [pc, #136]	; (8004134 <MX_ADC1_Init+0x10c>)
 80040aa:	f7fd f845 	bl	8001138 <HAL_ADC_ConfigChannel>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80040b4:	f000 fafc 	bl	80046b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80040b8:	2300      	movs	r3, #0
 80040ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80040bc:	2302      	movs	r3, #2
 80040be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80040c0:	2301      	movs	r3, #1
 80040c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80040c4:	463b      	mov	r3, r7
 80040c6:	4619      	mov	r1, r3
 80040c8:	481a      	ldr	r0, [pc, #104]	; (8004134 <MX_ADC1_Init+0x10c>)
 80040ca:	f7fd f835 	bl	8001138 <HAL_ADC_ConfigChannel>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80040d4:	f000 faec 	bl	80046b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80040d8:	2301      	movs	r3, #1
 80040da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80040dc:	2303      	movs	r3, #3
 80040de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80040e0:	463b      	mov	r3, r7
 80040e2:	4619      	mov	r1, r3
 80040e4:	4813      	ldr	r0, [pc, #76]	; (8004134 <MX_ADC1_Init+0x10c>)
 80040e6:	f7fd f827 	bl	8001138 <HAL_ADC_ConfigChannel>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 80040f0:	f000 fade 	bl	80046b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80040f4:	2302      	movs	r3, #2
 80040f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80040f8:	2304      	movs	r3, #4
 80040fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80040fc:	463b      	mov	r3, r7
 80040fe:	4619      	mov	r1, r3
 8004100:	480c      	ldr	r0, [pc, #48]	; (8004134 <MX_ADC1_Init+0x10c>)
 8004102:	f7fd f819 	bl	8001138 <HAL_ADC_ConfigChannel>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 800410c:	f000 fad0 	bl	80046b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004110:	2303      	movs	r3, #3
 8004112:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8004114:	2305      	movs	r3, #5
 8004116:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004118:	463b      	mov	r3, r7
 800411a:	4619      	mov	r1, r3
 800411c:	4805      	ldr	r0, [pc, #20]	; (8004134 <MX_ADC1_Init+0x10c>)
 800411e:	f7fd f80b 	bl	8001138 <HAL_ADC_ConfigChannel>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8004128:	f000 fac2 	bl	80046b0 <Error_Handler>
  }

}
 800412c:	bf00      	nop
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	20000558 	.word	0x20000558
 8004138:	40012000 	.word	0x40012000
 800413c:	0f000001 	.word	0x0f000001

08004140 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b08a      	sub	sp, #40	; 0x28
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004148:	f107 0314 	add.w	r3, r7, #20
 800414c:	2200      	movs	r2, #0
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	605a      	str	r2, [r3, #4]
 8004152:	609a      	str	r2, [r3, #8]
 8004154:	60da      	str	r2, [r3, #12]
 8004156:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a3b      	ldr	r2, [pc, #236]	; (800424c <HAL_ADC_MspInit+0x10c>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d170      	bne.n	8004244 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004162:	2300      	movs	r3, #0
 8004164:	613b      	str	r3, [r7, #16]
 8004166:	4b3a      	ldr	r3, [pc, #232]	; (8004250 <HAL_ADC_MspInit+0x110>)
 8004168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800416a:	4a39      	ldr	r2, [pc, #228]	; (8004250 <HAL_ADC_MspInit+0x110>)
 800416c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004170:	6453      	str	r3, [r2, #68]	; 0x44
 8004172:	4b37      	ldr	r3, [pc, #220]	; (8004250 <HAL_ADC_MspInit+0x110>)
 8004174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800417a:	613b      	str	r3, [r7, #16]
 800417c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800417e:	2300      	movs	r3, #0
 8004180:	60fb      	str	r3, [r7, #12]
 8004182:	4b33      	ldr	r3, [pc, #204]	; (8004250 <HAL_ADC_MspInit+0x110>)
 8004184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004186:	4a32      	ldr	r2, [pc, #200]	; (8004250 <HAL_ADC_MspInit+0x110>)
 8004188:	f043 0301 	orr.w	r3, r3, #1
 800418c:	6313      	str	r3, [r2, #48]	; 0x30
 800418e:	4b30      	ldr	r3, [pc, #192]	; (8004250 <HAL_ADC_MspInit+0x110>)
 8004190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800419a:	2300      	movs	r3, #0
 800419c:	60bb      	str	r3, [r7, #8]
 800419e:	4b2c      	ldr	r3, [pc, #176]	; (8004250 <HAL_ADC_MspInit+0x110>)
 80041a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a2:	4a2b      	ldr	r2, [pc, #172]	; (8004250 <HAL_ADC_MspInit+0x110>)
 80041a4:	f043 0302 	orr.w	r3, r3, #2
 80041a8:	6313      	str	r3, [r2, #48]	; 0x30
 80041aa:	4b29      	ldr	r3, [pc, #164]	; (8004250 <HAL_ADC_MspInit+0x110>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	60bb      	str	r3, [r7, #8]
 80041b4:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = SEN_RF_Pin|SEN_R_Pin|SEN_L_Pin|SEN_LF_Pin;
 80041b6:	230f      	movs	r3, #15
 80041b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041ba:	2303      	movs	r3, #3
 80041bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041be:	2300      	movs	r3, #0
 80041c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041c2:	f107 0314 	add.w	r3, r7, #20
 80041c6:	4619      	mov	r1, r3
 80041c8:	4822      	ldr	r0, [pc, #136]	; (8004254 <HAL_ADC_MspInit+0x114>)
 80041ca:	f7fd feed 	bl	8001fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Battery_Pin;
 80041ce:	2302      	movs	r3, #2
 80041d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041d2:	2303      	movs	r3, #3
 80041d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d6:	2300      	movs	r3, #0
 80041d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Battery_GPIO_Port, &GPIO_InitStruct);
 80041da:	f107 0314 	add.w	r3, r7, #20
 80041de:	4619      	mov	r1, r3
 80041e0:	481d      	ldr	r0, [pc, #116]	; (8004258 <HAL_ADC_MspInit+0x118>)
 80041e2:	f7fd fee1 	bl	8001fa8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80041e6:	4b1d      	ldr	r3, [pc, #116]	; (800425c <HAL_ADC_MspInit+0x11c>)
 80041e8:	4a1d      	ldr	r2, [pc, #116]	; (8004260 <HAL_ADC_MspInit+0x120>)
 80041ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80041ec:	4b1b      	ldr	r3, [pc, #108]	; (800425c <HAL_ADC_MspInit+0x11c>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041f2:	4b1a      	ldr	r3, [pc, #104]	; (800425c <HAL_ADC_MspInit+0x11c>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80041f8:	4b18      	ldr	r3, [pc, #96]	; (800425c <HAL_ADC_MspInit+0x11c>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80041fe:	4b17      	ldr	r3, [pc, #92]	; (800425c <HAL_ADC_MspInit+0x11c>)
 8004200:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004204:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004206:	4b15      	ldr	r3, [pc, #84]	; (800425c <HAL_ADC_MspInit+0x11c>)
 8004208:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800420c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800420e:	4b13      	ldr	r3, [pc, #76]	; (800425c <HAL_ADC_MspInit+0x11c>)
 8004210:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004214:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004216:	4b11      	ldr	r3, [pc, #68]	; (800425c <HAL_ADC_MspInit+0x11c>)
 8004218:	2200      	movs	r2, #0
 800421a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800421c:	4b0f      	ldr	r3, [pc, #60]	; (800425c <HAL_ADC_MspInit+0x11c>)
 800421e:	2200      	movs	r2, #0
 8004220:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004222:	4b0e      	ldr	r3, [pc, #56]	; (800425c <HAL_ADC_MspInit+0x11c>)
 8004224:	2200      	movs	r2, #0
 8004226:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004228:	480c      	ldr	r0, [pc, #48]	; (800425c <HAL_ADC_MspInit+0x11c>)
 800422a:	f7fd fb47 	bl	80018bc <HAL_DMA_Init>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8004234:	f000 fa3c 	bl	80046b0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a08      	ldr	r2, [pc, #32]	; (800425c <HAL_ADC_MspInit+0x11c>)
 800423c:	639a      	str	r2, [r3, #56]	; 0x38
 800423e:	4a07      	ldr	r2, [pc, #28]	; (800425c <HAL_ADC_MspInit+0x11c>)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004244:	bf00      	nop
 8004246:	3728      	adds	r7, #40	; 0x28
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	40012000 	.word	0x40012000
 8004250:	40023800 	.word	0x40023800
 8004254:	40020000 	.word	0x40020000
 8004258:	40020400 	.word	0x40020400
 800425c:	200005a0 	.word	0x200005a0
 8004260:	40026410 	.word	0x40026410
 8004264:	00000000 	.word	0x00000000

08004268 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8004268:	b590      	push	{r4, r7, lr}
 800426a:	b085      	sub	sp, #20
 800426c:	af02      	add	r7, sp, #8
 800426e:	6078      	str	r0, [r7, #4]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8004270:	4b2b      	ldr	r3, [pc, #172]	; (8004320 <HAL_ADC_ConvCpltCallback+0xb8>)
 8004272:	881b      	ldrh	r3, [r3, #0]
 8004274:	4619      	mov	r1, r3
 8004276:	4b2a      	ldr	r3, [pc, #168]	; (8004320 <HAL_ADC_ConvCpltCallback+0xb8>)
 8004278:	885b      	ldrh	r3, [r3, #2]
 800427a:	4618      	mov	r0, r3
			g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4]);
 800427c:	4b28      	ldr	r3, [pc, #160]	; (8004320 <HAL_ADC_ConvCpltCallback+0xb8>)
 800427e:	889b      	ldrh	r3, [r3, #4]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8004280:	461c      	mov	r4, r3
			g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4]);
 8004282:	4b27      	ldr	r3, [pc, #156]	; (8004320 <HAL_ADC_ConvCpltCallback+0xb8>)
 8004284:	88db      	ldrh	r3, [r3, #6]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8004286:	461a      	mov	r2, r3
			g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4]);
 8004288:	4b25      	ldr	r3, [pc, #148]	; (8004320 <HAL_ADC_ConvCpltCallback+0xb8>)
 800428a:	891b      	ldrh	r3, [r3, #8]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 800428c:	9301      	str	r3, [sp, #4]
 800428e:	9200      	str	r2, [sp, #0]
 8004290:	4623      	mov	r3, r4
 8004292:	4602      	mov	r2, r0
 8004294:	4823      	ldr	r0, [pc, #140]	; (8004324 <HAL_ADC_ConvCpltCallback+0xbc>)
 8004296:	f000 ff37 	bl	8005108 <iprintf>

	printf("%d\n", g_ADCBuffer[0]);
 800429a:	4b21      	ldr	r3, [pc, #132]	; (8004320 <HAL_ADC_ConvCpltCallback+0xb8>)
 800429c:	881b      	ldrh	r3, [r3, #0]
 800429e:	4619      	mov	r1, r3
 80042a0:	4821      	ldr	r0, [pc, #132]	; (8004328 <HAL_ADC_ConvCpltCallback+0xc0>)
 80042a2:	f000 ff31 	bl	8005108 <iprintf>
	Batt = (float) g_ADCBuffer[0] / 4095 * 3.3 * 2;
 80042a6:	4b1e      	ldr	r3, [pc, #120]	; (8004320 <HAL_ADC_ConvCpltCallback+0xb8>)
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	ee07 3a90 	vmov	s15, r3
 80042ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042b2:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800432c <HAL_ADC_ConvCpltCallback+0xc4>
 80042b6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80042ba:	ee16 0a90 	vmov	r0, s13
 80042be:	f7fc f963 	bl	8000588 <__aeabi_f2d>
 80042c2:	a315      	add	r3, pc, #84	; (adr r3, 8004318 <HAL_ADC_ConvCpltCallback+0xb0>)
 80042c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c8:	f7fc f9b6 	bl	8000638 <__aeabi_dmul>
 80042cc:	4603      	mov	r3, r0
 80042ce:	460c      	mov	r4, r1
 80042d0:	4618      	mov	r0, r3
 80042d2:	4621      	mov	r1, r4
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	f7fb fff8 	bl	80002cc <__adddf3>
 80042dc:	4603      	mov	r3, r0
 80042de:	460c      	mov	r4, r1
 80042e0:	4618      	mov	r0, r3
 80042e2:	4621      	mov	r1, r4
 80042e4:	f7fc fbba 	bl	8000a5c <__aeabi_d2f>
 80042e8:	4602      	mov	r2, r0
 80042ea:	4b11      	ldr	r3, [pc, #68]	; (8004330 <HAL_ADC_ConvCpltCallback+0xc8>)
 80042ec:	601a      	str	r2, [r3, #0]
	printf("Batt=%.4f\n", Batt);
 80042ee:	4b10      	ldr	r3, [pc, #64]	; (8004330 <HAL_ADC_ConvCpltCallback+0xc8>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7fc f948 	bl	8000588 <__aeabi_f2d>
 80042f8:	4603      	mov	r3, r0
 80042fa:	460c      	mov	r4, r1
 80042fc:	461a      	mov	r2, r3
 80042fe:	4623      	mov	r3, r4
 8004300:	480c      	ldr	r0, [pc, #48]	; (8004334 <HAL_ADC_ConvCpltCallback+0xcc>)
 8004302:	f000 ff01 	bl	8005108 <iprintf>
	printf("\n");
 8004306:	200a      	movs	r0, #10
 8004308:	f000 ff16 	bl	8005138 <putchar>

}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	bd90      	pop	{r4, r7, pc}
 8004314:	f3af 8000 	nop.w
 8004318:	66666666 	.word	0x66666666
 800431c:	400a6666 	.word	0x400a6666
 8004320:	20000a9c 	.word	0x20000a9c
 8004324:	08005f94 	.word	0x08005f94
 8004328:	08005fac 	.word	0x08005fac
 800432c:	457ff000 	.word	0x457ff000
 8004330:	2000083c 	.word	0x2000083c
 8004334:	08005fb0 	.word	0x08005fb0

08004338 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800433e:	2300      	movs	r3, #0
 8004340:	607b      	str	r3, [r7, #4]
 8004342:	4b0c      	ldr	r3, [pc, #48]	; (8004374 <MX_DMA_Init+0x3c>)
 8004344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004346:	4a0b      	ldr	r2, [pc, #44]	; (8004374 <MX_DMA_Init+0x3c>)
 8004348:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800434c:	6313      	str	r3, [r2, #48]	; 0x30
 800434e:	4b09      	ldr	r3, [pc, #36]	; (8004374 <MX_DMA_Init+0x3c>)
 8004350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004356:	607b      	str	r3, [r7, #4]
 8004358:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800435a:	2200      	movs	r2, #0
 800435c:	2100      	movs	r1, #0
 800435e:	2038      	movs	r0, #56	; 0x38
 8004360:	f7fd fa75 	bl	800184e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004364:	2038      	movs	r0, #56	; 0x38
 8004366:	f7fd fa8e 	bl	8001886 <HAL_NVIC_EnableIRQ>

}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	40023800 	.word	0x40023800

08004378 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b08a      	sub	sp, #40	; 0x28
 800437c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800437e:	f107 0314 	add.w	r3, r7, #20
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	605a      	str	r2, [r3, #4]
 8004388:	609a      	str	r2, [r3, #8]
 800438a:	60da      	str	r2, [r3, #12]
 800438c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800438e:	2300      	movs	r3, #0
 8004390:	613b      	str	r3, [r7, #16]
 8004392:	4b43      	ldr	r3, [pc, #268]	; (80044a0 <MX_GPIO_Init+0x128>)
 8004394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004396:	4a42      	ldr	r2, [pc, #264]	; (80044a0 <MX_GPIO_Init+0x128>)
 8004398:	f043 0304 	orr.w	r3, r3, #4
 800439c:	6313      	str	r3, [r2, #48]	; 0x30
 800439e:	4b40      	ldr	r3, [pc, #256]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a2:	f003 0304 	and.w	r3, r3, #4
 80043a6:	613b      	str	r3, [r7, #16]
 80043a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80043aa:	2300      	movs	r3, #0
 80043ac:	60fb      	str	r3, [r7, #12]
 80043ae:	4b3c      	ldr	r3, [pc, #240]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b2:	4a3b      	ldr	r2, [pc, #236]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043b8:	6313      	str	r3, [r2, #48]	; 0x30
 80043ba:	4b39      	ldr	r3, [pc, #228]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043c2:	60fb      	str	r3, [r7, #12]
 80043c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043c6:	2300      	movs	r3, #0
 80043c8:	60bb      	str	r3, [r7, #8]
 80043ca:	4b35      	ldr	r3, [pc, #212]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ce:	4a34      	ldr	r2, [pc, #208]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	6313      	str	r3, [r2, #48]	; 0x30
 80043d6:	4b32      	ldr	r3, [pc, #200]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	60bb      	str	r3, [r7, #8]
 80043e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80043e2:	2300      	movs	r3, #0
 80043e4:	607b      	str	r3, [r7, #4]
 80043e6:	4b2e      	ldr	r3, [pc, #184]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ea:	4a2d      	ldr	r2, [pc, #180]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043ec:	f043 0302 	orr.w	r3, r3, #2
 80043f0:	6313      	str	r3, [r2, #48]	; 0x30
 80043f2:	4b2b      	ldr	r3, [pc, #172]	; (80044a0 <MX_GPIO_Init+0x128>)
 80043f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f6:	f003 0302 	and.w	r3, r3, #2
 80043fa:	607b      	str	r3, [r7, #4]
 80043fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|SENLED_R_Pin, GPIO_PIN_RESET);
 80043fe:	2200      	movs	r2, #0
 8004400:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 8004404:	4827      	ldr	r0, [pc, #156]	; (80044a4 <MX_GPIO_Init+0x12c>)
 8004406:	f7fd ff79 	bl	80022fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UI_LED_LEFT_BO_Pin|SENLED_L_Pin|SENLED_LF_Pin|CS_GYRO_Pin 
 800440a:	2200      	movs	r2, #0
 800440c:	f641 3170 	movw	r1, #7024	; 0x1b70
 8004410:	4825      	ldr	r0, [pc, #148]	; (80044a8 <MX_GPIO_Init+0x130>)
 8004412:	f7fd ff73 	bl	80022fc <HAL_GPIO_WritePin>
                          |FLAG_LED_Pin|GPIO_PIN_11|SEN_LED_RF_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UI_LED1_Pin|CS_R_EN_Pin|CS_L_EN_Pin|MOTER_R_CWCCW_Pin 
 8004416:	2200      	movs	r2, #0
 8004418:	f240 31c1 	movw	r1, #961	; 0x3c1
 800441c:	4823      	ldr	r0, [pc, #140]	; (80044ac <MX_GPIO_Init+0x134>)
 800441e:	f7fd ff6d 	bl	80022fc <HAL_GPIO_WritePin>
                          |MOTER_L_CWCCW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|SENLED_R_Pin;
 8004422:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004426:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004428:	2301      	movs	r3, #1
 800442a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800442c:	2300      	movs	r3, #0
 800442e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004430:	2300      	movs	r3, #0
 8004432:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004434:	f107 0314 	add.w	r3, r7, #20
 8004438:	4619      	mov	r1, r3
 800443a:	481a      	ldr	r0, [pc, #104]	; (80044a4 <MX_GPIO_Init+0x12c>)
 800443c:	f7fd fdb4 	bl	8001fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PA11 PAPin */
  GPIO_InitStruct.Pin = UI_LED_LEFT_BO_Pin|SENLED_L_Pin|SENLED_LF_Pin|CS_GYRO_Pin 
 8004440:	f641 3370 	movw	r3, #7024	; 0x1b70
 8004444:	617b      	str	r3, [r7, #20]
                          |FLAG_LED_Pin|GPIO_PIN_11|SEN_LED_RF_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004446:	2301      	movs	r3, #1
 8004448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800444a:	2300      	movs	r3, #0
 800444c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800444e:	2300      	movs	r3, #0
 8004450:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004452:	f107 0314 	add.w	r3, r7, #20
 8004456:	4619      	mov	r1, r3
 8004458:	4813      	ldr	r0, [pc, #76]	; (80044a8 <MX_GPIO_Init+0x130>)
 800445a:	f7fd fda5 	bl	8001fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = UI_LED1_Pin|CS_R_EN_Pin|CS_L_EN_Pin|MOTER_R_CWCCW_Pin 
 800445e:	f240 33c1 	movw	r3, #961	; 0x3c1
 8004462:	617b      	str	r3, [r7, #20]
                          |MOTER_L_CWCCW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004464:	2301      	movs	r3, #1
 8004466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004468:	2300      	movs	r3, #0
 800446a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800446c:	2300      	movs	r3, #0
 800446e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004470:	f107 0314 	add.w	r3, r7, #20
 8004474:	4619      	mov	r1, r3
 8004476:	480d      	ldr	r0, [pc, #52]	; (80044ac <MX_GPIO_Init+0x134>)
 8004478:	f7fd fd96 	bl	8001fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 800447c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004482:	2300      	movs	r3, #0
 8004484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004486:	2301      	movs	r3, #1
 8004488:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 800448a:	f107 0314 	add.w	r3, r7, #20
 800448e:	4619      	mov	r1, r3
 8004490:	4806      	ldr	r0, [pc, #24]	; (80044ac <MX_GPIO_Init+0x134>)
 8004492:	f7fd fd89 	bl	8001fa8 <HAL_GPIO_Init>

}
 8004496:	bf00      	nop
 8004498:	3728      	adds	r7, #40	; 0x28
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	40023800 	.word	0x40023800
 80044a4:	40020800 	.word	0x40020800
 80044a8:	40020000 	.word	0x40020000
 80044ac:	40020400 	.word	0x40020400

080044b0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b086      	sub	sp, #24
 80044b4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80044b6:	f7fc fca1 	bl	8000dfc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80044ba:	f000 f88f 	bl	80045dc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80044be:	f7ff ff5b 	bl	8004378 <MX_GPIO_Init>
	MX_DMA_Init();
 80044c2:	f7ff ff39 	bl	8004338 <MX_DMA_Init>
	MX_ADC1_Init();
 80044c6:	f7ff fdaf 	bl	8004028 <MX_ADC1_Init>
	MX_SPI2_Init();
 80044ca:	f000 f94b 	bl	8004764 <MX_SPI2_Init>
	MX_SPI3_Init();
 80044ce:	f000 f97f 	bl	80047d0 <MX_SPI3_Init>
	MX_TIM2_Init();
 80044d2:	f000 fb77 	bl	8004bc4 <MX_TIM2_Init>
	MX_TIM3_Init();
 80044d6:	f000 fbd7 	bl	8004c88 <MX_TIM3_Init>
	MX_TIM6_Init();
 80044da:	f000 fc2f 	bl	8004d3c <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim6);
 80044de:	4836      	ldr	r0, [pc, #216]	; (80045b8 <main+0x108>)
 80044e0:	f7fe fdfd 	bl	80030de <HAL_TIM_Base_Start_IT>
	SEGGER_RTT_Init();
 80044e4:	f7ff fd9a 	bl	800401c <SEGGER_RTT_Init>
	SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80044e8:	2300      	movs	r3, #0
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	2300      	movs	r3, #0
 80044ee:	2200      	movs	r2, #0
 80044f0:	2100      	movs	r1, #0
 80044f2:	2000      	movs	r0, #0
 80044f4:	f7ff fd28 	bl	8003f48 <SEGGER_RTT_ConfigUpBuffer>
	printf("\x1b[0m");
 80044f8:	4830      	ldr	r0, [pc, #192]	; (80045bc <main+0x10c>)
 80044fa:	f000 fe05 	bl	8005108 <iprintf>
	init_walldata();
 80044fe:	f000 fd87 	bl	8005010 <init_walldata>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, SET);
 8004502:	2201      	movs	r2, #1
 8004504:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004508:	482d      	ldr	r0, [pc, #180]	; (80045c0 <main+0x110>)
 800450a:	f7fd fef7 	bl	80022fc <HAL_GPIO_WritePin>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	int i = -1, j;
 800450e:	f04f 33ff 	mov.w	r3, #4294967295
 8004512:	60fb      	str	r3, [r7, #12]
	uint8_t test=1;
 8004514:	2301      	movs	r3, #1
 8004516:	71fb      	strb	r3, [r7, #7]
//	float pi = 3.14;

//	walldata.real.column[1]++;

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)g_ADCBuffer,
 8004518:	2205      	movs	r2, #5
 800451a:	492a      	ldr	r1, [pc, #168]	; (80045c4 <main+0x114>)
 800451c:	482a      	ldr	r0, [pc, #168]	; (80045c8 <main+0x118>)
 800451e:	f7fc fd23 	bl	8000f68 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));

	for (i = 0; i < 17; i++) {
 8004522:	2300      	movs	r3, #0
 8004524:	60fb      	str	r3, [r7, #12]
 8004526:	e01b      	b.n	8004560 <main+0xb0>
		for (j = 0; j < 17; j++) {
 8004528:	2300      	movs	r3, #0
 800452a:	60bb      	str	r3, [r7, #8]
 800452c:	e012      	b.n	8004554 <main+0xa4>
			step_map[i][j] = i + j * 16;
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	b29b      	uxth	r3, r3
 8004532:	011b      	lsls	r3, r3, #4
 8004534:	b29a      	uxth	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	b29b      	uxth	r3, r3
 800453a:	4413      	add	r3, r2
 800453c:	b298      	uxth	r0, r3
 800453e:	4923      	ldr	r1, [pc, #140]	; (80045cc <main+0x11c>)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	011a      	lsls	r2, r3, #4
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	4413      	add	r3, r2
 8004548:	4602      	mov	r2, r0
 800454a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (j = 0; j < 17; j++) {
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	3301      	adds	r3, #1
 8004552:	60bb      	str	r3, [r7, #8]
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b10      	cmp	r3, #16
 8004558:	dde9      	ble.n	800452e <main+0x7e>
	for (i = 0; i < 17; i++) {
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	3301      	adds	r3, #1
 800455e:	60fb      	str	r3, [r7, #12]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2b10      	cmp	r3, #16
 8004564:	dde0      	ble.n	8004528 <main+0x78>
		}
	}
//	output_Walldata(REAL);
	while (1) {
		if (HAL_GPIO_ReadPin(SWITCH_GPIO_Port, SWITCH_Pin) == 0) {
 8004566:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800456a:	4819      	ldr	r0, [pc, #100]	; (80045d0 <main+0x120>)
 800456c:	f7fd feae 	bl	80022cc <HAL_GPIO_ReadPin>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d119      	bne.n	80045aa <main+0xfa>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8004576:	2104      	movs	r1, #4
 8004578:	4816      	ldr	r0, [pc, #88]	; (80045d4 <main+0x124>)
 800457a:	f7fe fdff 	bl	800317c <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, 1);
 800457e:	2201      	movs	r2, #1
 8004580:	2110      	movs	r1, #16
 8004582:	480f      	ldr	r0, [pc, #60]	; (80045c0 <main+0x110>)
 8004584:	f7fd feba 	bl	80022fc <HAL_GPIO_WritePin>
			chattering();
 8004588:	f000 f89a 	bl	80046c0 <chattering>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 800458c:	2104      	movs	r1, #4
 800458e:	4811      	ldr	r0, [pc, #68]	; (80045d4 <main+0x124>)
 8004590:	f7fe fe32 	bl	80031f8 <HAL_TIM_PWM_Stop>

			test=read_spi(WHO_AM_I);
 8004594:	2000      	movs	r0, #0
 8004596:	f000 f8b9 	bl	800470c <read_spi>
 800459a:	4603      	mov	r3, r0
 800459c:	71fb      	strb	r3, [r7, #7]
			printf("who_am_i=%X\n",test);
 800459e:	79fb      	ldrb	r3, [r7, #7]
 80045a0:	4619      	mov	r1, r3
 80045a2:	480d      	ldr	r0, [pc, #52]	; (80045d8 <main+0x128>)
 80045a4:	f000 fdb0 	bl	8005108 <iprintf>
 80045a8:	e7dd      	b.n	8004566 <main+0xb6>

		} else {
			HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, 0);
 80045aa:	2200      	movs	r2, #0
 80045ac:	2110      	movs	r1, #16
 80045ae:	4804      	ldr	r0, [pc, #16]	; (80045c0 <main+0x110>)
 80045b0:	f7fd fea4 	bl	80022fc <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(SWITCH_GPIO_Port, SWITCH_Pin) == 0) {
 80045b4:	e7d7      	b.n	8004566 <main+0xb6>
 80045b6:	bf00      	nop
 80045b8:	200006f0 	.word	0x200006f0
 80045bc:	08005fbc 	.word	0x08005fbc
 80045c0:	40020000 	.word	0x40020000
 80045c4:	20000a9c 	.word	0x20000a9c
 80045c8:	20000558 	.word	0x20000558
 80045cc:	20000844 	.word	0x20000844
 80045d0:	40020400 	.word	0x40020400
 80045d4:	200006b0 	.word	0x200006b0
 80045d8:	08005fc4 	.word	0x08005fc4

080045dc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80045dc:	b580      	push	{r7, lr}
 80045de:	b094      	sub	sp, #80	; 0x50
 80045e0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80045e2:	f107 031c 	add.w	r3, r7, #28
 80045e6:	2234      	movs	r2, #52	; 0x34
 80045e8:	2100      	movs	r1, #0
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fd83 	bl	80050f6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80045f0:	f107 0308 	add.w	r3, r7, #8
 80045f4:	2200      	movs	r2, #0
 80045f6:	601a      	str	r2, [r3, #0]
 80045f8:	605a      	str	r2, [r3, #4]
 80045fa:	609a      	str	r2, [r3, #8]
 80045fc:	60da      	str	r2, [r3, #12]
 80045fe:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8004600:	2300      	movs	r3, #0
 8004602:	607b      	str	r3, [r7, #4]
 8004604:	4b28      	ldr	r3, [pc, #160]	; (80046a8 <SystemClock_Config+0xcc>)
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	4a27      	ldr	r2, [pc, #156]	; (80046a8 <SystemClock_Config+0xcc>)
 800460a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800460e:	6413      	str	r3, [r2, #64]	; 0x40
 8004610:	4b25      	ldr	r3, [pc, #148]	; (80046a8 <SystemClock_Config+0xcc>)
 8004612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004618:	607b      	str	r3, [r7, #4]
 800461a:	687b      	ldr	r3, [r7, #4]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800461c:	2300      	movs	r3, #0
 800461e:	603b      	str	r3, [r7, #0]
 8004620:	4b22      	ldr	r3, [pc, #136]	; (80046ac <SystemClock_Config+0xd0>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a21      	ldr	r2, [pc, #132]	; (80046ac <SystemClock_Config+0xd0>)
 8004626:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800462a:	6013      	str	r3, [r2, #0]
 800462c:	4b1f      	ldr	r3, [pc, #124]	; (80046ac <SystemClock_Config+0xd0>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004634:	603b      	str	r3, [r7, #0]
 8004636:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004638:	2301      	movs	r3, #1
 800463a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800463c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004640:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004642:	2302      	movs	r3, #2
 8004644:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004646:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800464a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 8;
 800464c:	2308      	movs	r3, #8
 800464e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 100;
 8004650:	2364      	movs	r3, #100	; 0x64
 8004652:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004654:	2302      	movs	r3, #2
 8004656:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8004658:	2302      	movs	r3, #2
 800465a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800465c:	2302      	movs	r3, #2
 800465e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004660:	f107 031c 	add.w	r3, r7, #28
 8004664:	4618      	mov	r0, r3
 8004666:	f7fe f81b 	bl	80026a0 <HAL_RCC_OscConfig>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <SystemClock_Config+0x98>
		Error_Handler();
 8004670:	f000 f81e 	bl	80046b0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004674:	230f      	movs	r3, #15
 8004676:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004678:	2302      	movs	r3, #2
 800467a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800467c:	2300      	movs	r3, #0
 800467e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004680:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004684:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004686:	2300      	movs	r3, #0
 8004688:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 800468a:	f107 0308 	add.w	r3, r7, #8
 800468e:	2103      	movs	r1, #3
 8004690:	4618      	mov	r0, r3
 8004692:	f7fd fe4d 	bl	8002330 <HAL_RCC_ClockConfig>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <SystemClock_Config+0xc4>
		Error_Handler();
 800469c:	f000 f808 	bl	80046b0 <Error_Handler>
	}
}
 80046a0:	bf00      	nop
 80046a2:	3750      	adds	r7, #80	; 0x50
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	40023800 	.word	0x40023800
 80046ac:	40007000 	.word	0x40007000

080046b0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80046b4:	bf00      	nop
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
	...

080046c0 <chattering>:
#include "spi.h"

#define CHATT 10000
#define SECTOR_BASE_ADRR 0x08160000ul

void chattering(void) {
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
	int i = 0;
 80046c6:	2300      	movs	r3, #0
 80046c8:	607b      	str	r3, [r7, #4]
	while (i < CHATT) {
 80046ca:	e002      	b.n	80046d2 <chattering+0x12>
		i++;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3301      	adds	r3, #1
 80046d0:	607b      	str	r3, [r7, #4]
	while (i < CHATT) {
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f242 720f 	movw	r2, #9999	; 0x270f
 80046d8:	4293      	cmp	r3, r2
 80046da:	ddf7      	ble.n	80046cc <chattering+0xc>
	}
	while (HAL_GPIO_ReadPin(SWITCH_GPIO_Port, SWITCH_Pin) == 0) {
 80046dc:	bf00      	nop
 80046de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80046e2:	4809      	ldr	r0, [pc, #36]	; (8004708 <chattering+0x48>)
 80046e4:	f7fd fdf2 	bl	80022cc <HAL_GPIO_ReadPin>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0f7      	beq.n	80046de <chattering+0x1e>
	}
	while (i < CHATT) {
 80046ee:	e002      	b.n	80046f6 <chattering+0x36>
		i++;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	3301      	adds	r3, #1
 80046f4:	607b      	str	r3, [r7, #4]
	while (i < CHATT) {
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f242 720f 	movw	r2, #9999	; 0x270f
 80046fc:	4293      	cmp	r3, r2
 80046fe:	ddf7      	ble.n	80046f0 <chattering+0x30>
	}
}
 8004700:	bf00      	nop
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40020400 	.word	0x40020400

0800470c <read_spi>:
}

void read_all_walldata(void) {
	read_flash(SECTOR_BASE_ADRR, (uint8_t*) &walldata, sizeof(walldata));
}
uint8_t read_spi(uint8_t addr) { //addrのデータを読み取る
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af02      	add	r7, sp, #8
 8004712:	4603      	mov	r3, r0
 8004714:	71fb      	strb	r3, [r7, #7]
	uint8_t data_tx[2], data_rx[2];
	data_tx[0] = (0x80 | addr); //readのMSB(1)とアドレス
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800471c:	b2db      	uxtb	r3, r3
 800471e:	733b      	strb	r3, [r7, #12]
	data_tx[1] = 0x00; //dummy
 8004720:	2300      	movs	r3, #0
 8004722:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 8004724:	2200      	movs	r2, #0
 8004726:	f44f 7180 	mov.w	r1, #256	; 0x100
 800472a:	480c      	ldr	r0, [pc, #48]	; (800475c <read_spi+0x50>)
 800472c:	f7fd fde6 	bl	80022fc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, data_tx, data_rx, 2, 1);
 8004730:	f107 0208 	add.w	r2, r7, #8
 8004734:	f107 010c 	add.w	r1, r7, #12
 8004738:	2301      	movs	r3, #1
 800473a:	9300      	str	r3, [sp, #0]
 800473c:	2302      	movs	r3, #2
 800473e:	4808      	ldr	r0, [pc, #32]	; (8004760 <read_spi+0x54>)
 8004740:	f7fe fa54 	bl	8002bec <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 8004744:	2201      	movs	r2, #1
 8004746:	f44f 7180 	mov.w	r1, #256	; 0x100
 800474a:	4804      	ldr	r0, [pc, #16]	; (800475c <read_spi+0x50>)
 800474c:	f7fd fdd6 	bl	80022fc <HAL_GPIO_WritePin>

	return data_rx[1];
 8004750:	7a7b      	ldrb	r3, [r7, #9]
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	40020000 	.word	0x40020000
 8004760:	20000600 	.word	0x20000600

08004764 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8004768:	4b17      	ldr	r3, [pc, #92]	; (80047c8 <MX_SPI2_Init+0x64>)
 800476a:	4a18      	ldr	r2, [pc, #96]	; (80047cc <MX_SPI2_Init+0x68>)
 800476c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800476e:	4b16      	ldr	r3, [pc, #88]	; (80047c8 <MX_SPI2_Init+0x64>)
 8004770:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004774:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004776:	4b14      	ldr	r3, [pc, #80]	; (80047c8 <MX_SPI2_Init+0x64>)
 8004778:	2200      	movs	r2, #0
 800477a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800477c:	4b12      	ldr	r3, [pc, #72]	; (80047c8 <MX_SPI2_Init+0x64>)
 800477e:	2200      	movs	r2, #0
 8004780:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004782:	4b11      	ldr	r3, [pc, #68]	; (80047c8 <MX_SPI2_Init+0x64>)
 8004784:	2202      	movs	r2, #2
 8004786:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004788:	4b0f      	ldr	r3, [pc, #60]	; (80047c8 <MX_SPI2_Init+0x64>)
 800478a:	2201      	movs	r2, #1
 800478c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800478e:	4b0e      	ldr	r3, [pc, #56]	; (80047c8 <MX_SPI2_Init+0x64>)
 8004790:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004794:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004796:	4b0c      	ldr	r3, [pc, #48]	; (80047c8 <MX_SPI2_Init+0x64>)
 8004798:	2218      	movs	r2, #24
 800479a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800479c:	4b0a      	ldr	r3, [pc, #40]	; (80047c8 <MX_SPI2_Init+0x64>)
 800479e:	2200      	movs	r2, #0
 80047a0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80047a2:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <MX_SPI2_Init+0x64>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047a8:	4b07      	ldr	r3, [pc, #28]	; (80047c8 <MX_SPI2_Init+0x64>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80047ae:	4b06      	ldr	r3, [pc, #24]	; (80047c8 <MX_SPI2_Init+0x64>)
 80047b0:	220a      	movs	r2, #10
 80047b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80047b4:	4804      	ldr	r0, [pc, #16]	; (80047c8 <MX_SPI2_Init+0x64>)
 80047b6:	f7fe f9b5 	bl	8002b24 <HAL_SPI_Init>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80047c0:	f7ff ff76 	bl	80046b0 <Error_Handler>
  }

}
 80047c4:	bf00      	nop
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	20000600 	.word	0x20000600
 80047cc:	40003800 	.word	0x40003800

080047d0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80047d4:	4b17      	ldr	r3, [pc, #92]	; (8004834 <MX_SPI3_Init+0x64>)
 80047d6:	4a18      	ldr	r2, [pc, #96]	; (8004838 <MX_SPI3_Init+0x68>)
 80047d8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80047da:	4b16      	ldr	r3, [pc, #88]	; (8004834 <MX_SPI3_Init+0x64>)
 80047dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80047e0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80047e2:	4b14      	ldr	r3, [pc, #80]	; (8004834 <MX_SPI3_Init+0x64>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80047e8:	4b12      	ldr	r3, [pc, #72]	; (8004834 <MX_SPI3_Init+0x64>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80047ee:	4b11      	ldr	r3, [pc, #68]	; (8004834 <MX_SPI3_Init+0x64>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80047f4:	4b0f      	ldr	r3, [pc, #60]	; (8004834 <MX_SPI3_Init+0x64>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80047fa:	4b0e      	ldr	r3, [pc, #56]	; (8004834 <MX_SPI3_Init+0x64>)
 80047fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004800:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004802:	4b0c      	ldr	r3, [pc, #48]	; (8004834 <MX_SPI3_Init+0x64>)
 8004804:	2200      	movs	r2, #0
 8004806:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004808:	4b0a      	ldr	r3, [pc, #40]	; (8004834 <MX_SPI3_Init+0x64>)
 800480a:	2200      	movs	r2, #0
 800480c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800480e:	4b09      	ldr	r3, [pc, #36]	; (8004834 <MX_SPI3_Init+0x64>)
 8004810:	2200      	movs	r2, #0
 8004812:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004814:	4b07      	ldr	r3, [pc, #28]	; (8004834 <MX_SPI3_Init+0x64>)
 8004816:	2200      	movs	r2, #0
 8004818:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800481a:	4b06      	ldr	r3, [pc, #24]	; (8004834 <MX_SPI3_Init+0x64>)
 800481c:	220a      	movs	r2, #10
 800481e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004820:	4804      	ldr	r0, [pc, #16]	; (8004834 <MX_SPI3_Init+0x64>)
 8004822:	f7fe f97f 	bl	8002b24 <HAL_SPI_Init>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d001      	beq.n	8004830 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800482c:	f7ff ff40 	bl	80046b0 <Error_Handler>
  }

}
 8004830:	bf00      	nop
 8004832:	bd80      	pop	{r7, pc}
 8004834:	20000658 	.word	0x20000658
 8004838:	40003c00 	.word	0x40003c00

0800483c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08c      	sub	sp, #48	; 0x30
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004844:	f107 031c 	add.w	r3, r7, #28
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	605a      	str	r2, [r3, #4]
 800484e:	609a      	str	r2, [r3, #8]
 8004850:	60da      	str	r2, [r3, #12]
 8004852:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a3b      	ldr	r2, [pc, #236]	; (8004948 <HAL_SPI_MspInit+0x10c>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d12d      	bne.n	80048ba <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800485e:	2300      	movs	r3, #0
 8004860:	61bb      	str	r3, [r7, #24]
 8004862:	4b3a      	ldr	r3, [pc, #232]	; (800494c <HAL_SPI_MspInit+0x110>)
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	4a39      	ldr	r2, [pc, #228]	; (800494c <HAL_SPI_MspInit+0x110>)
 8004868:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800486c:	6413      	str	r3, [r2, #64]	; 0x40
 800486e:	4b37      	ldr	r3, [pc, #220]	; (800494c <HAL_SPI_MspInit+0x110>)
 8004870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004872:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004876:	61bb      	str	r3, [r7, #24]
 8004878:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800487a:	2300      	movs	r3, #0
 800487c:	617b      	str	r3, [r7, #20]
 800487e:	4b33      	ldr	r3, [pc, #204]	; (800494c <HAL_SPI_MspInit+0x110>)
 8004880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004882:	4a32      	ldr	r2, [pc, #200]	; (800494c <HAL_SPI_MspInit+0x110>)
 8004884:	f043 0302 	orr.w	r3, r3, #2
 8004888:	6313      	str	r3, [r2, #48]	; 0x30
 800488a:	4b30      	ldr	r3, [pc, #192]	; (800494c <HAL_SPI_MspInit+0x110>)
 800488c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488e:	f003 0302 	and.w	r3, r3, #2
 8004892:	617b      	str	r3, [r7, #20]
 8004894:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = SCLK_GY_Pin|MISO_GY_Pin|MOSI_GY_Pin;
 8004896:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 800489a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800489c:	2302      	movs	r3, #2
 800489e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a0:	2300      	movs	r3, #0
 80048a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048a4:	2303      	movs	r3, #3
 80048a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80048a8:	2305      	movs	r3, #5
 80048aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ac:	f107 031c 	add.w	r3, r7, #28
 80048b0:	4619      	mov	r1, r3
 80048b2:	4827      	ldr	r0, [pc, #156]	; (8004950 <HAL_SPI_MspInit+0x114>)
 80048b4:	f7fd fb78 	bl	8001fa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80048b8:	e041      	b.n	800493e <HAL_SPI_MspInit+0x102>
  else if(spiHandle->Instance==SPI3)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a25      	ldr	r2, [pc, #148]	; (8004954 <HAL_SPI_MspInit+0x118>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d13c      	bne.n	800493e <HAL_SPI_MspInit+0x102>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80048c4:	2300      	movs	r3, #0
 80048c6:	613b      	str	r3, [r7, #16]
 80048c8:	4b20      	ldr	r3, [pc, #128]	; (800494c <HAL_SPI_MspInit+0x110>)
 80048ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048cc:	4a1f      	ldr	r2, [pc, #124]	; (800494c <HAL_SPI_MspInit+0x110>)
 80048ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048d2:	6413      	str	r3, [r2, #64]	; 0x40
 80048d4:	4b1d      	ldr	r3, [pc, #116]	; (800494c <HAL_SPI_MspInit+0x110>)
 80048d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048dc:	613b      	str	r3, [r7, #16]
 80048de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048e0:	2300      	movs	r3, #0
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	4b19      	ldr	r3, [pc, #100]	; (800494c <HAL_SPI_MspInit+0x110>)
 80048e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e8:	4a18      	ldr	r2, [pc, #96]	; (800494c <HAL_SPI_MspInit+0x110>)
 80048ea:	f043 0302 	orr.w	r3, r3, #2
 80048ee:	6313      	str	r3, [r2, #48]	; 0x30
 80048f0:	4b16      	ldr	r3, [pc, #88]	; (800494c <HAL_SPI_MspInit+0x110>)
 80048f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	60fb      	str	r3, [r7, #12]
 80048fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SCLK_EN_Pin;
 80048fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004902:	2302      	movs	r3, #2
 8004904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004906:	2300      	movs	r3, #0
 8004908:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800490a:	2303      	movs	r3, #3
 800490c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800490e:	2307      	movs	r3, #7
 8004910:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SCLK_EN_GPIO_Port, &GPIO_InitStruct);
 8004912:	f107 031c 	add.w	r3, r7, #28
 8004916:	4619      	mov	r1, r3
 8004918:	480d      	ldr	r0, [pc, #52]	; (8004950 <HAL_SPI_MspInit+0x114>)
 800491a:	f7fd fb45 	bl	8001fa8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISO_EN_Pin|MOSI_EN_Pin;
 800491e:	2330      	movs	r3, #48	; 0x30
 8004920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004922:	2302      	movs	r3, #2
 8004924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004926:	2300      	movs	r3, #0
 8004928:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800492a:	2303      	movs	r3, #3
 800492c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800492e:	2306      	movs	r3, #6
 8004930:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004932:	f107 031c 	add.w	r3, r7, #28
 8004936:	4619      	mov	r1, r3
 8004938:	4805      	ldr	r0, [pc, #20]	; (8004950 <HAL_SPI_MspInit+0x114>)
 800493a:	f7fd fb35 	bl	8001fa8 <HAL_GPIO_Init>
}
 800493e:	bf00      	nop
 8004940:	3730      	adds	r7, #48	; 0x30
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40003800 	.word	0x40003800
 800494c:	40023800 	.word	0x40023800
 8004950:	40020400 	.word	0x40020400
 8004954:	40003c00 	.word	0x40003c00

08004958 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800495e:	2300      	movs	r3, #0
 8004960:	607b      	str	r3, [r7, #4]
 8004962:	4b10      	ldr	r3, [pc, #64]	; (80049a4 <HAL_MspInit+0x4c>)
 8004964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004966:	4a0f      	ldr	r2, [pc, #60]	; (80049a4 <HAL_MspInit+0x4c>)
 8004968:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800496c:	6453      	str	r3, [r2, #68]	; 0x44
 800496e:	4b0d      	ldr	r3, [pc, #52]	; (80049a4 <HAL_MspInit+0x4c>)
 8004970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004972:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004976:	607b      	str	r3, [r7, #4]
 8004978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800497a:	2300      	movs	r3, #0
 800497c:	603b      	str	r3, [r7, #0]
 800497e:	4b09      	ldr	r3, [pc, #36]	; (80049a4 <HAL_MspInit+0x4c>)
 8004980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004982:	4a08      	ldr	r2, [pc, #32]	; (80049a4 <HAL_MspInit+0x4c>)
 8004984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004988:	6413      	str	r3, [r2, #64]	; 0x40
 800498a:	4b06      	ldr	r3, [pc, #24]	; (80049a4 <HAL_MspInit+0x4c>)
 800498c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004992:	603b      	str	r3, [r7, #0]
 8004994:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004996:	bf00      	nop
 8004998:	370c      	adds	r7, #12
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	40023800 	.word	0x40023800

080049a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80049ac:	bf00      	nop
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr

080049b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049b6:	b480      	push	{r7}
 80049b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049ba:	e7fe      	b.n	80049ba <HardFault_Handler+0x4>

080049bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80049c0:	e7fe      	b.n	80049c0 <MemManage_Handler+0x4>

080049c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049c2:	b480      	push	{r7}
 80049c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80049c6:	e7fe      	b.n	80049c6 <BusFault_Handler+0x4>

080049c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80049cc:	e7fe      	b.n	80049cc <UsageFault_Handler+0x4>

080049ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80049ce:	b480      	push	{r7}
 80049d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80049d2:	bf00      	nop
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80049e0:	bf00      	nop
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr

080049ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049ea:	b480      	push	{r7}
 80049ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049ee:	bf00      	nop
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049fc:	f7fc fa50 	bl	8000ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a00:	bf00      	nop
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004a08:	4805      	ldr	r0, [pc, #20]	; (8004a20 <TIM6_DAC_IRQHandler+0x1c>)
 8004a0a:	f7fe fc4d 	bl	80032a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  g_test++;
 8004a0e:	4b05      	ldr	r3, [pc, #20]	; (8004a24 <TIM6_DAC_IRQHandler+0x20>)
 8004a10:	881b      	ldrh	r3, [r3, #0]
 8004a12:	3301      	adds	r3, #1
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	4b03      	ldr	r3, [pc, #12]	; (8004a24 <TIM6_DAC_IRQHandler+0x20>)
 8004a18:	801a      	strh	r2, [r3, #0]

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004a1a:	bf00      	nop
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	200006f0 	.word	0x200006f0
 8004a24:	200004a0 	.word	0x200004a0

08004a28 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004a2c:	4802      	ldr	r0, [pc, #8]	; (8004a38 <DMA2_Stream0_IRQHandler+0x10>)
 8004a2e:	f7fd f853 	bl	8001ad8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004a32:	bf00      	nop
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	200005a0 	.word	0x200005a0

08004a3c <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004a48:	2300      	movs	r3, #0
 8004a4a:	617b      	str	r3, [r7, #20]
 8004a4c:	e00a      	b.n	8004a64 <_read+0x28>
		*ptr++ = __io_getchar();
 8004a4e:	f3af 8000 	nop.w
 8004a52:	4601      	mov	r1, r0
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	1c5a      	adds	r2, r3, #1
 8004a58:	60ba      	str	r2, [r7, #8]
 8004a5a:	b2ca      	uxtb	r2, r1
 8004a5c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	3301      	adds	r3, #1
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	dbf0      	blt.n	8004a4e <_read+0x12>
	}

	return len;
 8004a6c:	687b      	ldr	r3, [r7, #4]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3718      	adds	r7, #24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b084      	sub	sp, #16
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	607a      	str	r2, [r7, #4]
//		__io_putchar(*ptr++);
//	}
//	return len;

	(void) file; /* Not used, avoid warning */
	SEGGER_RTT_Write(0, ptr, len);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	461a      	mov	r2, r3
 8004a86:	68b9      	ldr	r1, [r7, #8]
 8004a88:	2000      	movs	r0, #0
 8004a8a:	f7ff fa39 	bl	8003f00 <SEGGER_RTT_Write>
	return len;
 8004a8e:	687b      	ldr	r3, [r7, #4]
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <_close>:

int _close(int file) {
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
	return -1;
 8004aa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <_fstat>:

int _fstat(int file, struct stat *st) {
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ac0:	605a      	str	r2, [r3, #4]
	return 0;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <_isatty>:

int _isatty(int file) {
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
	return 1;
 8004ad8:	2301      	movs	r3, #1
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8004ae6:	b480      	push	{r7}
 8004ae8:	b085      	sub	sp, #20
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	60f8      	str	r0, [r7, #12]
 8004aee:	60b9      	str	r1, [r7, #8]
 8004af0:	607a      	str	r2, [r7, #4]
	return 0;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3714      	adds	r7, #20
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr

08004b00 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004b08:	4b11      	ldr	r3, [pc, #68]	; (8004b50 <_sbrk+0x50>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d102      	bne.n	8004b16 <_sbrk+0x16>
		heap_end = &end;
 8004b10:	4b0f      	ldr	r3, [pc, #60]	; (8004b50 <_sbrk+0x50>)
 8004b12:	4a10      	ldr	r2, [pc, #64]	; (8004b54 <_sbrk+0x54>)
 8004b14:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004b16:	4b0e      	ldr	r3, [pc, #56]	; (8004b50 <_sbrk+0x50>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004b1c:	4b0c      	ldr	r3, [pc, #48]	; (8004b50 <_sbrk+0x50>)
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4413      	add	r3, r2
 8004b24:	466a      	mov	r2, sp
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d907      	bls.n	8004b3a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004b2a:	f000 faaf 	bl	800508c <__errno>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	230c      	movs	r3, #12
 8004b32:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004b34:	f04f 33ff 	mov.w	r3, #4294967295
 8004b38:	e006      	b.n	8004b48 <_sbrk+0x48>
	}

	heap_end += incr;
 8004b3a:	4b05      	ldr	r3, [pc, #20]	; (8004b50 <_sbrk+0x50>)
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4413      	add	r3, r2
 8004b42:	4a03      	ldr	r2, [pc, #12]	; (8004b50 <_sbrk+0x50>)
 8004b44:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004b46:	68fb      	ldr	r3, [r7, #12]
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3710      	adds	r7, #16
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	2000049c 	.word	0x2000049c
 8004b54:	20000ae8 	.word	0x20000ae8

08004b58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b5c:	4b16      	ldr	r3, [pc, #88]	; (8004bb8 <SystemInit+0x60>)
 8004b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b62:	4a15      	ldr	r2, [pc, #84]	; (8004bb8 <SystemInit+0x60>)
 8004b64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004b6c:	4b13      	ldr	r3, [pc, #76]	; (8004bbc <SystemInit+0x64>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a12      	ldr	r2, [pc, #72]	; (8004bbc <SystemInit+0x64>)
 8004b72:	f043 0301 	orr.w	r3, r3, #1
 8004b76:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004b78:	4b10      	ldr	r3, [pc, #64]	; (8004bbc <SystemInit+0x64>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004b7e:	4b0f      	ldr	r3, [pc, #60]	; (8004bbc <SystemInit+0x64>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a0e      	ldr	r2, [pc, #56]	; (8004bbc <SystemInit+0x64>)
 8004b84:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004b88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b8c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004b8e:	4b0b      	ldr	r3, [pc, #44]	; (8004bbc <SystemInit+0x64>)
 8004b90:	4a0b      	ldr	r2, [pc, #44]	; (8004bc0 <SystemInit+0x68>)
 8004b92:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004b94:	4b09      	ldr	r3, [pc, #36]	; (8004bbc <SystemInit+0x64>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a08      	ldr	r2, [pc, #32]	; (8004bbc <SystemInit+0x64>)
 8004b9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b9e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004ba0:	4b06      	ldr	r3, [pc, #24]	; (8004bbc <SystemInit+0x64>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004ba6:	4b04      	ldr	r3, [pc, #16]	; (8004bb8 <SystemInit+0x60>)
 8004ba8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004bac:	609a      	str	r2, [r3, #8]
#endif
}
 8004bae:	bf00      	nop
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr
 8004bb8:	e000ed00 	.word	0xe000ed00
 8004bbc:	40023800 	.word	0x40023800
 8004bc0:	24003010 	.word	0x24003010

08004bc4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08a      	sub	sp, #40	; 0x28
 8004bc8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bca:	f107 0320 	add.w	r3, r7, #32
 8004bce:	2200      	movs	r2, #0
 8004bd0:	601a      	str	r2, [r3, #0]
 8004bd2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004bd4:	1d3b      	adds	r3, r7, #4
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	601a      	str	r2, [r3, #0]
 8004bda:	605a      	str	r2, [r3, #4]
 8004bdc:	609a      	str	r2, [r3, #8]
 8004bde:	60da      	str	r2, [r3, #12]
 8004be0:	611a      	str	r2, [r3, #16]
 8004be2:	615a      	str	r2, [r3, #20]
 8004be4:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8004be6:	4b27      	ldr	r3, [pc, #156]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004be8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004bec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004bee:	4b25      	ldr	r3, [pc, #148]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bf4:	4b23      	ldr	r3, [pc, #140]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8004bfa:	4b22      	ldr	r3, [pc, #136]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c00:	4b20      	ldr	r3, [pc, #128]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c06:	4b1f      	ldr	r3, [pc, #124]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004c0c:	481d      	ldr	r0, [pc, #116]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004c0e:	f7fe fa8a 	bl	8003126 <HAL_TIM_PWM_Init>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d001      	beq.n	8004c1c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8004c18:	f7ff fd4a 	bl	80046b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c20:	2300      	movs	r3, #0
 8004c22:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004c24:	f107 0320 	add.w	r3, r7, #32
 8004c28:	4619      	mov	r1, r3
 8004c2a:	4816      	ldr	r0, [pc, #88]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004c2c:	f7fe ffb1 	bl	8003b92 <HAL_TIMEx_MasterConfigSynchronization>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8004c36:	f7ff fd3b 	bl	80046b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004c3a:	2360      	movs	r3, #96	; 0x60
 8004c3c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004c42:	2300      	movs	r3, #0
 8004c44:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004c46:	2300      	movs	r3, #0
 8004c48:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004c4a:	1d3b      	adds	r3, r7, #4
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	4619      	mov	r1, r3
 8004c50:	480c      	ldr	r0, [pc, #48]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004c52:	f7fe fc31 	bl	80034b8 <HAL_TIM_PWM_ConfigChannel>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004c5c:	f7ff fd28 	bl	80046b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004c60:	1d3b      	adds	r3, r7, #4
 8004c62:	2204      	movs	r2, #4
 8004c64:	4619      	mov	r1, r3
 8004c66:	4807      	ldr	r0, [pc, #28]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004c68:	f7fe fc26 	bl	80034b8 <HAL_TIM_PWM_ConfigChannel>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8004c72:	f7ff fd1d 	bl	80046b0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8004c76:	4803      	ldr	r0, [pc, #12]	; (8004c84 <MX_TIM2_Init+0xc0>)
 8004c78:	f000 f8f4 	bl	8004e64 <HAL_TIM_MspPostInit>

}
 8004c7c:	bf00      	nop
 8004c7e:	3728      	adds	r7, #40	; 0x28
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	20000730 	.word	0x20000730

08004c88 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b08a      	sub	sp, #40	; 0x28
 8004c8c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c8e:	f107 0320 	add.w	r3, r7, #32
 8004c92:	2200      	movs	r2, #0
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c98:	1d3b      	adds	r3, r7, #4
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	601a      	str	r2, [r3, #0]
 8004c9e:	605a      	str	r2, [r3, #4]
 8004ca0:	609a      	str	r2, [r3, #8]
 8004ca2:	60da      	str	r2, [r3, #12]
 8004ca4:	611a      	str	r2, [r3, #16]
 8004ca6:	615a      	str	r2, [r3, #20]
 8004ca8:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8004caa:	4b22      	ldr	r3, [pc, #136]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004cac:	4a22      	ldr	r2, [pc, #136]	; (8004d38 <MX_TIM3_Init+0xb0>)
 8004cae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8004cb0:	4b20      	ldr	r3, [pc, #128]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004cb2:	2263      	movs	r2, #99	; 0x63
 8004cb4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cb6:	4b1f      	ldr	r3, [pc, #124]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3822-1;
 8004cbc:	4b1d      	ldr	r3, [pc, #116]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004cbe:	f640 62ed 	movw	r2, #3821	; 0xeed
 8004cc2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cc4:	4b1b      	ldr	r3, [pc, #108]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004cca:	4b1a      	ldr	r3, [pc, #104]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004ccc:	2280      	movs	r2, #128	; 0x80
 8004cce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004cd0:	4818      	ldr	r0, [pc, #96]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004cd2:	f7fe fa28 	bl	8003126 <HAL_TIM_PWM_Init>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d001      	beq.n	8004ce0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8004cdc:	f7ff fce8 	bl	80046b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004ce8:	f107 0320 	add.w	r3, r7, #32
 8004cec:	4619      	mov	r1, r3
 8004cee:	4811      	ldr	r0, [pc, #68]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004cf0:	f7fe ff4f 	bl	8003b92 <HAL_TIMEx_MasterConfigSynchronization>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8004cfa:	f7ff fcd9 	bl	80046b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004cfe:	2360      	movs	r3, #96	; 0x60
 8004d00:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1600;
 8004d02:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8004d06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004d10:	1d3b      	adds	r3, r7, #4
 8004d12:	2204      	movs	r2, #4
 8004d14:	4619      	mov	r1, r3
 8004d16:	4807      	ldr	r0, [pc, #28]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004d18:	f7fe fbce 	bl	80034b8 <HAL_TIM_PWM_ConfigChannel>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8004d22:	f7ff fcc5 	bl	80046b0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8004d26:	4803      	ldr	r0, [pc, #12]	; (8004d34 <MX_TIM3_Init+0xac>)
 8004d28:	f000 f89c 	bl	8004e64 <HAL_TIM_MspPostInit>

}
 8004d2c:	bf00      	nop
 8004d2e:	3728      	adds	r7, #40	; 0x28
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	200006b0 	.word	0x200006b0
 8004d38:	40000400 	.word	0x40000400

08004d3c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d42:	463b      	mov	r3, r7
 8004d44:	2200      	movs	r2, #0
 8004d46:	601a      	str	r2, [r3, #0]
 8004d48:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 8004d4a:	4b15      	ldr	r3, [pc, #84]	; (8004da0 <MX_TIM6_Init+0x64>)
 8004d4c:	4a15      	ldr	r2, [pc, #84]	; (8004da4 <MX_TIM6_Init+0x68>)
 8004d4e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 100-1;
 8004d50:	4b13      	ldr	r3, [pc, #76]	; (8004da0 <MX_TIM6_Init+0x64>)
 8004d52:	2263      	movs	r2, #99	; 0x63
 8004d54:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d56:	4b12      	ldr	r3, [pc, #72]	; (8004da0 <MX_TIM6_Init+0x64>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8004d5c:	4b10      	ldr	r3, [pc, #64]	; (8004da0 <MX_TIM6_Init+0x64>)
 8004d5e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004d62:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d64:	4b0e      	ldr	r3, [pc, #56]	; (8004da0 <MX_TIM6_Init+0x64>)
 8004d66:	2280      	movs	r2, #128	; 0x80
 8004d68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004d6a:	480d      	ldr	r0, [pc, #52]	; (8004da0 <MX_TIM6_Init+0x64>)
 8004d6c:	f7fe f98c 	bl	8003088 <HAL_TIM_Base_Init>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004d76:	f7ff fc9b 	bl	80046b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004d82:	463b      	mov	r3, r7
 8004d84:	4619      	mov	r1, r3
 8004d86:	4806      	ldr	r0, [pc, #24]	; (8004da0 <MX_TIM6_Init+0x64>)
 8004d88:	f7fe ff03 	bl	8003b92 <HAL_TIMEx_MasterConfigSynchronization>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d001      	beq.n	8004d96 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004d92:	f7ff fc8d 	bl	80046b0 <Error_Handler>
  }

}
 8004d96:	bf00      	nop
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	200006f0 	.word	0x200006f0
 8004da4:	40001000 	.word	0x40001000

08004da8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004db8:	d10e      	bne.n	8004dd8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004dba:	2300      	movs	r3, #0
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	4b13      	ldr	r3, [pc, #76]	; (8004e0c <HAL_TIM_PWM_MspInit+0x64>)
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc2:	4a12      	ldr	r2, [pc, #72]	; (8004e0c <HAL_TIM_PWM_MspInit+0x64>)
 8004dc4:	f043 0301 	orr.w	r3, r3, #1
 8004dc8:	6413      	str	r3, [r2, #64]	; 0x40
 8004dca:	4b10      	ldr	r3, [pc, #64]	; (8004e0c <HAL_TIM_PWM_MspInit+0x64>)
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	60fb      	str	r3, [r7, #12]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004dd6:	e012      	b.n	8004dfe <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM3)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a0c      	ldr	r2, [pc, #48]	; (8004e10 <HAL_TIM_PWM_MspInit+0x68>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d10d      	bne.n	8004dfe <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004de2:	2300      	movs	r3, #0
 8004de4:	60bb      	str	r3, [r7, #8]
 8004de6:	4b09      	ldr	r3, [pc, #36]	; (8004e0c <HAL_TIM_PWM_MspInit+0x64>)
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	4a08      	ldr	r2, [pc, #32]	; (8004e0c <HAL_TIM_PWM_MspInit+0x64>)
 8004dec:	f043 0302 	orr.w	r3, r3, #2
 8004df0:	6413      	str	r3, [r2, #64]	; 0x40
 8004df2:	4b06      	ldr	r3, [pc, #24]	; (8004e0c <HAL_TIM_PWM_MspInit+0x64>)
 8004df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	60bb      	str	r3, [r7, #8]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
}
 8004dfe:	bf00      	nop
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	40023800 	.word	0x40023800
 8004e10:	40000400 	.word	0x40000400

08004e14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a0e      	ldr	r2, [pc, #56]	; (8004e5c <HAL_TIM_Base_MspInit+0x48>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d115      	bne.n	8004e52 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004e26:	2300      	movs	r3, #0
 8004e28:	60fb      	str	r3, [r7, #12]
 8004e2a:	4b0d      	ldr	r3, [pc, #52]	; (8004e60 <HAL_TIM_Base_MspInit+0x4c>)
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2e:	4a0c      	ldr	r2, [pc, #48]	; (8004e60 <HAL_TIM_Base_MspInit+0x4c>)
 8004e30:	f043 0310 	orr.w	r3, r3, #16
 8004e34:	6413      	str	r3, [r2, #64]	; 0x40
 8004e36:	4b0a      	ldr	r3, [pc, #40]	; (8004e60 <HAL_TIM_Base_MspInit+0x4c>)
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	f003 0310 	and.w	r3, r3, #16
 8004e3e:	60fb      	str	r3, [r7, #12]
 8004e40:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004e42:	2200      	movs	r2, #0
 8004e44:	2100      	movs	r1, #0
 8004e46:	2036      	movs	r0, #54	; 0x36
 8004e48:	f7fc fd01 	bl	800184e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004e4c:	2036      	movs	r0, #54	; 0x36
 8004e4e:	f7fc fd1a 	bl	8001886 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8004e52:	bf00      	nop
 8004e54:	3710      	adds	r7, #16
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	40001000 	.word	0x40001000
 8004e60:	40023800 	.word	0x40023800

08004e64 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08a      	sub	sp, #40	; 0x28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e6c:	f107 0314 	add.w	r3, r7, #20
 8004e70:	2200      	movs	r2, #0
 8004e72:	601a      	str	r2, [r3, #0]
 8004e74:	605a      	str	r2, [r3, #4]
 8004e76:	609a      	str	r2, [r3, #8]
 8004e78:	60da      	str	r2, [r3, #12]
 8004e7a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e84:	d13d      	bne.n	8004f02 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e86:	2300      	movs	r3, #0
 8004e88:	613b      	str	r3, [r7, #16]
 8004e8a:	4b31      	ldr	r3, [pc, #196]	; (8004f50 <HAL_TIM_MspPostInit+0xec>)
 8004e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8e:	4a30      	ldr	r2, [pc, #192]	; (8004f50 <HAL_TIM_MspPostInit+0xec>)
 8004e90:	f043 0301 	orr.w	r3, r3, #1
 8004e94:	6313      	str	r3, [r2, #48]	; 0x30
 8004e96:	4b2e      	ldr	r3, [pc, #184]	; (8004f50 <HAL_TIM_MspPostInit+0xec>)
 8004e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	613b      	str	r3, [r7, #16]
 8004ea0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	60fb      	str	r3, [r7, #12]
 8004ea6:	4b2a      	ldr	r3, [pc, #168]	; (8004f50 <HAL_TIM_MspPostInit+0xec>)
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eaa:	4a29      	ldr	r2, [pc, #164]	; (8004f50 <HAL_TIM_MspPostInit+0xec>)
 8004eac:	f043 0302 	orr.w	r3, r3, #2
 8004eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8004eb2:	4b27      	ldr	r3, [pc, #156]	; (8004f50 <HAL_TIM_MspPostInit+0xec>)
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb6:	f003 0302 	and.w	r3, r3, #2
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = MOTER_R_PWM_Pin;
 8004ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ec2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ec4:	2302      	movs	r3, #2
 8004ec6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTER_R_PWM_GPIO_Port, &GPIO_InitStruct);
 8004ed4:	f107 0314 	add.w	r3, r7, #20
 8004ed8:	4619      	mov	r1, r3
 8004eda:	481e      	ldr	r0, [pc, #120]	; (8004f54 <HAL_TIM_MspPostInit+0xf0>)
 8004edc:	f7fd f864 	bl	8001fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTER_L_PWM_Pin;
 8004ee0:	2308      	movs	r3, #8
 8004ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eec:	2300      	movs	r3, #0
 8004eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTER_L_PWM_GPIO_Port, &GPIO_InitStruct);
 8004ef4:	f107 0314 	add.w	r3, r7, #20
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4817      	ldr	r0, [pc, #92]	; (8004f58 <HAL_TIM_MspPostInit+0xf4>)
 8004efc:	f7fd f854 	bl	8001fa8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004f00:	e022      	b.n	8004f48 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM3)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a15      	ldr	r2, [pc, #84]	; (8004f5c <HAL_TIM_MspPostInit+0xf8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d11d      	bne.n	8004f48 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60bb      	str	r3, [r7, #8]
 8004f10:	4b0f      	ldr	r3, [pc, #60]	; (8004f50 <HAL_TIM_MspPostInit+0xec>)
 8004f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f14:	4a0e      	ldr	r2, [pc, #56]	; (8004f50 <HAL_TIM_MspPostInit+0xec>)
 8004f16:	f043 0301 	orr.w	r3, r3, #1
 8004f1a:	6313      	str	r3, [r2, #48]	; 0x30
 8004f1c:	4b0c      	ldr	r3, [pc, #48]	; (8004f50 <HAL_TIM_MspPostInit+0xec>)
 8004f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	60bb      	str	r3, [r7, #8]
 8004f26:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Speaker_Pin;
 8004f28:	2380      	movs	r3, #128	; 0x80
 8004f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f30:	2300      	movs	r3, #0
 8004f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f34:	2300      	movs	r3, #0
 8004f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004f38:	2302      	movs	r3, #2
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Speaker_GPIO_Port, &GPIO_InitStruct);
 8004f3c:	f107 0314 	add.w	r3, r7, #20
 8004f40:	4619      	mov	r1, r3
 8004f42:	4804      	ldr	r0, [pc, #16]	; (8004f54 <HAL_TIM_MspPostInit+0xf0>)
 8004f44:	f7fd f830 	bl	8001fa8 <HAL_GPIO_Init>
}
 8004f48:	bf00      	nop
 8004f4a:	3728      	adds	r7, #40	; 0x28
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40023800 	.word	0x40023800
 8004f54:	40020000 	.word	0x40020000
 8004f58:	40020400 	.word	0x40020400
 8004f5c:	40000400 	.word	0x40000400

08004f60 <clear_Map>:
		}

	}
}

void clear_Map(singlewalldata_t *walldate) {
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for (i = 0; i < 16; i++) {
 8004f68:	2300      	movs	r3, #0
 8004f6a:	73fb      	strb	r3, [r7, #15]
 8004f6c:	e00e      	b.n	8004f8c <clear_Map+0x2c>
		walldate->column[i] = 0;
 8004f6e:	7bfb      	ldrb	r3, [r7, #15]
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	3310      	adds	r3, #16
 8004f74:	005b      	lsls	r3, r3, #1
 8004f76:	4413      	add	r3, r2
 8004f78:	2200      	movs	r2, #0
 8004f7a:	805a      	strh	r2, [r3, #2]
		walldate->row[i] = 0;
 8004f7c:	7bfa      	ldrb	r2, [r7, #15]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2100      	movs	r1, #0
 8004f82:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (i = 0; i < 16; i++) {
 8004f86:	7bfb      	ldrb	r3, [r7, #15]
 8004f88:	3301      	adds	r3, #1
 8004f8a:	73fb      	strb	r3, [r7, #15]
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
 8004f8e:	2b0f      	cmp	r3, #15
 8004f90:	d9ed      	bls.n	8004f6e <clear_Map+0xe>
	}
	walldate->column[0] = 0xffff;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f98:	845a      	strh	r2, [r3, #34]	; 0x22
	walldate->row[0] = 0xffff;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fa0:	801a      	strh	r2, [r3, #0]
	walldate->column[16] = 0xffff;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fa8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	walldate->row[16] = 0xffff;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fb2:	841a      	strh	r2, [r3, #32]
	walldate->column[1] = 0x0001;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	849a      	strh	r2, [r3, #36]	; 0x24
}
 8004fba:	bf00      	nop
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <clear_adachiMap>:

void clear_adachiMap(singlewalldata_t *walldate) {
 8004fc6:	b480      	push	{r7}
 8004fc8:	b085      	sub	sp, #20
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for (i = 0; i < 17; i++) {
 8004fce:	2300      	movs	r3, #0
 8004fd0:	73fb      	strb	r3, [r7, #15]
 8004fd2:	e014      	b.n	8004ffe <clear_adachiMap+0x38>
		walldate->column[i] = 0xffff;
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	3310      	adds	r3, #16
 8004fda:	005b      	lsls	r3, r3, #1
 8004fdc:	4413      	add	r3, r2
 8004fde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fe2:	805a      	strh	r2, [r3, #2]
		walldate->row[i] = 0xffff;
 8004fe4:	7bfa      	ldrb	r2, [r7, #15]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004fec:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		walldate->row[1] = 0xfffe;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004ff6:	805a      	strh	r2, [r3, #2]
	for (i = 0; i < 17; i++) {
 8004ff8:	7bfb      	ldrb	r3, [r7, #15]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	73fb      	strb	r3, [r7, #15]
 8004ffe:	7bfb      	ldrb	r3, [r7, #15]
 8005000:	2b10      	cmp	r3, #16
 8005002:	d9e7      	bls.n	8004fd4 <clear_adachiMap+0xe>
	}
}
 8005004:	bf00      	nop
 8005006:	3714      	adds	r7, #20
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <init_walldata>:

void init_walldata(void) {
 8005010:	b580      	push	{r7, lr}
 8005012:	af00      	add	r7, sp, #0
	clear_Map(&walldata.real);
 8005014:	4805      	ldr	r0, [pc, #20]	; (800502c <init_walldata+0x1c>)
 8005016:	f7ff ffa3 	bl	8004f60 <clear_Map>
	clear_Map(&walldata.checked);
 800501a:	4805      	ldr	r0, [pc, #20]	; (8005030 <init_walldata+0x20>)
 800501c:	f7ff ffa0 	bl	8004f60 <clear_Map>
	clear_adachiMap(&walldata.adachi);
 8005020:	4804      	ldr	r0, [pc, #16]	; (8005034 <init_walldata+0x24>)
 8005022:	f7ff ffd0 	bl	8004fc6 <clear_adachiMap>
}
 8005026:	bf00      	nop
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	20000770 	.word	0x20000770
 8005030:	200007b4 	.word	0x200007b4
 8005034:	200007f8 	.word	0x200007f8

08005038 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8005038:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005070 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800503c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800503e:	e003      	b.n	8005048 <LoopCopyDataInit>

08005040 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005040:	4b0c      	ldr	r3, [pc, #48]	; (8005074 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005042:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005044:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005046:	3104      	adds	r1, #4

08005048 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005048:	480b      	ldr	r0, [pc, #44]	; (8005078 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800504a:	4b0c      	ldr	r3, [pc, #48]	; (800507c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800504c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800504e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005050:	d3f6      	bcc.n	8005040 <CopyDataInit>
  ldr  r2, =_sbss
 8005052:	4a0b      	ldr	r2, [pc, #44]	; (8005080 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005054:	e002      	b.n	800505c <LoopFillZerobss>

08005056 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8005056:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005058:	f842 3b04 	str.w	r3, [r2], #4

0800505c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800505c:	4b09      	ldr	r3, [pc, #36]	; (8005084 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800505e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005060:	d3f9      	bcc.n	8005056 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005062:	f7ff fd79 	bl	8004b58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005066:	f000 f817 	bl	8005098 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800506a:	f7ff fa21 	bl	80044b0 <main>
  bx  lr    
 800506e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8005070:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8005074:	08006094 	.word	0x08006094
  ldr  r0, =_sdata
 8005078:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800507c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8005080:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8005084:	20000ae4 	.word	0x20000ae4

08005088 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005088:	e7fe      	b.n	8005088 <ADC_IRQHandler>
	...

0800508c <__errno>:
 800508c:	4b01      	ldr	r3, [pc, #4]	; (8005094 <__errno+0x8>)
 800508e:	6818      	ldr	r0, [r3, #0]
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	2000000c 	.word	0x2000000c

08005098 <__libc_init_array>:
 8005098:	b570      	push	{r4, r5, r6, lr}
 800509a:	4e0d      	ldr	r6, [pc, #52]	; (80050d0 <__libc_init_array+0x38>)
 800509c:	4c0d      	ldr	r4, [pc, #52]	; (80050d4 <__libc_init_array+0x3c>)
 800509e:	1ba4      	subs	r4, r4, r6
 80050a0:	10a4      	asrs	r4, r4, #2
 80050a2:	2500      	movs	r5, #0
 80050a4:	42a5      	cmp	r5, r4
 80050a6:	d109      	bne.n	80050bc <__libc_init_array+0x24>
 80050a8:	4e0b      	ldr	r6, [pc, #44]	; (80050d8 <__libc_init_array+0x40>)
 80050aa:	4c0c      	ldr	r4, [pc, #48]	; (80050dc <__libc_init_array+0x44>)
 80050ac:	f000 ff5a 	bl	8005f64 <_init>
 80050b0:	1ba4      	subs	r4, r4, r6
 80050b2:	10a4      	asrs	r4, r4, #2
 80050b4:	2500      	movs	r5, #0
 80050b6:	42a5      	cmp	r5, r4
 80050b8:	d105      	bne.n	80050c6 <__libc_init_array+0x2e>
 80050ba:	bd70      	pop	{r4, r5, r6, pc}
 80050bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80050c0:	4798      	blx	r3
 80050c2:	3501      	adds	r5, #1
 80050c4:	e7ee      	b.n	80050a4 <__libc_init_array+0xc>
 80050c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80050ca:	4798      	blx	r3
 80050cc:	3501      	adds	r5, #1
 80050ce:	e7f2      	b.n	80050b6 <__libc_init_array+0x1e>
 80050d0:	0800608c 	.word	0x0800608c
 80050d4:	0800608c 	.word	0x0800608c
 80050d8:	0800608c 	.word	0x0800608c
 80050dc:	08006090 	.word	0x08006090

080050e0 <memcpy>:
 80050e0:	b510      	push	{r4, lr}
 80050e2:	1e43      	subs	r3, r0, #1
 80050e4:	440a      	add	r2, r1
 80050e6:	4291      	cmp	r1, r2
 80050e8:	d100      	bne.n	80050ec <memcpy+0xc>
 80050ea:	bd10      	pop	{r4, pc}
 80050ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050f4:	e7f7      	b.n	80050e6 <memcpy+0x6>

080050f6 <memset>:
 80050f6:	4402      	add	r2, r0
 80050f8:	4603      	mov	r3, r0
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d100      	bne.n	8005100 <memset+0xa>
 80050fe:	4770      	bx	lr
 8005100:	f803 1b01 	strb.w	r1, [r3], #1
 8005104:	e7f9      	b.n	80050fa <memset+0x4>
	...

08005108 <iprintf>:
 8005108:	b40f      	push	{r0, r1, r2, r3}
 800510a:	4b0a      	ldr	r3, [pc, #40]	; (8005134 <iprintf+0x2c>)
 800510c:	b513      	push	{r0, r1, r4, lr}
 800510e:	681c      	ldr	r4, [r3, #0]
 8005110:	b124      	cbz	r4, 800511c <iprintf+0x14>
 8005112:	69a3      	ldr	r3, [r4, #24]
 8005114:	b913      	cbnz	r3, 800511c <iprintf+0x14>
 8005116:	4620      	mov	r0, r4
 8005118:	f000 f9d2 	bl	80054c0 <__sinit>
 800511c:	ab05      	add	r3, sp, #20
 800511e:	9a04      	ldr	r2, [sp, #16]
 8005120:	68a1      	ldr	r1, [r4, #8]
 8005122:	9301      	str	r3, [sp, #4]
 8005124:	4620      	mov	r0, r4
 8005126:	f000 fb8b 	bl	8005840 <_vfiprintf_r>
 800512a:	b002      	add	sp, #8
 800512c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005130:	b004      	add	sp, #16
 8005132:	4770      	bx	lr
 8005134:	2000000c 	.word	0x2000000c

08005138 <putchar>:
 8005138:	b538      	push	{r3, r4, r5, lr}
 800513a:	4b08      	ldr	r3, [pc, #32]	; (800515c <putchar+0x24>)
 800513c:	681c      	ldr	r4, [r3, #0]
 800513e:	4605      	mov	r5, r0
 8005140:	b124      	cbz	r4, 800514c <putchar+0x14>
 8005142:	69a3      	ldr	r3, [r4, #24]
 8005144:	b913      	cbnz	r3, 800514c <putchar+0x14>
 8005146:	4620      	mov	r0, r4
 8005148:	f000 f9ba 	bl	80054c0 <__sinit>
 800514c:	68a2      	ldr	r2, [r4, #8]
 800514e:	4629      	mov	r1, r5
 8005150:	4620      	mov	r0, r4
 8005152:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005156:	f000 be11 	b.w	8005d7c <_putc_r>
 800515a:	bf00      	nop
 800515c:	2000000c 	.word	0x2000000c

08005160 <__swbuf_r>:
 8005160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005162:	460e      	mov	r6, r1
 8005164:	4614      	mov	r4, r2
 8005166:	4605      	mov	r5, r0
 8005168:	b118      	cbz	r0, 8005172 <__swbuf_r+0x12>
 800516a:	6983      	ldr	r3, [r0, #24]
 800516c:	b90b      	cbnz	r3, 8005172 <__swbuf_r+0x12>
 800516e:	f000 f9a7 	bl	80054c0 <__sinit>
 8005172:	4b21      	ldr	r3, [pc, #132]	; (80051f8 <__swbuf_r+0x98>)
 8005174:	429c      	cmp	r4, r3
 8005176:	d12a      	bne.n	80051ce <__swbuf_r+0x6e>
 8005178:	686c      	ldr	r4, [r5, #4]
 800517a:	69a3      	ldr	r3, [r4, #24]
 800517c:	60a3      	str	r3, [r4, #8]
 800517e:	89a3      	ldrh	r3, [r4, #12]
 8005180:	071a      	lsls	r2, r3, #28
 8005182:	d52e      	bpl.n	80051e2 <__swbuf_r+0x82>
 8005184:	6923      	ldr	r3, [r4, #16]
 8005186:	b363      	cbz	r3, 80051e2 <__swbuf_r+0x82>
 8005188:	6923      	ldr	r3, [r4, #16]
 800518a:	6820      	ldr	r0, [r4, #0]
 800518c:	1ac0      	subs	r0, r0, r3
 800518e:	6963      	ldr	r3, [r4, #20]
 8005190:	b2f6      	uxtb	r6, r6
 8005192:	4283      	cmp	r3, r0
 8005194:	4637      	mov	r7, r6
 8005196:	dc04      	bgt.n	80051a2 <__swbuf_r+0x42>
 8005198:	4621      	mov	r1, r4
 800519a:	4628      	mov	r0, r5
 800519c:	f000 f926 	bl	80053ec <_fflush_r>
 80051a0:	bb28      	cbnz	r0, 80051ee <__swbuf_r+0x8e>
 80051a2:	68a3      	ldr	r3, [r4, #8]
 80051a4:	3b01      	subs	r3, #1
 80051a6:	60a3      	str	r3, [r4, #8]
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	6022      	str	r2, [r4, #0]
 80051ae:	701e      	strb	r6, [r3, #0]
 80051b0:	6963      	ldr	r3, [r4, #20]
 80051b2:	3001      	adds	r0, #1
 80051b4:	4283      	cmp	r3, r0
 80051b6:	d004      	beq.n	80051c2 <__swbuf_r+0x62>
 80051b8:	89a3      	ldrh	r3, [r4, #12]
 80051ba:	07db      	lsls	r3, r3, #31
 80051bc:	d519      	bpl.n	80051f2 <__swbuf_r+0x92>
 80051be:	2e0a      	cmp	r6, #10
 80051c0:	d117      	bne.n	80051f2 <__swbuf_r+0x92>
 80051c2:	4621      	mov	r1, r4
 80051c4:	4628      	mov	r0, r5
 80051c6:	f000 f911 	bl	80053ec <_fflush_r>
 80051ca:	b190      	cbz	r0, 80051f2 <__swbuf_r+0x92>
 80051cc:	e00f      	b.n	80051ee <__swbuf_r+0x8e>
 80051ce:	4b0b      	ldr	r3, [pc, #44]	; (80051fc <__swbuf_r+0x9c>)
 80051d0:	429c      	cmp	r4, r3
 80051d2:	d101      	bne.n	80051d8 <__swbuf_r+0x78>
 80051d4:	68ac      	ldr	r4, [r5, #8]
 80051d6:	e7d0      	b.n	800517a <__swbuf_r+0x1a>
 80051d8:	4b09      	ldr	r3, [pc, #36]	; (8005200 <__swbuf_r+0xa0>)
 80051da:	429c      	cmp	r4, r3
 80051dc:	bf08      	it	eq
 80051de:	68ec      	ldreq	r4, [r5, #12]
 80051e0:	e7cb      	b.n	800517a <__swbuf_r+0x1a>
 80051e2:	4621      	mov	r1, r4
 80051e4:	4628      	mov	r0, r5
 80051e6:	f000 f80d 	bl	8005204 <__swsetup_r>
 80051ea:	2800      	cmp	r0, #0
 80051ec:	d0cc      	beq.n	8005188 <__swbuf_r+0x28>
 80051ee:	f04f 37ff 	mov.w	r7, #4294967295
 80051f2:	4638      	mov	r0, r7
 80051f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051f6:	bf00      	nop
 80051f8:	08006010 	.word	0x08006010
 80051fc:	08006030 	.word	0x08006030
 8005200:	08005ff0 	.word	0x08005ff0

08005204 <__swsetup_r>:
 8005204:	4b32      	ldr	r3, [pc, #200]	; (80052d0 <__swsetup_r+0xcc>)
 8005206:	b570      	push	{r4, r5, r6, lr}
 8005208:	681d      	ldr	r5, [r3, #0]
 800520a:	4606      	mov	r6, r0
 800520c:	460c      	mov	r4, r1
 800520e:	b125      	cbz	r5, 800521a <__swsetup_r+0x16>
 8005210:	69ab      	ldr	r3, [r5, #24]
 8005212:	b913      	cbnz	r3, 800521a <__swsetup_r+0x16>
 8005214:	4628      	mov	r0, r5
 8005216:	f000 f953 	bl	80054c0 <__sinit>
 800521a:	4b2e      	ldr	r3, [pc, #184]	; (80052d4 <__swsetup_r+0xd0>)
 800521c:	429c      	cmp	r4, r3
 800521e:	d10f      	bne.n	8005240 <__swsetup_r+0x3c>
 8005220:	686c      	ldr	r4, [r5, #4]
 8005222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005226:	b29a      	uxth	r2, r3
 8005228:	0715      	lsls	r5, r2, #28
 800522a:	d42c      	bmi.n	8005286 <__swsetup_r+0x82>
 800522c:	06d0      	lsls	r0, r2, #27
 800522e:	d411      	bmi.n	8005254 <__swsetup_r+0x50>
 8005230:	2209      	movs	r2, #9
 8005232:	6032      	str	r2, [r6, #0]
 8005234:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005238:	81a3      	strh	r3, [r4, #12]
 800523a:	f04f 30ff 	mov.w	r0, #4294967295
 800523e:	e03e      	b.n	80052be <__swsetup_r+0xba>
 8005240:	4b25      	ldr	r3, [pc, #148]	; (80052d8 <__swsetup_r+0xd4>)
 8005242:	429c      	cmp	r4, r3
 8005244:	d101      	bne.n	800524a <__swsetup_r+0x46>
 8005246:	68ac      	ldr	r4, [r5, #8]
 8005248:	e7eb      	b.n	8005222 <__swsetup_r+0x1e>
 800524a:	4b24      	ldr	r3, [pc, #144]	; (80052dc <__swsetup_r+0xd8>)
 800524c:	429c      	cmp	r4, r3
 800524e:	bf08      	it	eq
 8005250:	68ec      	ldreq	r4, [r5, #12]
 8005252:	e7e6      	b.n	8005222 <__swsetup_r+0x1e>
 8005254:	0751      	lsls	r1, r2, #29
 8005256:	d512      	bpl.n	800527e <__swsetup_r+0x7a>
 8005258:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800525a:	b141      	cbz	r1, 800526e <__swsetup_r+0x6a>
 800525c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005260:	4299      	cmp	r1, r3
 8005262:	d002      	beq.n	800526a <__swsetup_r+0x66>
 8005264:	4630      	mov	r0, r6
 8005266:	f000 fa19 	bl	800569c <_free_r>
 800526a:	2300      	movs	r3, #0
 800526c:	6363      	str	r3, [r4, #52]	; 0x34
 800526e:	89a3      	ldrh	r3, [r4, #12]
 8005270:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005274:	81a3      	strh	r3, [r4, #12]
 8005276:	2300      	movs	r3, #0
 8005278:	6063      	str	r3, [r4, #4]
 800527a:	6923      	ldr	r3, [r4, #16]
 800527c:	6023      	str	r3, [r4, #0]
 800527e:	89a3      	ldrh	r3, [r4, #12]
 8005280:	f043 0308 	orr.w	r3, r3, #8
 8005284:	81a3      	strh	r3, [r4, #12]
 8005286:	6923      	ldr	r3, [r4, #16]
 8005288:	b94b      	cbnz	r3, 800529e <__swsetup_r+0x9a>
 800528a:	89a3      	ldrh	r3, [r4, #12]
 800528c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005290:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005294:	d003      	beq.n	800529e <__swsetup_r+0x9a>
 8005296:	4621      	mov	r1, r4
 8005298:	4630      	mov	r0, r6
 800529a:	f000 f9bf 	bl	800561c <__smakebuf_r>
 800529e:	89a2      	ldrh	r2, [r4, #12]
 80052a0:	f012 0301 	ands.w	r3, r2, #1
 80052a4:	d00c      	beq.n	80052c0 <__swsetup_r+0xbc>
 80052a6:	2300      	movs	r3, #0
 80052a8:	60a3      	str	r3, [r4, #8]
 80052aa:	6963      	ldr	r3, [r4, #20]
 80052ac:	425b      	negs	r3, r3
 80052ae:	61a3      	str	r3, [r4, #24]
 80052b0:	6923      	ldr	r3, [r4, #16]
 80052b2:	b953      	cbnz	r3, 80052ca <__swsetup_r+0xc6>
 80052b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052b8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80052bc:	d1ba      	bne.n	8005234 <__swsetup_r+0x30>
 80052be:	bd70      	pop	{r4, r5, r6, pc}
 80052c0:	0792      	lsls	r2, r2, #30
 80052c2:	bf58      	it	pl
 80052c4:	6963      	ldrpl	r3, [r4, #20]
 80052c6:	60a3      	str	r3, [r4, #8]
 80052c8:	e7f2      	b.n	80052b0 <__swsetup_r+0xac>
 80052ca:	2000      	movs	r0, #0
 80052cc:	e7f7      	b.n	80052be <__swsetup_r+0xba>
 80052ce:	bf00      	nop
 80052d0:	2000000c 	.word	0x2000000c
 80052d4:	08006010 	.word	0x08006010
 80052d8:	08006030 	.word	0x08006030
 80052dc:	08005ff0 	.word	0x08005ff0

080052e0 <__sflush_r>:
 80052e0:	898a      	ldrh	r2, [r1, #12]
 80052e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e6:	4605      	mov	r5, r0
 80052e8:	0710      	lsls	r0, r2, #28
 80052ea:	460c      	mov	r4, r1
 80052ec:	d458      	bmi.n	80053a0 <__sflush_r+0xc0>
 80052ee:	684b      	ldr	r3, [r1, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	dc05      	bgt.n	8005300 <__sflush_r+0x20>
 80052f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	dc02      	bgt.n	8005300 <__sflush_r+0x20>
 80052fa:	2000      	movs	r0, #0
 80052fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005300:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005302:	2e00      	cmp	r6, #0
 8005304:	d0f9      	beq.n	80052fa <__sflush_r+0x1a>
 8005306:	2300      	movs	r3, #0
 8005308:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800530c:	682f      	ldr	r7, [r5, #0]
 800530e:	6a21      	ldr	r1, [r4, #32]
 8005310:	602b      	str	r3, [r5, #0]
 8005312:	d032      	beq.n	800537a <__sflush_r+0x9a>
 8005314:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005316:	89a3      	ldrh	r3, [r4, #12]
 8005318:	075a      	lsls	r2, r3, #29
 800531a:	d505      	bpl.n	8005328 <__sflush_r+0x48>
 800531c:	6863      	ldr	r3, [r4, #4]
 800531e:	1ac0      	subs	r0, r0, r3
 8005320:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005322:	b10b      	cbz	r3, 8005328 <__sflush_r+0x48>
 8005324:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005326:	1ac0      	subs	r0, r0, r3
 8005328:	2300      	movs	r3, #0
 800532a:	4602      	mov	r2, r0
 800532c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800532e:	6a21      	ldr	r1, [r4, #32]
 8005330:	4628      	mov	r0, r5
 8005332:	47b0      	blx	r6
 8005334:	1c43      	adds	r3, r0, #1
 8005336:	89a3      	ldrh	r3, [r4, #12]
 8005338:	d106      	bne.n	8005348 <__sflush_r+0x68>
 800533a:	6829      	ldr	r1, [r5, #0]
 800533c:	291d      	cmp	r1, #29
 800533e:	d848      	bhi.n	80053d2 <__sflush_r+0xf2>
 8005340:	4a29      	ldr	r2, [pc, #164]	; (80053e8 <__sflush_r+0x108>)
 8005342:	40ca      	lsrs	r2, r1
 8005344:	07d6      	lsls	r6, r2, #31
 8005346:	d544      	bpl.n	80053d2 <__sflush_r+0xf2>
 8005348:	2200      	movs	r2, #0
 800534a:	6062      	str	r2, [r4, #4]
 800534c:	04d9      	lsls	r1, r3, #19
 800534e:	6922      	ldr	r2, [r4, #16]
 8005350:	6022      	str	r2, [r4, #0]
 8005352:	d504      	bpl.n	800535e <__sflush_r+0x7e>
 8005354:	1c42      	adds	r2, r0, #1
 8005356:	d101      	bne.n	800535c <__sflush_r+0x7c>
 8005358:	682b      	ldr	r3, [r5, #0]
 800535a:	b903      	cbnz	r3, 800535e <__sflush_r+0x7e>
 800535c:	6560      	str	r0, [r4, #84]	; 0x54
 800535e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005360:	602f      	str	r7, [r5, #0]
 8005362:	2900      	cmp	r1, #0
 8005364:	d0c9      	beq.n	80052fa <__sflush_r+0x1a>
 8005366:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800536a:	4299      	cmp	r1, r3
 800536c:	d002      	beq.n	8005374 <__sflush_r+0x94>
 800536e:	4628      	mov	r0, r5
 8005370:	f000 f994 	bl	800569c <_free_r>
 8005374:	2000      	movs	r0, #0
 8005376:	6360      	str	r0, [r4, #52]	; 0x34
 8005378:	e7c0      	b.n	80052fc <__sflush_r+0x1c>
 800537a:	2301      	movs	r3, #1
 800537c:	4628      	mov	r0, r5
 800537e:	47b0      	blx	r6
 8005380:	1c41      	adds	r1, r0, #1
 8005382:	d1c8      	bne.n	8005316 <__sflush_r+0x36>
 8005384:	682b      	ldr	r3, [r5, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d0c5      	beq.n	8005316 <__sflush_r+0x36>
 800538a:	2b1d      	cmp	r3, #29
 800538c:	d001      	beq.n	8005392 <__sflush_r+0xb2>
 800538e:	2b16      	cmp	r3, #22
 8005390:	d101      	bne.n	8005396 <__sflush_r+0xb6>
 8005392:	602f      	str	r7, [r5, #0]
 8005394:	e7b1      	b.n	80052fa <__sflush_r+0x1a>
 8005396:	89a3      	ldrh	r3, [r4, #12]
 8005398:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800539c:	81a3      	strh	r3, [r4, #12]
 800539e:	e7ad      	b.n	80052fc <__sflush_r+0x1c>
 80053a0:	690f      	ldr	r7, [r1, #16]
 80053a2:	2f00      	cmp	r7, #0
 80053a4:	d0a9      	beq.n	80052fa <__sflush_r+0x1a>
 80053a6:	0793      	lsls	r3, r2, #30
 80053a8:	680e      	ldr	r6, [r1, #0]
 80053aa:	bf08      	it	eq
 80053ac:	694b      	ldreq	r3, [r1, #20]
 80053ae:	600f      	str	r7, [r1, #0]
 80053b0:	bf18      	it	ne
 80053b2:	2300      	movne	r3, #0
 80053b4:	eba6 0807 	sub.w	r8, r6, r7
 80053b8:	608b      	str	r3, [r1, #8]
 80053ba:	f1b8 0f00 	cmp.w	r8, #0
 80053be:	dd9c      	ble.n	80052fa <__sflush_r+0x1a>
 80053c0:	4643      	mov	r3, r8
 80053c2:	463a      	mov	r2, r7
 80053c4:	6a21      	ldr	r1, [r4, #32]
 80053c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80053c8:	4628      	mov	r0, r5
 80053ca:	47b0      	blx	r6
 80053cc:	2800      	cmp	r0, #0
 80053ce:	dc06      	bgt.n	80053de <__sflush_r+0xfe>
 80053d0:	89a3      	ldrh	r3, [r4, #12]
 80053d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053d6:	81a3      	strh	r3, [r4, #12]
 80053d8:	f04f 30ff 	mov.w	r0, #4294967295
 80053dc:	e78e      	b.n	80052fc <__sflush_r+0x1c>
 80053de:	4407      	add	r7, r0
 80053e0:	eba8 0800 	sub.w	r8, r8, r0
 80053e4:	e7e9      	b.n	80053ba <__sflush_r+0xda>
 80053e6:	bf00      	nop
 80053e8:	20400001 	.word	0x20400001

080053ec <_fflush_r>:
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	690b      	ldr	r3, [r1, #16]
 80053f0:	4605      	mov	r5, r0
 80053f2:	460c      	mov	r4, r1
 80053f4:	b1db      	cbz	r3, 800542e <_fflush_r+0x42>
 80053f6:	b118      	cbz	r0, 8005400 <_fflush_r+0x14>
 80053f8:	6983      	ldr	r3, [r0, #24]
 80053fa:	b90b      	cbnz	r3, 8005400 <_fflush_r+0x14>
 80053fc:	f000 f860 	bl	80054c0 <__sinit>
 8005400:	4b0c      	ldr	r3, [pc, #48]	; (8005434 <_fflush_r+0x48>)
 8005402:	429c      	cmp	r4, r3
 8005404:	d109      	bne.n	800541a <_fflush_r+0x2e>
 8005406:	686c      	ldr	r4, [r5, #4]
 8005408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800540c:	b17b      	cbz	r3, 800542e <_fflush_r+0x42>
 800540e:	4621      	mov	r1, r4
 8005410:	4628      	mov	r0, r5
 8005412:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005416:	f7ff bf63 	b.w	80052e0 <__sflush_r>
 800541a:	4b07      	ldr	r3, [pc, #28]	; (8005438 <_fflush_r+0x4c>)
 800541c:	429c      	cmp	r4, r3
 800541e:	d101      	bne.n	8005424 <_fflush_r+0x38>
 8005420:	68ac      	ldr	r4, [r5, #8]
 8005422:	e7f1      	b.n	8005408 <_fflush_r+0x1c>
 8005424:	4b05      	ldr	r3, [pc, #20]	; (800543c <_fflush_r+0x50>)
 8005426:	429c      	cmp	r4, r3
 8005428:	bf08      	it	eq
 800542a:	68ec      	ldreq	r4, [r5, #12]
 800542c:	e7ec      	b.n	8005408 <_fflush_r+0x1c>
 800542e:	2000      	movs	r0, #0
 8005430:	bd38      	pop	{r3, r4, r5, pc}
 8005432:	bf00      	nop
 8005434:	08006010 	.word	0x08006010
 8005438:	08006030 	.word	0x08006030
 800543c:	08005ff0 	.word	0x08005ff0

08005440 <std>:
 8005440:	2300      	movs	r3, #0
 8005442:	b510      	push	{r4, lr}
 8005444:	4604      	mov	r4, r0
 8005446:	e9c0 3300 	strd	r3, r3, [r0]
 800544a:	6083      	str	r3, [r0, #8]
 800544c:	8181      	strh	r1, [r0, #12]
 800544e:	6643      	str	r3, [r0, #100]	; 0x64
 8005450:	81c2      	strh	r2, [r0, #14]
 8005452:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005456:	6183      	str	r3, [r0, #24]
 8005458:	4619      	mov	r1, r3
 800545a:	2208      	movs	r2, #8
 800545c:	305c      	adds	r0, #92	; 0x5c
 800545e:	f7ff fe4a 	bl	80050f6 <memset>
 8005462:	4b05      	ldr	r3, [pc, #20]	; (8005478 <std+0x38>)
 8005464:	6263      	str	r3, [r4, #36]	; 0x24
 8005466:	4b05      	ldr	r3, [pc, #20]	; (800547c <std+0x3c>)
 8005468:	62a3      	str	r3, [r4, #40]	; 0x28
 800546a:	4b05      	ldr	r3, [pc, #20]	; (8005480 <std+0x40>)
 800546c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800546e:	4b05      	ldr	r3, [pc, #20]	; (8005484 <std+0x44>)
 8005470:	6224      	str	r4, [r4, #32]
 8005472:	6323      	str	r3, [r4, #48]	; 0x30
 8005474:	bd10      	pop	{r4, pc}
 8005476:	bf00      	nop
 8005478:	08005e09 	.word	0x08005e09
 800547c:	08005e2b 	.word	0x08005e2b
 8005480:	08005e63 	.word	0x08005e63
 8005484:	08005e87 	.word	0x08005e87

08005488 <_cleanup_r>:
 8005488:	4901      	ldr	r1, [pc, #4]	; (8005490 <_cleanup_r+0x8>)
 800548a:	f000 b885 	b.w	8005598 <_fwalk_reent>
 800548e:	bf00      	nop
 8005490:	080053ed 	.word	0x080053ed

08005494 <__sfmoreglue>:
 8005494:	b570      	push	{r4, r5, r6, lr}
 8005496:	1e4a      	subs	r2, r1, #1
 8005498:	2568      	movs	r5, #104	; 0x68
 800549a:	4355      	muls	r5, r2
 800549c:	460e      	mov	r6, r1
 800549e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80054a2:	f000 f949 	bl	8005738 <_malloc_r>
 80054a6:	4604      	mov	r4, r0
 80054a8:	b140      	cbz	r0, 80054bc <__sfmoreglue+0x28>
 80054aa:	2100      	movs	r1, #0
 80054ac:	e9c0 1600 	strd	r1, r6, [r0]
 80054b0:	300c      	adds	r0, #12
 80054b2:	60a0      	str	r0, [r4, #8]
 80054b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80054b8:	f7ff fe1d 	bl	80050f6 <memset>
 80054bc:	4620      	mov	r0, r4
 80054be:	bd70      	pop	{r4, r5, r6, pc}

080054c0 <__sinit>:
 80054c0:	6983      	ldr	r3, [r0, #24]
 80054c2:	b510      	push	{r4, lr}
 80054c4:	4604      	mov	r4, r0
 80054c6:	bb33      	cbnz	r3, 8005516 <__sinit+0x56>
 80054c8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80054cc:	6503      	str	r3, [r0, #80]	; 0x50
 80054ce:	4b12      	ldr	r3, [pc, #72]	; (8005518 <__sinit+0x58>)
 80054d0:	4a12      	ldr	r2, [pc, #72]	; (800551c <__sinit+0x5c>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6282      	str	r2, [r0, #40]	; 0x28
 80054d6:	4298      	cmp	r0, r3
 80054d8:	bf04      	itt	eq
 80054da:	2301      	moveq	r3, #1
 80054dc:	6183      	streq	r3, [r0, #24]
 80054de:	f000 f81f 	bl	8005520 <__sfp>
 80054e2:	6060      	str	r0, [r4, #4]
 80054e4:	4620      	mov	r0, r4
 80054e6:	f000 f81b 	bl	8005520 <__sfp>
 80054ea:	60a0      	str	r0, [r4, #8]
 80054ec:	4620      	mov	r0, r4
 80054ee:	f000 f817 	bl	8005520 <__sfp>
 80054f2:	2200      	movs	r2, #0
 80054f4:	60e0      	str	r0, [r4, #12]
 80054f6:	2104      	movs	r1, #4
 80054f8:	6860      	ldr	r0, [r4, #4]
 80054fa:	f7ff ffa1 	bl	8005440 <std>
 80054fe:	2201      	movs	r2, #1
 8005500:	2109      	movs	r1, #9
 8005502:	68a0      	ldr	r0, [r4, #8]
 8005504:	f7ff ff9c 	bl	8005440 <std>
 8005508:	2202      	movs	r2, #2
 800550a:	2112      	movs	r1, #18
 800550c:	68e0      	ldr	r0, [r4, #12]
 800550e:	f7ff ff97 	bl	8005440 <std>
 8005512:	2301      	movs	r3, #1
 8005514:	61a3      	str	r3, [r4, #24]
 8005516:	bd10      	pop	{r4, pc}
 8005518:	08005fec 	.word	0x08005fec
 800551c:	08005489 	.word	0x08005489

08005520 <__sfp>:
 8005520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005522:	4b1b      	ldr	r3, [pc, #108]	; (8005590 <__sfp+0x70>)
 8005524:	681e      	ldr	r6, [r3, #0]
 8005526:	69b3      	ldr	r3, [r6, #24]
 8005528:	4607      	mov	r7, r0
 800552a:	b913      	cbnz	r3, 8005532 <__sfp+0x12>
 800552c:	4630      	mov	r0, r6
 800552e:	f7ff ffc7 	bl	80054c0 <__sinit>
 8005532:	3648      	adds	r6, #72	; 0x48
 8005534:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005538:	3b01      	subs	r3, #1
 800553a:	d503      	bpl.n	8005544 <__sfp+0x24>
 800553c:	6833      	ldr	r3, [r6, #0]
 800553e:	b133      	cbz	r3, 800554e <__sfp+0x2e>
 8005540:	6836      	ldr	r6, [r6, #0]
 8005542:	e7f7      	b.n	8005534 <__sfp+0x14>
 8005544:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005548:	b16d      	cbz	r5, 8005566 <__sfp+0x46>
 800554a:	3468      	adds	r4, #104	; 0x68
 800554c:	e7f4      	b.n	8005538 <__sfp+0x18>
 800554e:	2104      	movs	r1, #4
 8005550:	4638      	mov	r0, r7
 8005552:	f7ff ff9f 	bl	8005494 <__sfmoreglue>
 8005556:	6030      	str	r0, [r6, #0]
 8005558:	2800      	cmp	r0, #0
 800555a:	d1f1      	bne.n	8005540 <__sfp+0x20>
 800555c:	230c      	movs	r3, #12
 800555e:	603b      	str	r3, [r7, #0]
 8005560:	4604      	mov	r4, r0
 8005562:	4620      	mov	r0, r4
 8005564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005566:	4b0b      	ldr	r3, [pc, #44]	; (8005594 <__sfp+0x74>)
 8005568:	6665      	str	r5, [r4, #100]	; 0x64
 800556a:	e9c4 5500 	strd	r5, r5, [r4]
 800556e:	60a5      	str	r5, [r4, #8]
 8005570:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005574:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005578:	2208      	movs	r2, #8
 800557a:	4629      	mov	r1, r5
 800557c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005580:	f7ff fdb9 	bl	80050f6 <memset>
 8005584:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005588:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800558c:	e7e9      	b.n	8005562 <__sfp+0x42>
 800558e:	bf00      	nop
 8005590:	08005fec 	.word	0x08005fec
 8005594:	ffff0001 	.word	0xffff0001

08005598 <_fwalk_reent>:
 8005598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800559c:	4680      	mov	r8, r0
 800559e:	4689      	mov	r9, r1
 80055a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80055a4:	2600      	movs	r6, #0
 80055a6:	b914      	cbnz	r4, 80055ae <_fwalk_reent+0x16>
 80055a8:	4630      	mov	r0, r6
 80055aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055ae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80055b2:	3f01      	subs	r7, #1
 80055b4:	d501      	bpl.n	80055ba <_fwalk_reent+0x22>
 80055b6:	6824      	ldr	r4, [r4, #0]
 80055b8:	e7f5      	b.n	80055a6 <_fwalk_reent+0xe>
 80055ba:	89ab      	ldrh	r3, [r5, #12]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d907      	bls.n	80055d0 <_fwalk_reent+0x38>
 80055c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055c4:	3301      	adds	r3, #1
 80055c6:	d003      	beq.n	80055d0 <_fwalk_reent+0x38>
 80055c8:	4629      	mov	r1, r5
 80055ca:	4640      	mov	r0, r8
 80055cc:	47c8      	blx	r9
 80055ce:	4306      	orrs	r6, r0
 80055d0:	3568      	adds	r5, #104	; 0x68
 80055d2:	e7ee      	b.n	80055b2 <_fwalk_reent+0x1a>

080055d4 <__swhatbuf_r>:
 80055d4:	b570      	push	{r4, r5, r6, lr}
 80055d6:	460e      	mov	r6, r1
 80055d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055dc:	2900      	cmp	r1, #0
 80055de:	b096      	sub	sp, #88	; 0x58
 80055e0:	4614      	mov	r4, r2
 80055e2:	461d      	mov	r5, r3
 80055e4:	da07      	bge.n	80055f6 <__swhatbuf_r+0x22>
 80055e6:	2300      	movs	r3, #0
 80055e8:	602b      	str	r3, [r5, #0]
 80055ea:	89b3      	ldrh	r3, [r6, #12]
 80055ec:	061a      	lsls	r2, r3, #24
 80055ee:	d410      	bmi.n	8005612 <__swhatbuf_r+0x3e>
 80055f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055f4:	e00e      	b.n	8005614 <__swhatbuf_r+0x40>
 80055f6:	466a      	mov	r2, sp
 80055f8:	f000 fc6c 	bl	8005ed4 <_fstat_r>
 80055fc:	2800      	cmp	r0, #0
 80055fe:	dbf2      	blt.n	80055e6 <__swhatbuf_r+0x12>
 8005600:	9a01      	ldr	r2, [sp, #4]
 8005602:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005606:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800560a:	425a      	negs	r2, r3
 800560c:	415a      	adcs	r2, r3
 800560e:	602a      	str	r2, [r5, #0]
 8005610:	e7ee      	b.n	80055f0 <__swhatbuf_r+0x1c>
 8005612:	2340      	movs	r3, #64	; 0x40
 8005614:	2000      	movs	r0, #0
 8005616:	6023      	str	r3, [r4, #0]
 8005618:	b016      	add	sp, #88	; 0x58
 800561a:	bd70      	pop	{r4, r5, r6, pc}

0800561c <__smakebuf_r>:
 800561c:	898b      	ldrh	r3, [r1, #12]
 800561e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005620:	079d      	lsls	r5, r3, #30
 8005622:	4606      	mov	r6, r0
 8005624:	460c      	mov	r4, r1
 8005626:	d507      	bpl.n	8005638 <__smakebuf_r+0x1c>
 8005628:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800562c:	6023      	str	r3, [r4, #0]
 800562e:	6123      	str	r3, [r4, #16]
 8005630:	2301      	movs	r3, #1
 8005632:	6163      	str	r3, [r4, #20]
 8005634:	b002      	add	sp, #8
 8005636:	bd70      	pop	{r4, r5, r6, pc}
 8005638:	ab01      	add	r3, sp, #4
 800563a:	466a      	mov	r2, sp
 800563c:	f7ff ffca 	bl	80055d4 <__swhatbuf_r>
 8005640:	9900      	ldr	r1, [sp, #0]
 8005642:	4605      	mov	r5, r0
 8005644:	4630      	mov	r0, r6
 8005646:	f000 f877 	bl	8005738 <_malloc_r>
 800564a:	b948      	cbnz	r0, 8005660 <__smakebuf_r+0x44>
 800564c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005650:	059a      	lsls	r2, r3, #22
 8005652:	d4ef      	bmi.n	8005634 <__smakebuf_r+0x18>
 8005654:	f023 0303 	bic.w	r3, r3, #3
 8005658:	f043 0302 	orr.w	r3, r3, #2
 800565c:	81a3      	strh	r3, [r4, #12]
 800565e:	e7e3      	b.n	8005628 <__smakebuf_r+0xc>
 8005660:	4b0d      	ldr	r3, [pc, #52]	; (8005698 <__smakebuf_r+0x7c>)
 8005662:	62b3      	str	r3, [r6, #40]	; 0x28
 8005664:	89a3      	ldrh	r3, [r4, #12]
 8005666:	6020      	str	r0, [r4, #0]
 8005668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800566c:	81a3      	strh	r3, [r4, #12]
 800566e:	9b00      	ldr	r3, [sp, #0]
 8005670:	6163      	str	r3, [r4, #20]
 8005672:	9b01      	ldr	r3, [sp, #4]
 8005674:	6120      	str	r0, [r4, #16]
 8005676:	b15b      	cbz	r3, 8005690 <__smakebuf_r+0x74>
 8005678:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800567c:	4630      	mov	r0, r6
 800567e:	f000 fc3b 	bl	8005ef8 <_isatty_r>
 8005682:	b128      	cbz	r0, 8005690 <__smakebuf_r+0x74>
 8005684:	89a3      	ldrh	r3, [r4, #12]
 8005686:	f023 0303 	bic.w	r3, r3, #3
 800568a:	f043 0301 	orr.w	r3, r3, #1
 800568e:	81a3      	strh	r3, [r4, #12]
 8005690:	89a3      	ldrh	r3, [r4, #12]
 8005692:	431d      	orrs	r5, r3
 8005694:	81a5      	strh	r5, [r4, #12]
 8005696:	e7cd      	b.n	8005634 <__smakebuf_r+0x18>
 8005698:	08005489 	.word	0x08005489

0800569c <_free_r>:
 800569c:	b538      	push	{r3, r4, r5, lr}
 800569e:	4605      	mov	r5, r0
 80056a0:	2900      	cmp	r1, #0
 80056a2:	d045      	beq.n	8005730 <_free_r+0x94>
 80056a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056a8:	1f0c      	subs	r4, r1, #4
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	bfb8      	it	lt
 80056ae:	18e4      	addlt	r4, r4, r3
 80056b0:	f000 fc44 	bl	8005f3c <__malloc_lock>
 80056b4:	4a1f      	ldr	r2, [pc, #124]	; (8005734 <_free_r+0x98>)
 80056b6:	6813      	ldr	r3, [r2, #0]
 80056b8:	4610      	mov	r0, r2
 80056ba:	b933      	cbnz	r3, 80056ca <_free_r+0x2e>
 80056bc:	6063      	str	r3, [r4, #4]
 80056be:	6014      	str	r4, [r2, #0]
 80056c0:	4628      	mov	r0, r5
 80056c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056c6:	f000 bc3a 	b.w	8005f3e <__malloc_unlock>
 80056ca:	42a3      	cmp	r3, r4
 80056cc:	d90c      	bls.n	80056e8 <_free_r+0x4c>
 80056ce:	6821      	ldr	r1, [r4, #0]
 80056d0:	1862      	adds	r2, r4, r1
 80056d2:	4293      	cmp	r3, r2
 80056d4:	bf04      	itt	eq
 80056d6:	681a      	ldreq	r2, [r3, #0]
 80056d8:	685b      	ldreq	r3, [r3, #4]
 80056da:	6063      	str	r3, [r4, #4]
 80056dc:	bf04      	itt	eq
 80056de:	1852      	addeq	r2, r2, r1
 80056e0:	6022      	streq	r2, [r4, #0]
 80056e2:	6004      	str	r4, [r0, #0]
 80056e4:	e7ec      	b.n	80056c0 <_free_r+0x24>
 80056e6:	4613      	mov	r3, r2
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	b10a      	cbz	r2, 80056f0 <_free_r+0x54>
 80056ec:	42a2      	cmp	r2, r4
 80056ee:	d9fa      	bls.n	80056e6 <_free_r+0x4a>
 80056f0:	6819      	ldr	r1, [r3, #0]
 80056f2:	1858      	adds	r0, r3, r1
 80056f4:	42a0      	cmp	r0, r4
 80056f6:	d10b      	bne.n	8005710 <_free_r+0x74>
 80056f8:	6820      	ldr	r0, [r4, #0]
 80056fa:	4401      	add	r1, r0
 80056fc:	1858      	adds	r0, r3, r1
 80056fe:	4282      	cmp	r2, r0
 8005700:	6019      	str	r1, [r3, #0]
 8005702:	d1dd      	bne.n	80056c0 <_free_r+0x24>
 8005704:	6810      	ldr	r0, [r2, #0]
 8005706:	6852      	ldr	r2, [r2, #4]
 8005708:	605a      	str	r2, [r3, #4]
 800570a:	4401      	add	r1, r0
 800570c:	6019      	str	r1, [r3, #0]
 800570e:	e7d7      	b.n	80056c0 <_free_r+0x24>
 8005710:	d902      	bls.n	8005718 <_free_r+0x7c>
 8005712:	230c      	movs	r3, #12
 8005714:	602b      	str	r3, [r5, #0]
 8005716:	e7d3      	b.n	80056c0 <_free_r+0x24>
 8005718:	6820      	ldr	r0, [r4, #0]
 800571a:	1821      	adds	r1, r4, r0
 800571c:	428a      	cmp	r2, r1
 800571e:	bf04      	itt	eq
 8005720:	6811      	ldreq	r1, [r2, #0]
 8005722:	6852      	ldreq	r2, [r2, #4]
 8005724:	6062      	str	r2, [r4, #4]
 8005726:	bf04      	itt	eq
 8005728:	1809      	addeq	r1, r1, r0
 800572a:	6021      	streq	r1, [r4, #0]
 800572c:	605c      	str	r4, [r3, #4]
 800572e:	e7c7      	b.n	80056c0 <_free_r+0x24>
 8005730:	bd38      	pop	{r3, r4, r5, pc}
 8005732:	bf00      	nop
 8005734:	200004a4 	.word	0x200004a4

08005738 <_malloc_r>:
 8005738:	b570      	push	{r4, r5, r6, lr}
 800573a:	1ccd      	adds	r5, r1, #3
 800573c:	f025 0503 	bic.w	r5, r5, #3
 8005740:	3508      	adds	r5, #8
 8005742:	2d0c      	cmp	r5, #12
 8005744:	bf38      	it	cc
 8005746:	250c      	movcc	r5, #12
 8005748:	2d00      	cmp	r5, #0
 800574a:	4606      	mov	r6, r0
 800574c:	db01      	blt.n	8005752 <_malloc_r+0x1a>
 800574e:	42a9      	cmp	r1, r5
 8005750:	d903      	bls.n	800575a <_malloc_r+0x22>
 8005752:	230c      	movs	r3, #12
 8005754:	6033      	str	r3, [r6, #0]
 8005756:	2000      	movs	r0, #0
 8005758:	bd70      	pop	{r4, r5, r6, pc}
 800575a:	f000 fbef 	bl	8005f3c <__malloc_lock>
 800575e:	4a21      	ldr	r2, [pc, #132]	; (80057e4 <_malloc_r+0xac>)
 8005760:	6814      	ldr	r4, [r2, #0]
 8005762:	4621      	mov	r1, r4
 8005764:	b991      	cbnz	r1, 800578c <_malloc_r+0x54>
 8005766:	4c20      	ldr	r4, [pc, #128]	; (80057e8 <_malloc_r+0xb0>)
 8005768:	6823      	ldr	r3, [r4, #0]
 800576a:	b91b      	cbnz	r3, 8005774 <_malloc_r+0x3c>
 800576c:	4630      	mov	r0, r6
 800576e:	f000 fb3b 	bl	8005de8 <_sbrk_r>
 8005772:	6020      	str	r0, [r4, #0]
 8005774:	4629      	mov	r1, r5
 8005776:	4630      	mov	r0, r6
 8005778:	f000 fb36 	bl	8005de8 <_sbrk_r>
 800577c:	1c43      	adds	r3, r0, #1
 800577e:	d124      	bne.n	80057ca <_malloc_r+0x92>
 8005780:	230c      	movs	r3, #12
 8005782:	6033      	str	r3, [r6, #0]
 8005784:	4630      	mov	r0, r6
 8005786:	f000 fbda 	bl	8005f3e <__malloc_unlock>
 800578a:	e7e4      	b.n	8005756 <_malloc_r+0x1e>
 800578c:	680b      	ldr	r3, [r1, #0]
 800578e:	1b5b      	subs	r3, r3, r5
 8005790:	d418      	bmi.n	80057c4 <_malloc_r+0x8c>
 8005792:	2b0b      	cmp	r3, #11
 8005794:	d90f      	bls.n	80057b6 <_malloc_r+0x7e>
 8005796:	600b      	str	r3, [r1, #0]
 8005798:	50cd      	str	r5, [r1, r3]
 800579a:	18cc      	adds	r4, r1, r3
 800579c:	4630      	mov	r0, r6
 800579e:	f000 fbce 	bl	8005f3e <__malloc_unlock>
 80057a2:	f104 000b 	add.w	r0, r4, #11
 80057a6:	1d23      	adds	r3, r4, #4
 80057a8:	f020 0007 	bic.w	r0, r0, #7
 80057ac:	1ac3      	subs	r3, r0, r3
 80057ae:	d0d3      	beq.n	8005758 <_malloc_r+0x20>
 80057b0:	425a      	negs	r2, r3
 80057b2:	50e2      	str	r2, [r4, r3]
 80057b4:	e7d0      	b.n	8005758 <_malloc_r+0x20>
 80057b6:	428c      	cmp	r4, r1
 80057b8:	684b      	ldr	r3, [r1, #4]
 80057ba:	bf16      	itet	ne
 80057bc:	6063      	strne	r3, [r4, #4]
 80057be:	6013      	streq	r3, [r2, #0]
 80057c0:	460c      	movne	r4, r1
 80057c2:	e7eb      	b.n	800579c <_malloc_r+0x64>
 80057c4:	460c      	mov	r4, r1
 80057c6:	6849      	ldr	r1, [r1, #4]
 80057c8:	e7cc      	b.n	8005764 <_malloc_r+0x2c>
 80057ca:	1cc4      	adds	r4, r0, #3
 80057cc:	f024 0403 	bic.w	r4, r4, #3
 80057d0:	42a0      	cmp	r0, r4
 80057d2:	d005      	beq.n	80057e0 <_malloc_r+0xa8>
 80057d4:	1a21      	subs	r1, r4, r0
 80057d6:	4630      	mov	r0, r6
 80057d8:	f000 fb06 	bl	8005de8 <_sbrk_r>
 80057dc:	3001      	adds	r0, #1
 80057de:	d0cf      	beq.n	8005780 <_malloc_r+0x48>
 80057e0:	6025      	str	r5, [r4, #0]
 80057e2:	e7db      	b.n	800579c <_malloc_r+0x64>
 80057e4:	200004a4 	.word	0x200004a4
 80057e8:	200004a8 	.word	0x200004a8

080057ec <__sfputc_r>:
 80057ec:	6893      	ldr	r3, [r2, #8]
 80057ee:	3b01      	subs	r3, #1
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	b410      	push	{r4}
 80057f4:	6093      	str	r3, [r2, #8]
 80057f6:	da08      	bge.n	800580a <__sfputc_r+0x1e>
 80057f8:	6994      	ldr	r4, [r2, #24]
 80057fa:	42a3      	cmp	r3, r4
 80057fc:	db01      	blt.n	8005802 <__sfputc_r+0x16>
 80057fe:	290a      	cmp	r1, #10
 8005800:	d103      	bne.n	800580a <__sfputc_r+0x1e>
 8005802:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005806:	f7ff bcab 	b.w	8005160 <__swbuf_r>
 800580a:	6813      	ldr	r3, [r2, #0]
 800580c:	1c58      	adds	r0, r3, #1
 800580e:	6010      	str	r0, [r2, #0]
 8005810:	7019      	strb	r1, [r3, #0]
 8005812:	4608      	mov	r0, r1
 8005814:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005818:	4770      	bx	lr

0800581a <__sfputs_r>:
 800581a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581c:	4606      	mov	r6, r0
 800581e:	460f      	mov	r7, r1
 8005820:	4614      	mov	r4, r2
 8005822:	18d5      	adds	r5, r2, r3
 8005824:	42ac      	cmp	r4, r5
 8005826:	d101      	bne.n	800582c <__sfputs_r+0x12>
 8005828:	2000      	movs	r0, #0
 800582a:	e007      	b.n	800583c <__sfputs_r+0x22>
 800582c:	463a      	mov	r2, r7
 800582e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005832:	4630      	mov	r0, r6
 8005834:	f7ff ffda 	bl	80057ec <__sfputc_r>
 8005838:	1c43      	adds	r3, r0, #1
 800583a:	d1f3      	bne.n	8005824 <__sfputs_r+0xa>
 800583c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005840 <_vfiprintf_r>:
 8005840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005844:	460c      	mov	r4, r1
 8005846:	b09d      	sub	sp, #116	; 0x74
 8005848:	4617      	mov	r7, r2
 800584a:	461d      	mov	r5, r3
 800584c:	4606      	mov	r6, r0
 800584e:	b118      	cbz	r0, 8005858 <_vfiprintf_r+0x18>
 8005850:	6983      	ldr	r3, [r0, #24]
 8005852:	b90b      	cbnz	r3, 8005858 <_vfiprintf_r+0x18>
 8005854:	f7ff fe34 	bl	80054c0 <__sinit>
 8005858:	4b7c      	ldr	r3, [pc, #496]	; (8005a4c <_vfiprintf_r+0x20c>)
 800585a:	429c      	cmp	r4, r3
 800585c:	d158      	bne.n	8005910 <_vfiprintf_r+0xd0>
 800585e:	6874      	ldr	r4, [r6, #4]
 8005860:	89a3      	ldrh	r3, [r4, #12]
 8005862:	0718      	lsls	r0, r3, #28
 8005864:	d55e      	bpl.n	8005924 <_vfiprintf_r+0xe4>
 8005866:	6923      	ldr	r3, [r4, #16]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d05b      	beq.n	8005924 <_vfiprintf_r+0xe4>
 800586c:	2300      	movs	r3, #0
 800586e:	9309      	str	r3, [sp, #36]	; 0x24
 8005870:	2320      	movs	r3, #32
 8005872:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005876:	2330      	movs	r3, #48	; 0x30
 8005878:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800587c:	9503      	str	r5, [sp, #12]
 800587e:	f04f 0b01 	mov.w	fp, #1
 8005882:	46b8      	mov	r8, r7
 8005884:	4645      	mov	r5, r8
 8005886:	f815 3b01 	ldrb.w	r3, [r5], #1
 800588a:	b10b      	cbz	r3, 8005890 <_vfiprintf_r+0x50>
 800588c:	2b25      	cmp	r3, #37	; 0x25
 800588e:	d154      	bne.n	800593a <_vfiprintf_r+0xfa>
 8005890:	ebb8 0a07 	subs.w	sl, r8, r7
 8005894:	d00b      	beq.n	80058ae <_vfiprintf_r+0x6e>
 8005896:	4653      	mov	r3, sl
 8005898:	463a      	mov	r2, r7
 800589a:	4621      	mov	r1, r4
 800589c:	4630      	mov	r0, r6
 800589e:	f7ff ffbc 	bl	800581a <__sfputs_r>
 80058a2:	3001      	adds	r0, #1
 80058a4:	f000 80c2 	beq.w	8005a2c <_vfiprintf_r+0x1ec>
 80058a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058aa:	4453      	add	r3, sl
 80058ac:	9309      	str	r3, [sp, #36]	; 0x24
 80058ae:	f898 3000 	ldrb.w	r3, [r8]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f000 80ba 	beq.w	8005a2c <_vfiprintf_r+0x1ec>
 80058b8:	2300      	movs	r3, #0
 80058ba:	f04f 32ff 	mov.w	r2, #4294967295
 80058be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058c2:	9304      	str	r3, [sp, #16]
 80058c4:	9307      	str	r3, [sp, #28]
 80058c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058ca:	931a      	str	r3, [sp, #104]	; 0x68
 80058cc:	46a8      	mov	r8, r5
 80058ce:	2205      	movs	r2, #5
 80058d0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80058d4:	485e      	ldr	r0, [pc, #376]	; (8005a50 <_vfiprintf_r+0x210>)
 80058d6:	f7fa fca3 	bl	8000220 <memchr>
 80058da:	9b04      	ldr	r3, [sp, #16]
 80058dc:	bb78      	cbnz	r0, 800593e <_vfiprintf_r+0xfe>
 80058de:	06d9      	lsls	r1, r3, #27
 80058e0:	bf44      	itt	mi
 80058e2:	2220      	movmi	r2, #32
 80058e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80058e8:	071a      	lsls	r2, r3, #28
 80058ea:	bf44      	itt	mi
 80058ec:	222b      	movmi	r2, #43	; 0x2b
 80058ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80058f2:	782a      	ldrb	r2, [r5, #0]
 80058f4:	2a2a      	cmp	r2, #42	; 0x2a
 80058f6:	d02a      	beq.n	800594e <_vfiprintf_r+0x10e>
 80058f8:	9a07      	ldr	r2, [sp, #28]
 80058fa:	46a8      	mov	r8, r5
 80058fc:	2000      	movs	r0, #0
 80058fe:	250a      	movs	r5, #10
 8005900:	4641      	mov	r1, r8
 8005902:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005906:	3b30      	subs	r3, #48	; 0x30
 8005908:	2b09      	cmp	r3, #9
 800590a:	d969      	bls.n	80059e0 <_vfiprintf_r+0x1a0>
 800590c:	b360      	cbz	r0, 8005968 <_vfiprintf_r+0x128>
 800590e:	e024      	b.n	800595a <_vfiprintf_r+0x11a>
 8005910:	4b50      	ldr	r3, [pc, #320]	; (8005a54 <_vfiprintf_r+0x214>)
 8005912:	429c      	cmp	r4, r3
 8005914:	d101      	bne.n	800591a <_vfiprintf_r+0xda>
 8005916:	68b4      	ldr	r4, [r6, #8]
 8005918:	e7a2      	b.n	8005860 <_vfiprintf_r+0x20>
 800591a:	4b4f      	ldr	r3, [pc, #316]	; (8005a58 <_vfiprintf_r+0x218>)
 800591c:	429c      	cmp	r4, r3
 800591e:	bf08      	it	eq
 8005920:	68f4      	ldreq	r4, [r6, #12]
 8005922:	e79d      	b.n	8005860 <_vfiprintf_r+0x20>
 8005924:	4621      	mov	r1, r4
 8005926:	4630      	mov	r0, r6
 8005928:	f7ff fc6c 	bl	8005204 <__swsetup_r>
 800592c:	2800      	cmp	r0, #0
 800592e:	d09d      	beq.n	800586c <_vfiprintf_r+0x2c>
 8005930:	f04f 30ff 	mov.w	r0, #4294967295
 8005934:	b01d      	add	sp, #116	; 0x74
 8005936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800593a:	46a8      	mov	r8, r5
 800593c:	e7a2      	b.n	8005884 <_vfiprintf_r+0x44>
 800593e:	4a44      	ldr	r2, [pc, #272]	; (8005a50 <_vfiprintf_r+0x210>)
 8005940:	1a80      	subs	r0, r0, r2
 8005942:	fa0b f000 	lsl.w	r0, fp, r0
 8005946:	4318      	orrs	r0, r3
 8005948:	9004      	str	r0, [sp, #16]
 800594a:	4645      	mov	r5, r8
 800594c:	e7be      	b.n	80058cc <_vfiprintf_r+0x8c>
 800594e:	9a03      	ldr	r2, [sp, #12]
 8005950:	1d11      	adds	r1, r2, #4
 8005952:	6812      	ldr	r2, [r2, #0]
 8005954:	9103      	str	r1, [sp, #12]
 8005956:	2a00      	cmp	r2, #0
 8005958:	db01      	blt.n	800595e <_vfiprintf_r+0x11e>
 800595a:	9207      	str	r2, [sp, #28]
 800595c:	e004      	b.n	8005968 <_vfiprintf_r+0x128>
 800595e:	4252      	negs	r2, r2
 8005960:	f043 0302 	orr.w	r3, r3, #2
 8005964:	9207      	str	r2, [sp, #28]
 8005966:	9304      	str	r3, [sp, #16]
 8005968:	f898 3000 	ldrb.w	r3, [r8]
 800596c:	2b2e      	cmp	r3, #46	; 0x2e
 800596e:	d10e      	bne.n	800598e <_vfiprintf_r+0x14e>
 8005970:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005974:	2b2a      	cmp	r3, #42	; 0x2a
 8005976:	d138      	bne.n	80059ea <_vfiprintf_r+0x1aa>
 8005978:	9b03      	ldr	r3, [sp, #12]
 800597a:	1d1a      	adds	r2, r3, #4
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	9203      	str	r2, [sp, #12]
 8005980:	2b00      	cmp	r3, #0
 8005982:	bfb8      	it	lt
 8005984:	f04f 33ff 	movlt.w	r3, #4294967295
 8005988:	f108 0802 	add.w	r8, r8, #2
 800598c:	9305      	str	r3, [sp, #20]
 800598e:	4d33      	ldr	r5, [pc, #204]	; (8005a5c <_vfiprintf_r+0x21c>)
 8005990:	f898 1000 	ldrb.w	r1, [r8]
 8005994:	2203      	movs	r2, #3
 8005996:	4628      	mov	r0, r5
 8005998:	f7fa fc42 	bl	8000220 <memchr>
 800599c:	b140      	cbz	r0, 80059b0 <_vfiprintf_r+0x170>
 800599e:	2340      	movs	r3, #64	; 0x40
 80059a0:	1b40      	subs	r0, r0, r5
 80059a2:	fa03 f000 	lsl.w	r0, r3, r0
 80059a6:	9b04      	ldr	r3, [sp, #16]
 80059a8:	4303      	orrs	r3, r0
 80059aa:	f108 0801 	add.w	r8, r8, #1
 80059ae:	9304      	str	r3, [sp, #16]
 80059b0:	f898 1000 	ldrb.w	r1, [r8]
 80059b4:	482a      	ldr	r0, [pc, #168]	; (8005a60 <_vfiprintf_r+0x220>)
 80059b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80059ba:	2206      	movs	r2, #6
 80059bc:	f108 0701 	add.w	r7, r8, #1
 80059c0:	f7fa fc2e 	bl	8000220 <memchr>
 80059c4:	2800      	cmp	r0, #0
 80059c6:	d037      	beq.n	8005a38 <_vfiprintf_r+0x1f8>
 80059c8:	4b26      	ldr	r3, [pc, #152]	; (8005a64 <_vfiprintf_r+0x224>)
 80059ca:	bb1b      	cbnz	r3, 8005a14 <_vfiprintf_r+0x1d4>
 80059cc:	9b03      	ldr	r3, [sp, #12]
 80059ce:	3307      	adds	r3, #7
 80059d0:	f023 0307 	bic.w	r3, r3, #7
 80059d4:	3308      	adds	r3, #8
 80059d6:	9303      	str	r3, [sp, #12]
 80059d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059da:	444b      	add	r3, r9
 80059dc:	9309      	str	r3, [sp, #36]	; 0x24
 80059de:	e750      	b.n	8005882 <_vfiprintf_r+0x42>
 80059e0:	fb05 3202 	mla	r2, r5, r2, r3
 80059e4:	2001      	movs	r0, #1
 80059e6:	4688      	mov	r8, r1
 80059e8:	e78a      	b.n	8005900 <_vfiprintf_r+0xc0>
 80059ea:	2300      	movs	r3, #0
 80059ec:	f108 0801 	add.w	r8, r8, #1
 80059f0:	9305      	str	r3, [sp, #20]
 80059f2:	4619      	mov	r1, r3
 80059f4:	250a      	movs	r5, #10
 80059f6:	4640      	mov	r0, r8
 80059f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059fc:	3a30      	subs	r2, #48	; 0x30
 80059fe:	2a09      	cmp	r2, #9
 8005a00:	d903      	bls.n	8005a0a <_vfiprintf_r+0x1ca>
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0c3      	beq.n	800598e <_vfiprintf_r+0x14e>
 8005a06:	9105      	str	r1, [sp, #20]
 8005a08:	e7c1      	b.n	800598e <_vfiprintf_r+0x14e>
 8005a0a:	fb05 2101 	mla	r1, r5, r1, r2
 8005a0e:	2301      	movs	r3, #1
 8005a10:	4680      	mov	r8, r0
 8005a12:	e7f0      	b.n	80059f6 <_vfiprintf_r+0x1b6>
 8005a14:	ab03      	add	r3, sp, #12
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	4622      	mov	r2, r4
 8005a1a:	4b13      	ldr	r3, [pc, #76]	; (8005a68 <_vfiprintf_r+0x228>)
 8005a1c:	a904      	add	r1, sp, #16
 8005a1e:	4630      	mov	r0, r6
 8005a20:	f3af 8000 	nop.w
 8005a24:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005a28:	4681      	mov	r9, r0
 8005a2a:	d1d5      	bne.n	80059d8 <_vfiprintf_r+0x198>
 8005a2c:	89a3      	ldrh	r3, [r4, #12]
 8005a2e:	065b      	lsls	r3, r3, #25
 8005a30:	f53f af7e 	bmi.w	8005930 <_vfiprintf_r+0xf0>
 8005a34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a36:	e77d      	b.n	8005934 <_vfiprintf_r+0xf4>
 8005a38:	ab03      	add	r3, sp, #12
 8005a3a:	9300      	str	r3, [sp, #0]
 8005a3c:	4622      	mov	r2, r4
 8005a3e:	4b0a      	ldr	r3, [pc, #40]	; (8005a68 <_vfiprintf_r+0x228>)
 8005a40:	a904      	add	r1, sp, #16
 8005a42:	4630      	mov	r0, r6
 8005a44:	f000 f888 	bl	8005b58 <_printf_i>
 8005a48:	e7ec      	b.n	8005a24 <_vfiprintf_r+0x1e4>
 8005a4a:	bf00      	nop
 8005a4c:	08006010 	.word	0x08006010
 8005a50:	08006050 	.word	0x08006050
 8005a54:	08006030 	.word	0x08006030
 8005a58:	08005ff0 	.word	0x08005ff0
 8005a5c:	08006056 	.word	0x08006056
 8005a60:	0800605a 	.word	0x0800605a
 8005a64:	00000000 	.word	0x00000000
 8005a68:	0800581b 	.word	0x0800581b

08005a6c <_printf_common>:
 8005a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a70:	4691      	mov	r9, r2
 8005a72:	461f      	mov	r7, r3
 8005a74:	688a      	ldr	r2, [r1, #8]
 8005a76:	690b      	ldr	r3, [r1, #16]
 8005a78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	bfb8      	it	lt
 8005a80:	4613      	movlt	r3, r2
 8005a82:	f8c9 3000 	str.w	r3, [r9]
 8005a86:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a8a:	4606      	mov	r6, r0
 8005a8c:	460c      	mov	r4, r1
 8005a8e:	b112      	cbz	r2, 8005a96 <_printf_common+0x2a>
 8005a90:	3301      	adds	r3, #1
 8005a92:	f8c9 3000 	str.w	r3, [r9]
 8005a96:	6823      	ldr	r3, [r4, #0]
 8005a98:	0699      	lsls	r1, r3, #26
 8005a9a:	bf42      	ittt	mi
 8005a9c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005aa0:	3302      	addmi	r3, #2
 8005aa2:	f8c9 3000 	strmi.w	r3, [r9]
 8005aa6:	6825      	ldr	r5, [r4, #0]
 8005aa8:	f015 0506 	ands.w	r5, r5, #6
 8005aac:	d107      	bne.n	8005abe <_printf_common+0x52>
 8005aae:	f104 0a19 	add.w	sl, r4, #25
 8005ab2:	68e3      	ldr	r3, [r4, #12]
 8005ab4:	f8d9 2000 	ldr.w	r2, [r9]
 8005ab8:	1a9b      	subs	r3, r3, r2
 8005aba:	42ab      	cmp	r3, r5
 8005abc:	dc28      	bgt.n	8005b10 <_printf_common+0xa4>
 8005abe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005ac2:	6822      	ldr	r2, [r4, #0]
 8005ac4:	3300      	adds	r3, #0
 8005ac6:	bf18      	it	ne
 8005ac8:	2301      	movne	r3, #1
 8005aca:	0692      	lsls	r2, r2, #26
 8005acc:	d42d      	bmi.n	8005b2a <_printf_common+0xbe>
 8005ace:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ad2:	4639      	mov	r1, r7
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	47c0      	blx	r8
 8005ad8:	3001      	adds	r0, #1
 8005ada:	d020      	beq.n	8005b1e <_printf_common+0xb2>
 8005adc:	6823      	ldr	r3, [r4, #0]
 8005ade:	68e5      	ldr	r5, [r4, #12]
 8005ae0:	f8d9 2000 	ldr.w	r2, [r9]
 8005ae4:	f003 0306 	and.w	r3, r3, #6
 8005ae8:	2b04      	cmp	r3, #4
 8005aea:	bf08      	it	eq
 8005aec:	1aad      	subeq	r5, r5, r2
 8005aee:	68a3      	ldr	r3, [r4, #8]
 8005af0:	6922      	ldr	r2, [r4, #16]
 8005af2:	bf0c      	ite	eq
 8005af4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005af8:	2500      	movne	r5, #0
 8005afa:	4293      	cmp	r3, r2
 8005afc:	bfc4      	itt	gt
 8005afe:	1a9b      	subgt	r3, r3, r2
 8005b00:	18ed      	addgt	r5, r5, r3
 8005b02:	f04f 0900 	mov.w	r9, #0
 8005b06:	341a      	adds	r4, #26
 8005b08:	454d      	cmp	r5, r9
 8005b0a:	d11a      	bne.n	8005b42 <_printf_common+0xd6>
 8005b0c:	2000      	movs	r0, #0
 8005b0e:	e008      	b.n	8005b22 <_printf_common+0xb6>
 8005b10:	2301      	movs	r3, #1
 8005b12:	4652      	mov	r2, sl
 8005b14:	4639      	mov	r1, r7
 8005b16:	4630      	mov	r0, r6
 8005b18:	47c0      	blx	r8
 8005b1a:	3001      	adds	r0, #1
 8005b1c:	d103      	bne.n	8005b26 <_printf_common+0xba>
 8005b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b26:	3501      	adds	r5, #1
 8005b28:	e7c3      	b.n	8005ab2 <_printf_common+0x46>
 8005b2a:	18e1      	adds	r1, r4, r3
 8005b2c:	1c5a      	adds	r2, r3, #1
 8005b2e:	2030      	movs	r0, #48	; 0x30
 8005b30:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b34:	4422      	add	r2, r4
 8005b36:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b3a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b3e:	3302      	adds	r3, #2
 8005b40:	e7c5      	b.n	8005ace <_printf_common+0x62>
 8005b42:	2301      	movs	r3, #1
 8005b44:	4622      	mov	r2, r4
 8005b46:	4639      	mov	r1, r7
 8005b48:	4630      	mov	r0, r6
 8005b4a:	47c0      	blx	r8
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	d0e6      	beq.n	8005b1e <_printf_common+0xb2>
 8005b50:	f109 0901 	add.w	r9, r9, #1
 8005b54:	e7d8      	b.n	8005b08 <_printf_common+0x9c>
	...

08005b58 <_printf_i>:
 8005b58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005b5c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005b60:	460c      	mov	r4, r1
 8005b62:	7e09      	ldrb	r1, [r1, #24]
 8005b64:	b085      	sub	sp, #20
 8005b66:	296e      	cmp	r1, #110	; 0x6e
 8005b68:	4617      	mov	r7, r2
 8005b6a:	4606      	mov	r6, r0
 8005b6c:	4698      	mov	r8, r3
 8005b6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b70:	f000 80b3 	beq.w	8005cda <_printf_i+0x182>
 8005b74:	d822      	bhi.n	8005bbc <_printf_i+0x64>
 8005b76:	2963      	cmp	r1, #99	; 0x63
 8005b78:	d036      	beq.n	8005be8 <_printf_i+0x90>
 8005b7a:	d80a      	bhi.n	8005b92 <_printf_i+0x3a>
 8005b7c:	2900      	cmp	r1, #0
 8005b7e:	f000 80b9 	beq.w	8005cf4 <_printf_i+0x19c>
 8005b82:	2958      	cmp	r1, #88	; 0x58
 8005b84:	f000 8083 	beq.w	8005c8e <_printf_i+0x136>
 8005b88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b8c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005b90:	e032      	b.n	8005bf8 <_printf_i+0xa0>
 8005b92:	2964      	cmp	r1, #100	; 0x64
 8005b94:	d001      	beq.n	8005b9a <_printf_i+0x42>
 8005b96:	2969      	cmp	r1, #105	; 0x69
 8005b98:	d1f6      	bne.n	8005b88 <_printf_i+0x30>
 8005b9a:	6820      	ldr	r0, [r4, #0]
 8005b9c:	6813      	ldr	r3, [r2, #0]
 8005b9e:	0605      	lsls	r5, r0, #24
 8005ba0:	f103 0104 	add.w	r1, r3, #4
 8005ba4:	d52a      	bpl.n	8005bfc <_printf_i+0xa4>
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	6011      	str	r1, [r2, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	da03      	bge.n	8005bb6 <_printf_i+0x5e>
 8005bae:	222d      	movs	r2, #45	; 0x2d
 8005bb0:	425b      	negs	r3, r3
 8005bb2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005bb6:	486f      	ldr	r0, [pc, #444]	; (8005d74 <_printf_i+0x21c>)
 8005bb8:	220a      	movs	r2, #10
 8005bba:	e039      	b.n	8005c30 <_printf_i+0xd8>
 8005bbc:	2973      	cmp	r1, #115	; 0x73
 8005bbe:	f000 809d 	beq.w	8005cfc <_printf_i+0x1a4>
 8005bc2:	d808      	bhi.n	8005bd6 <_printf_i+0x7e>
 8005bc4:	296f      	cmp	r1, #111	; 0x6f
 8005bc6:	d020      	beq.n	8005c0a <_printf_i+0xb2>
 8005bc8:	2970      	cmp	r1, #112	; 0x70
 8005bca:	d1dd      	bne.n	8005b88 <_printf_i+0x30>
 8005bcc:	6823      	ldr	r3, [r4, #0]
 8005bce:	f043 0320 	orr.w	r3, r3, #32
 8005bd2:	6023      	str	r3, [r4, #0]
 8005bd4:	e003      	b.n	8005bde <_printf_i+0x86>
 8005bd6:	2975      	cmp	r1, #117	; 0x75
 8005bd8:	d017      	beq.n	8005c0a <_printf_i+0xb2>
 8005bda:	2978      	cmp	r1, #120	; 0x78
 8005bdc:	d1d4      	bne.n	8005b88 <_printf_i+0x30>
 8005bde:	2378      	movs	r3, #120	; 0x78
 8005be0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005be4:	4864      	ldr	r0, [pc, #400]	; (8005d78 <_printf_i+0x220>)
 8005be6:	e055      	b.n	8005c94 <_printf_i+0x13c>
 8005be8:	6813      	ldr	r3, [r2, #0]
 8005bea:	1d19      	adds	r1, r3, #4
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	6011      	str	r1, [r2, #0]
 8005bf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e08c      	b.n	8005d16 <_printf_i+0x1be>
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	6011      	str	r1, [r2, #0]
 8005c00:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005c04:	bf18      	it	ne
 8005c06:	b21b      	sxthne	r3, r3
 8005c08:	e7cf      	b.n	8005baa <_printf_i+0x52>
 8005c0a:	6813      	ldr	r3, [r2, #0]
 8005c0c:	6825      	ldr	r5, [r4, #0]
 8005c0e:	1d18      	adds	r0, r3, #4
 8005c10:	6010      	str	r0, [r2, #0]
 8005c12:	0628      	lsls	r0, r5, #24
 8005c14:	d501      	bpl.n	8005c1a <_printf_i+0xc2>
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	e002      	b.n	8005c20 <_printf_i+0xc8>
 8005c1a:	0668      	lsls	r0, r5, #25
 8005c1c:	d5fb      	bpl.n	8005c16 <_printf_i+0xbe>
 8005c1e:	881b      	ldrh	r3, [r3, #0]
 8005c20:	4854      	ldr	r0, [pc, #336]	; (8005d74 <_printf_i+0x21c>)
 8005c22:	296f      	cmp	r1, #111	; 0x6f
 8005c24:	bf14      	ite	ne
 8005c26:	220a      	movne	r2, #10
 8005c28:	2208      	moveq	r2, #8
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c30:	6865      	ldr	r5, [r4, #4]
 8005c32:	60a5      	str	r5, [r4, #8]
 8005c34:	2d00      	cmp	r5, #0
 8005c36:	f2c0 8095 	blt.w	8005d64 <_printf_i+0x20c>
 8005c3a:	6821      	ldr	r1, [r4, #0]
 8005c3c:	f021 0104 	bic.w	r1, r1, #4
 8005c40:	6021      	str	r1, [r4, #0]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d13d      	bne.n	8005cc2 <_printf_i+0x16a>
 8005c46:	2d00      	cmp	r5, #0
 8005c48:	f040 808e 	bne.w	8005d68 <_printf_i+0x210>
 8005c4c:	4665      	mov	r5, ip
 8005c4e:	2a08      	cmp	r2, #8
 8005c50:	d10b      	bne.n	8005c6a <_printf_i+0x112>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	07db      	lsls	r3, r3, #31
 8005c56:	d508      	bpl.n	8005c6a <_printf_i+0x112>
 8005c58:	6923      	ldr	r3, [r4, #16]
 8005c5a:	6862      	ldr	r2, [r4, #4]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	bfde      	ittt	le
 8005c60:	2330      	movle	r3, #48	; 0x30
 8005c62:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c66:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c6a:	ebac 0305 	sub.w	r3, ip, r5
 8005c6e:	6123      	str	r3, [r4, #16]
 8005c70:	f8cd 8000 	str.w	r8, [sp]
 8005c74:	463b      	mov	r3, r7
 8005c76:	aa03      	add	r2, sp, #12
 8005c78:	4621      	mov	r1, r4
 8005c7a:	4630      	mov	r0, r6
 8005c7c:	f7ff fef6 	bl	8005a6c <_printf_common>
 8005c80:	3001      	adds	r0, #1
 8005c82:	d14d      	bne.n	8005d20 <_printf_i+0x1c8>
 8005c84:	f04f 30ff 	mov.w	r0, #4294967295
 8005c88:	b005      	add	sp, #20
 8005c8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c8e:	4839      	ldr	r0, [pc, #228]	; (8005d74 <_printf_i+0x21c>)
 8005c90:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005c94:	6813      	ldr	r3, [r2, #0]
 8005c96:	6821      	ldr	r1, [r4, #0]
 8005c98:	1d1d      	adds	r5, r3, #4
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6015      	str	r5, [r2, #0]
 8005c9e:	060a      	lsls	r2, r1, #24
 8005ca0:	d50b      	bpl.n	8005cba <_printf_i+0x162>
 8005ca2:	07ca      	lsls	r2, r1, #31
 8005ca4:	bf44      	itt	mi
 8005ca6:	f041 0120 	orrmi.w	r1, r1, #32
 8005caa:	6021      	strmi	r1, [r4, #0]
 8005cac:	b91b      	cbnz	r3, 8005cb6 <_printf_i+0x15e>
 8005cae:	6822      	ldr	r2, [r4, #0]
 8005cb0:	f022 0220 	bic.w	r2, r2, #32
 8005cb4:	6022      	str	r2, [r4, #0]
 8005cb6:	2210      	movs	r2, #16
 8005cb8:	e7b7      	b.n	8005c2a <_printf_i+0xd2>
 8005cba:	064d      	lsls	r5, r1, #25
 8005cbc:	bf48      	it	mi
 8005cbe:	b29b      	uxthmi	r3, r3
 8005cc0:	e7ef      	b.n	8005ca2 <_printf_i+0x14a>
 8005cc2:	4665      	mov	r5, ip
 8005cc4:	fbb3 f1f2 	udiv	r1, r3, r2
 8005cc8:	fb02 3311 	mls	r3, r2, r1, r3
 8005ccc:	5cc3      	ldrb	r3, [r0, r3]
 8005cce:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	2900      	cmp	r1, #0
 8005cd6:	d1f5      	bne.n	8005cc4 <_printf_i+0x16c>
 8005cd8:	e7b9      	b.n	8005c4e <_printf_i+0xf6>
 8005cda:	6813      	ldr	r3, [r2, #0]
 8005cdc:	6825      	ldr	r5, [r4, #0]
 8005cde:	6961      	ldr	r1, [r4, #20]
 8005ce0:	1d18      	adds	r0, r3, #4
 8005ce2:	6010      	str	r0, [r2, #0]
 8005ce4:	0628      	lsls	r0, r5, #24
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	d501      	bpl.n	8005cee <_printf_i+0x196>
 8005cea:	6019      	str	r1, [r3, #0]
 8005cec:	e002      	b.n	8005cf4 <_printf_i+0x19c>
 8005cee:	066a      	lsls	r2, r5, #25
 8005cf0:	d5fb      	bpl.n	8005cea <_printf_i+0x192>
 8005cf2:	8019      	strh	r1, [r3, #0]
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	6123      	str	r3, [r4, #16]
 8005cf8:	4665      	mov	r5, ip
 8005cfa:	e7b9      	b.n	8005c70 <_printf_i+0x118>
 8005cfc:	6813      	ldr	r3, [r2, #0]
 8005cfe:	1d19      	adds	r1, r3, #4
 8005d00:	6011      	str	r1, [r2, #0]
 8005d02:	681d      	ldr	r5, [r3, #0]
 8005d04:	6862      	ldr	r2, [r4, #4]
 8005d06:	2100      	movs	r1, #0
 8005d08:	4628      	mov	r0, r5
 8005d0a:	f7fa fa89 	bl	8000220 <memchr>
 8005d0e:	b108      	cbz	r0, 8005d14 <_printf_i+0x1bc>
 8005d10:	1b40      	subs	r0, r0, r5
 8005d12:	6060      	str	r0, [r4, #4]
 8005d14:	6863      	ldr	r3, [r4, #4]
 8005d16:	6123      	str	r3, [r4, #16]
 8005d18:	2300      	movs	r3, #0
 8005d1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d1e:	e7a7      	b.n	8005c70 <_printf_i+0x118>
 8005d20:	6923      	ldr	r3, [r4, #16]
 8005d22:	462a      	mov	r2, r5
 8005d24:	4639      	mov	r1, r7
 8005d26:	4630      	mov	r0, r6
 8005d28:	47c0      	blx	r8
 8005d2a:	3001      	adds	r0, #1
 8005d2c:	d0aa      	beq.n	8005c84 <_printf_i+0x12c>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	079b      	lsls	r3, r3, #30
 8005d32:	d413      	bmi.n	8005d5c <_printf_i+0x204>
 8005d34:	68e0      	ldr	r0, [r4, #12]
 8005d36:	9b03      	ldr	r3, [sp, #12]
 8005d38:	4298      	cmp	r0, r3
 8005d3a:	bfb8      	it	lt
 8005d3c:	4618      	movlt	r0, r3
 8005d3e:	e7a3      	b.n	8005c88 <_printf_i+0x130>
 8005d40:	2301      	movs	r3, #1
 8005d42:	464a      	mov	r2, r9
 8005d44:	4639      	mov	r1, r7
 8005d46:	4630      	mov	r0, r6
 8005d48:	47c0      	blx	r8
 8005d4a:	3001      	adds	r0, #1
 8005d4c:	d09a      	beq.n	8005c84 <_printf_i+0x12c>
 8005d4e:	3501      	adds	r5, #1
 8005d50:	68e3      	ldr	r3, [r4, #12]
 8005d52:	9a03      	ldr	r2, [sp, #12]
 8005d54:	1a9b      	subs	r3, r3, r2
 8005d56:	42ab      	cmp	r3, r5
 8005d58:	dcf2      	bgt.n	8005d40 <_printf_i+0x1e8>
 8005d5a:	e7eb      	b.n	8005d34 <_printf_i+0x1dc>
 8005d5c:	2500      	movs	r5, #0
 8005d5e:	f104 0919 	add.w	r9, r4, #25
 8005d62:	e7f5      	b.n	8005d50 <_printf_i+0x1f8>
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d1ac      	bne.n	8005cc2 <_printf_i+0x16a>
 8005d68:	7803      	ldrb	r3, [r0, #0]
 8005d6a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d6e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d72:	e76c      	b.n	8005c4e <_printf_i+0xf6>
 8005d74:	08006061 	.word	0x08006061
 8005d78:	08006072 	.word	0x08006072

08005d7c <_putc_r>:
 8005d7c:	b570      	push	{r4, r5, r6, lr}
 8005d7e:	460d      	mov	r5, r1
 8005d80:	4614      	mov	r4, r2
 8005d82:	4606      	mov	r6, r0
 8005d84:	b118      	cbz	r0, 8005d8e <_putc_r+0x12>
 8005d86:	6983      	ldr	r3, [r0, #24]
 8005d88:	b90b      	cbnz	r3, 8005d8e <_putc_r+0x12>
 8005d8a:	f7ff fb99 	bl	80054c0 <__sinit>
 8005d8e:	4b13      	ldr	r3, [pc, #76]	; (8005ddc <_putc_r+0x60>)
 8005d90:	429c      	cmp	r4, r3
 8005d92:	d112      	bne.n	8005dba <_putc_r+0x3e>
 8005d94:	6874      	ldr	r4, [r6, #4]
 8005d96:	68a3      	ldr	r3, [r4, #8]
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	60a3      	str	r3, [r4, #8]
 8005d9e:	da16      	bge.n	8005dce <_putc_r+0x52>
 8005da0:	69a2      	ldr	r2, [r4, #24]
 8005da2:	4293      	cmp	r3, r2
 8005da4:	db02      	blt.n	8005dac <_putc_r+0x30>
 8005da6:	b2eb      	uxtb	r3, r5
 8005da8:	2b0a      	cmp	r3, #10
 8005daa:	d110      	bne.n	8005dce <_putc_r+0x52>
 8005dac:	4622      	mov	r2, r4
 8005dae:	4629      	mov	r1, r5
 8005db0:	4630      	mov	r0, r6
 8005db2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005db6:	f7ff b9d3 	b.w	8005160 <__swbuf_r>
 8005dba:	4b09      	ldr	r3, [pc, #36]	; (8005de0 <_putc_r+0x64>)
 8005dbc:	429c      	cmp	r4, r3
 8005dbe:	d101      	bne.n	8005dc4 <_putc_r+0x48>
 8005dc0:	68b4      	ldr	r4, [r6, #8]
 8005dc2:	e7e8      	b.n	8005d96 <_putc_r+0x1a>
 8005dc4:	4b07      	ldr	r3, [pc, #28]	; (8005de4 <_putc_r+0x68>)
 8005dc6:	429c      	cmp	r4, r3
 8005dc8:	bf08      	it	eq
 8005dca:	68f4      	ldreq	r4, [r6, #12]
 8005dcc:	e7e3      	b.n	8005d96 <_putc_r+0x1a>
 8005dce:	6823      	ldr	r3, [r4, #0]
 8005dd0:	1c5a      	adds	r2, r3, #1
 8005dd2:	6022      	str	r2, [r4, #0]
 8005dd4:	701d      	strb	r5, [r3, #0]
 8005dd6:	b2e8      	uxtb	r0, r5
 8005dd8:	bd70      	pop	{r4, r5, r6, pc}
 8005dda:	bf00      	nop
 8005ddc:	08006010 	.word	0x08006010
 8005de0:	08006030 	.word	0x08006030
 8005de4:	08005ff0 	.word	0x08005ff0

08005de8 <_sbrk_r>:
 8005de8:	b538      	push	{r3, r4, r5, lr}
 8005dea:	4c06      	ldr	r4, [pc, #24]	; (8005e04 <_sbrk_r+0x1c>)
 8005dec:	2300      	movs	r3, #0
 8005dee:	4605      	mov	r5, r0
 8005df0:	4608      	mov	r0, r1
 8005df2:	6023      	str	r3, [r4, #0]
 8005df4:	f7fe fe84 	bl	8004b00 <_sbrk>
 8005df8:	1c43      	adds	r3, r0, #1
 8005dfa:	d102      	bne.n	8005e02 <_sbrk_r+0x1a>
 8005dfc:	6823      	ldr	r3, [r4, #0]
 8005dfe:	b103      	cbz	r3, 8005e02 <_sbrk_r+0x1a>
 8005e00:	602b      	str	r3, [r5, #0]
 8005e02:	bd38      	pop	{r3, r4, r5, pc}
 8005e04:	20000ae0 	.word	0x20000ae0

08005e08 <__sread>:
 8005e08:	b510      	push	{r4, lr}
 8005e0a:	460c      	mov	r4, r1
 8005e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e10:	f000 f896 	bl	8005f40 <_read_r>
 8005e14:	2800      	cmp	r0, #0
 8005e16:	bfab      	itete	ge
 8005e18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e1a:	89a3      	ldrhlt	r3, [r4, #12]
 8005e1c:	181b      	addge	r3, r3, r0
 8005e1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e22:	bfac      	ite	ge
 8005e24:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e26:	81a3      	strhlt	r3, [r4, #12]
 8005e28:	bd10      	pop	{r4, pc}

08005e2a <__swrite>:
 8005e2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e2e:	461f      	mov	r7, r3
 8005e30:	898b      	ldrh	r3, [r1, #12]
 8005e32:	05db      	lsls	r3, r3, #23
 8005e34:	4605      	mov	r5, r0
 8005e36:	460c      	mov	r4, r1
 8005e38:	4616      	mov	r6, r2
 8005e3a:	d505      	bpl.n	8005e48 <__swrite+0x1e>
 8005e3c:	2302      	movs	r3, #2
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e44:	f000 f868 	bl	8005f18 <_lseek_r>
 8005e48:	89a3      	ldrh	r3, [r4, #12]
 8005e4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e52:	81a3      	strh	r3, [r4, #12]
 8005e54:	4632      	mov	r2, r6
 8005e56:	463b      	mov	r3, r7
 8005e58:	4628      	mov	r0, r5
 8005e5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e5e:	f000 b817 	b.w	8005e90 <_write_r>

08005e62 <__sseek>:
 8005e62:	b510      	push	{r4, lr}
 8005e64:	460c      	mov	r4, r1
 8005e66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e6a:	f000 f855 	bl	8005f18 <_lseek_r>
 8005e6e:	1c43      	adds	r3, r0, #1
 8005e70:	89a3      	ldrh	r3, [r4, #12]
 8005e72:	bf15      	itete	ne
 8005e74:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e7e:	81a3      	strheq	r3, [r4, #12]
 8005e80:	bf18      	it	ne
 8005e82:	81a3      	strhne	r3, [r4, #12]
 8005e84:	bd10      	pop	{r4, pc}

08005e86 <__sclose>:
 8005e86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e8a:	f000 b813 	b.w	8005eb4 <_close_r>
	...

08005e90 <_write_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	4c07      	ldr	r4, [pc, #28]	; (8005eb0 <_write_r+0x20>)
 8005e94:	4605      	mov	r5, r0
 8005e96:	4608      	mov	r0, r1
 8005e98:	4611      	mov	r1, r2
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	6022      	str	r2, [r4, #0]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	f7fe fde9 	bl	8004a76 <_write>
 8005ea4:	1c43      	adds	r3, r0, #1
 8005ea6:	d102      	bne.n	8005eae <_write_r+0x1e>
 8005ea8:	6823      	ldr	r3, [r4, #0]
 8005eaa:	b103      	cbz	r3, 8005eae <_write_r+0x1e>
 8005eac:	602b      	str	r3, [r5, #0]
 8005eae:	bd38      	pop	{r3, r4, r5, pc}
 8005eb0:	20000ae0 	.word	0x20000ae0

08005eb4 <_close_r>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	4c06      	ldr	r4, [pc, #24]	; (8005ed0 <_close_r+0x1c>)
 8005eb8:	2300      	movs	r3, #0
 8005eba:	4605      	mov	r5, r0
 8005ebc:	4608      	mov	r0, r1
 8005ebe:	6023      	str	r3, [r4, #0]
 8005ec0:	f7fe fdea 	bl	8004a98 <_close>
 8005ec4:	1c43      	adds	r3, r0, #1
 8005ec6:	d102      	bne.n	8005ece <_close_r+0x1a>
 8005ec8:	6823      	ldr	r3, [r4, #0]
 8005eca:	b103      	cbz	r3, 8005ece <_close_r+0x1a>
 8005ecc:	602b      	str	r3, [r5, #0]
 8005ece:	bd38      	pop	{r3, r4, r5, pc}
 8005ed0:	20000ae0 	.word	0x20000ae0

08005ed4 <_fstat_r>:
 8005ed4:	b538      	push	{r3, r4, r5, lr}
 8005ed6:	4c07      	ldr	r4, [pc, #28]	; (8005ef4 <_fstat_r+0x20>)
 8005ed8:	2300      	movs	r3, #0
 8005eda:	4605      	mov	r5, r0
 8005edc:	4608      	mov	r0, r1
 8005ede:	4611      	mov	r1, r2
 8005ee0:	6023      	str	r3, [r4, #0]
 8005ee2:	f7fe fde5 	bl	8004ab0 <_fstat>
 8005ee6:	1c43      	adds	r3, r0, #1
 8005ee8:	d102      	bne.n	8005ef0 <_fstat_r+0x1c>
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	b103      	cbz	r3, 8005ef0 <_fstat_r+0x1c>
 8005eee:	602b      	str	r3, [r5, #0]
 8005ef0:	bd38      	pop	{r3, r4, r5, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20000ae0 	.word	0x20000ae0

08005ef8 <_isatty_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4c06      	ldr	r4, [pc, #24]	; (8005f14 <_isatty_r+0x1c>)
 8005efc:	2300      	movs	r3, #0
 8005efe:	4605      	mov	r5, r0
 8005f00:	4608      	mov	r0, r1
 8005f02:	6023      	str	r3, [r4, #0]
 8005f04:	f7fe fde4 	bl	8004ad0 <_isatty>
 8005f08:	1c43      	adds	r3, r0, #1
 8005f0a:	d102      	bne.n	8005f12 <_isatty_r+0x1a>
 8005f0c:	6823      	ldr	r3, [r4, #0]
 8005f0e:	b103      	cbz	r3, 8005f12 <_isatty_r+0x1a>
 8005f10:	602b      	str	r3, [r5, #0]
 8005f12:	bd38      	pop	{r3, r4, r5, pc}
 8005f14:	20000ae0 	.word	0x20000ae0

08005f18 <_lseek_r>:
 8005f18:	b538      	push	{r3, r4, r5, lr}
 8005f1a:	4c07      	ldr	r4, [pc, #28]	; (8005f38 <_lseek_r+0x20>)
 8005f1c:	4605      	mov	r5, r0
 8005f1e:	4608      	mov	r0, r1
 8005f20:	4611      	mov	r1, r2
 8005f22:	2200      	movs	r2, #0
 8005f24:	6022      	str	r2, [r4, #0]
 8005f26:	461a      	mov	r2, r3
 8005f28:	f7fe fddd 	bl	8004ae6 <_lseek>
 8005f2c:	1c43      	adds	r3, r0, #1
 8005f2e:	d102      	bne.n	8005f36 <_lseek_r+0x1e>
 8005f30:	6823      	ldr	r3, [r4, #0]
 8005f32:	b103      	cbz	r3, 8005f36 <_lseek_r+0x1e>
 8005f34:	602b      	str	r3, [r5, #0]
 8005f36:	bd38      	pop	{r3, r4, r5, pc}
 8005f38:	20000ae0 	.word	0x20000ae0

08005f3c <__malloc_lock>:
 8005f3c:	4770      	bx	lr

08005f3e <__malloc_unlock>:
 8005f3e:	4770      	bx	lr

08005f40 <_read_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	4c07      	ldr	r4, [pc, #28]	; (8005f60 <_read_r+0x20>)
 8005f44:	4605      	mov	r5, r0
 8005f46:	4608      	mov	r0, r1
 8005f48:	4611      	mov	r1, r2
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	6022      	str	r2, [r4, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	f7fe fd74 	bl	8004a3c <_read>
 8005f54:	1c43      	adds	r3, r0, #1
 8005f56:	d102      	bne.n	8005f5e <_read_r+0x1e>
 8005f58:	6823      	ldr	r3, [r4, #0]
 8005f5a:	b103      	cbz	r3, 8005f5e <_read_r+0x1e>
 8005f5c:	602b      	str	r3, [r5, #0]
 8005f5e:	bd38      	pop	{r3, r4, r5, pc}
 8005f60:	20000ae0 	.word	0x20000ae0

08005f64 <_init>:
 8005f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f66:	bf00      	nop
 8005f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6a:	bc08      	pop	{r3}
 8005f6c:	469e      	mov	lr, r3
 8005f6e:	4770      	bx	lr

08005f70 <_fini>:
 8005f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f72:	bf00      	nop
 8005f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f76:	bc08      	pop	{r3}
 8005f78:	469e      	mov	lr, r3
 8005f7a:	4770      	bx	lr
