Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Oct 24 22:06:20 2022
| Host         : DESKTOP-BGR9DV7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             247 |          100 |
| No           | No                    | Yes                    |              21 |            8 |
| No           | Yes                   | No                     |             123 |           40 |
| Yes          | No                    | No                     |             259 |          112 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |              64 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
| ~SPIClockGen/SCLK_reg_0     |                                            | SPI/clr                                  |                1 |              1 |         1.00 |
|  sclk_BUFG                  | MCU/PR_alu_out_MEM/TFT_DC0_out             |                                          |                1 |              1 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                            | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0 |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                            | SSG_DISP/CathMod/r_disp_digit[0]         |                1 |              2 |         2.00 |
| ~SPIClockGen/SCLK_reg_0     | SPI/FSM_onehot_cur[2]_i_1_n_0              | BTNC_IBUF                                |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG              |                                            |                                          |                5 |              5 |         1.00 |
| ~SPI/CLK                    |                                            | SPI/clr                                  |                3 |              8 |         2.67 |
|  sclk_BUFG                  | MCU/PR_alu_out_MEM/E[0]                    |                                          |                3 |              8 |         2.67 |
|  SSG_DISP/CathMod/s_clk_500 |                                            |                                          |                6 |              9 |         1.50 |
|  SPI/CLK                    |                                            | SPI/clr                                  |                4 |             12 |         3.00 |
|  sclk_BUFG                  | MCU/PR_alu_out_MEM/register_reg[0][0]_0[0] |                                          |                7 |             16 |         2.29 |
|  sclk_BUFG                  | MCU/PR_alu_out_MEM/register_reg[0][0]_1[0] |                                          |               10 |             16 |         1.60 |
|  sclk_BUFG                  | MCU/PR_memRead2_MEM/O23[0]                 |                                          |                7 |             16 |         2.29 |
|  CLK_IBUF_BUFG              |                                            | SSG_DISP/CathMod/clear                   |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG              |                                            | SPIClockGen/SCLK                         |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG              |                                            | clkDIv/sclk_0                            |                8 |             31 |         3.88 |
|  sclk_BUFG                  | MCU/HzHr/stall                             | MCU/HzHr/fw_1_reg[is_load]_1             |               16 |             32 |         2.00 |
|  sclk_BUFG                  | MCU/HzHr/stall                             | BTNC_IBUF                                |               10 |             32 |         3.20 |
|  sclk_BUFG                  | ram_reg_r1_0_31_0_5_i_75_n_0               |                                          |               30 |             32 |         1.07 |
|  sclk_BUFG                  |                                            | MCU/HzHr/fw_1[addr][4]_i_1_n_0           |               17 |             37 |         2.18 |
| ~sclk_BUFG                  | MCU/PR_regWrite_WB/en0                     |                                          |               11 |             88 |         8.00 |
|  sclk_BUFG                  | MCU/HzHr/stall                             |                                          |               54 |            170 |         3.15 |
|  sclk_BUFG                  |                                            |                                          |               89 |            233 |         2.62 |
+-----------------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+


