
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f904  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000968  40000000  0000f904  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001b54  40000968  40000968  00018968  2**2
                  ALLOC
  3 .stack        00001980  40002500  40002500  00018970  2**4
                  CONTENTS
  4 .comment      0000046e  00000000  00000000  0001a2f0  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000410  00000000  00000000  0001a760  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000013dc  00000000  00000000  0001ab70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000098c7  00000000  00000000  0001bf4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000130f  00000000  00000000  00025813  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000021ca  00000000  00000000  00026b22  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000d34  00000000  00000000  00028cec  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001aa3  00000000  00000000  00029a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002a46  00000000  00000000  0002b4c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000048  00000000  00000000  0002df09  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__Vectors>:
// Exception Vectors
// Mapped to Address 0.
// Absolute addressing mode must be used.

__Vectors:        LDR     PC,Reset_Addr         
       0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <Reset_Addr>
                LDR     PC,Undef_Addr
       4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <Undef_Addr>
                LDR     PC,SWI_Addr
       8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <SWI_Addr>
                LDR     PC,PAbt_Addr
       c:	e59ff018 	ldr	pc, [pc, #24]	; 2c <PAbt_Addr>
                LDR     PC,DAbt_Addr
      10:	e59ff018 	ldr	pc, [pc, #24]	; 30 <DAbt_Addr>
                NOP                            /* Reserved Vector */
      14:	e1a00000 	nop			(mov r0,r0)
//                LDR     PC,IRQ_Addr
//                LDR     PC,[PC, #-0x0FF0]      /* Vector from VicVectAddr */
                LDR     PC,IRQ_Wrapper_Addr
      18:	e59ff018 	ldr	pc, [pc, #24]	; 38 <IRQ_Wrapper_Addr>
                LDR     PC,FIQ_Addr
      1c:	e59ff018 	ldr	pc, [pc, #24]	; 3c <FIQ_Addr>

00000020 <Reset_Addr>:
      20:	00000168 	andeq	r0, r0, r8, ror #2

00000024 <Undef_Addr>:
      24:	00000040 	andeq	r0, r0, r0, asr #32

00000028 <SWI_Addr>:
      28:	00000098 	muleq	r0, r8, r0

0000002c <PAbt_Addr>:
      2c:	00000044 	andeq	r0, r0, r4, asr #32

00000030 <DAbt_Addr>:
      30:	00000048 	andeq	r0, r0, r8, asr #32
      34:	00000000 	andeq	r0, r0, r0

00000038 <IRQ_Wrapper_Addr>:
      38:	00000050 	andeq	r0, r0, r0, asr r0

0000003c <FIQ_Addr>:
      3c:	0000004c 	andeq	r0, r0, ip, asr #32

00000040 <Undef_Handler>:

Reset_Addr:       .word     Reset_Handler
Undef_Addr:       .word     Undef_Handler
// SWI_Addr:         .word     SWI_Handler
// SWI_Wrapper_Addr: .word     SWI_Wrapper
SWI_Addr:         .word     SoftwareInterrupt      /* in swi_handler.S */
PAbt_Addr:        .word     PAbt_Handler
DAbt_Addr:        .word     DAbt_Handler
                  .word     0                      /* Reserved Address */
// IRQ_Addr:         .word     __IRQ_Handler
IRQ_Wrapper_Addr: .word    __IRQ_Wrapper
FIQ_Addr:         .word     FIQ_Handler

Undef_Handler:  B       Undef_Handler
      40:	eafffffe 	b	40 <Undef_Handler>

00000044 <PAbt_Handler>:
/* SWI_Handler:    B       SWI_Handler */
PAbt_Handler:   B       PAbt_Handler
      44:	eafffffe 	b	44 <PAbt_Handler>

00000048 <DAbt_Handler>:
DAbt_Handler:   B       DAbt_Handler
      48:	eafffffe 	b	48 <DAbt_Handler>

0000004c <FIQ_Handler>:
/* IRQ_Handler:    B       IRQ_Handler */
FIQ_Handler:    B       FIQ_Handler
      4c:	eafffffe 	b	4c <FIQ_Handler>

00000050 <__IRQ_Wrapper>:

.size   __Vectors, . - __Vectors



.arm
.section .init, "ax"

.if (VECTREMAPPED)
/* mthomas: Dummy used during startup - mind the nops since the 
   flash-utility will overwrite the "reserved vector"-address
   with the checksum */
				B Reset_Handler
				NOP
				NOP
				NOP
				NOP
				NOP  /* Reserved Address */
				NOP
				NOP
.endif

.arm
.section .init, "ax"
.global __startup
.func __startup
__startup:

Reset_Handler:  

.if (VPBDIV_SETUP)
                LDR     R0, =VPBDIV
                LDR     R1, =VPBDIV_Val
                STR     R1, [R0]
.endif


.if (PLL_SETUP)
                LDR     R0, =PLL_BASE
                MOV     R1, #0xAA
                MOV     R2, #0x55

// Configure and Enable PLL
                MOV     R3, #PLLCFG_Val
                STR     R3, [R0, #PLLCFG_OFS] 
                MOV     R3, #PLLCON_PLLE
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]

// Wait until PLL Locked
PLL_Loop:       LDR     R3, [R0, #PLLSTAT_OFS]
                ANDS    R3, R3, #PLLSTAT_PLOCK
                BEQ     PLL_Loop

// Switch to PLL Clock
                MOV     R3, #(PLLCON_PLLE | PLLCON_PLLC)
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]
.endif


.if (MAM_SETUP)
                LDR     R0, =MAM_BASE
                MOV     R1, #MAMTIM_Val
                STR     R1, [R0, #MAMTIM_OFS] 
                MOV     R1, #MAMCR_Val
                STR     R1, [R0, #MAMCR_OFS] 
.endif


// Memory Mapping
                .set MEMMAP, 0xE01FC040  /* Memory Mapping Control */

.if (REMAP)
                LDR     R0, =MEMMAP
.if     (EXTMEM_MODE)                
                MOV     R1, #3
.elseif (RAM_MODE) || (VECTREMAPPED)
.print "MEMMAP to 2 on init"
                MOV     R1, #2
.else
                MOV     R1, #1
.endif
                STR     R1, [R0]
.endif

// Setup Stack for each mode
                LDR     R0, =Top_Stack

// Enter Undefined Instruction Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_UND|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #UND_Stack_Size

// Enter Abort Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_ABT|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #ABT_Stack_Size

// Enter FIQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_FIQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #FIQ_Stack_Size

// Enter IRQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_IRQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #IRQ_Stack_Size

// Enter Supervisor Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_SVC|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #SVC_Stack_Size

// Enter User Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_USR /* Interrupts enabled */
//				MSR     CPSR_c, #Mode_USR|I_Bit|F_Bit /* Interrupts disabled */
                MOV     SP, R0


.if (RAM_MODE==0)
/* Relocate .data section (Copy from ROM to RAM) */
                LDR     R1, =_etext 
                LDR     R2, =_data 
                LDR     R3, =_edata 
                CMP     R2, R3
                BEQ     DataIsEmpty
LoopRel:        CMP     R2, R3 
                LDRLO   R0, [R1], #4 
                STRLO   R0, [R2], #4 
                BLO     LoopRel 
DataIsEmpty:
.endif
 
/* Clear .bss section (Zero init) */
                MOV     R0, #0 
                LDR     R1, =__bss_start__ 
                LDR     R2, =__bss_end__ 
                CMP     R1,R2
                BEQ     BSSIsEmpty
LoopZI:         CMP     R1, R2 
                STRLO   R0, [R1], #4 
                BLO     LoopZI 
BSSIsEmpty:


// call C++ constructors of global objects
		LDR 	r0, =__ctors_start__
		LDR 	r1, =__ctors_end__
ctor_loop:
		CMP 	r0, r1
		BEQ 	ctor_end
		LDR 	r2, [r0], #4
		STMFD 	sp!, {r0-r1}
		MOV 	lr, pc
		MOV 	pc, r2
		LDMFD 	sp!, {r0-r1}
		B 		ctor_loop
ctor_end:

// Enter the C code
                //LDR     R0,=INIT
                LDR     R0,=main
                TST     R0,#1             // Bit-0 set: main is Thumb
                LDREQ   LR,=__exit_ARM    // ARM Mode
                LDRNE   LR,=__exit_THUMB  // Thumb Mode
                BX      R0

.size   __startup, . - __startup
.endfunc

.arm
.global __exit_ARM
.func __exit_ARM
__exit_ARM:
                B       __exit_ARM
.size   __exit_ARM, . - __exit_ARM
.endfunc

.thumb
.global __exit_THUMB
.func __exit_THUMB
__exit_THUMB:
                B       __exit_THUMB
.size   __exit_THUMB, . - __exit_THUMB
.endfunc


/* mthomas: the following code is inspired by various examples and
   documents from ARM, Atmel, Anglia Designs and others */


.text
.arm

.if (VECTREMAPPED)
.print "Handlers in section .vectmapped -> .data"
.section .vectmapped, "ax"
.else
.print "Handlers in section .vectorg -> .code/.text"
.section .vectorg, "ax"
.endif

.set VIC_base_addr, 0xFFFFF000
.set VIC_vect_offs, 0x30

        .arm
        .global __IRQ_Wrapper
        .func   __IRQ_Wrapper
__IRQ_Wrapper:
/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
      50:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
      54:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
      58:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
      5c:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
      60:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
/* R14 = LR */
            ldr         r14, =VIC_base_addr
      64:	e59fe028 	ldr	lr, [pc, #40]	; 94 <.text+0x94>
            ldr         r0 , [r14, #VIC_vect_offs]
      68:	e59e0030 	ldr	r0, [lr, #48]
            /*str         r14, [r14, #VIC_vect_offs]*/

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #I_Bit | Mode_SVC
      6c:	e321f093 	msr	CPSR_c, #147	; 0x93

/*- Save scratch/used registers and LR in User Stack */
            /*stmfd       sp!, { r1-r3, r12, r14}*/
            stmfd       sp!, { r1-r12, r14 }
      70:	e92d5ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Branch to the routine pointed by the VIC-Vector-Address  */
            mov         r14, pc
      74:	e1a0e00f 	mov	lr, pc
            bx          r0
      78:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            /* ldmia       sp!, { r1-r3, r12, r14} */
            ldmia       sp!, { r1-r12, r14 }
      7c:	e8bd5ffe 	ldmia	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_Bit | Mode_IRQ
      80:	e321f092 	msr	CPSR_c, #146	; 0x92

#if 0
/* VICVectAddr=0 is already done in the ISRs of the Philips-Examples 
   so commented out here */
/*- Mark the End of Interrupt on the VIC */
            ldr         r14, =VIC_base_addr
            str         r14, [r14, #VIC_vect_offs]
#endif

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
      84:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
      88:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
      8c:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
      90:	e8fd8000 	ldmia	sp!, {pc}^
      94:	fffff000 	undefined instruction 0xfffff000

00000098 <SoftwareInterrupt>:
.global SoftwareInterrupt
.func   SoftwareInterrupt
SoftwareInterrupt:
SWI_HandlerMT:
	STMFD   sp!, {r4, lr}      /* store regs. */
      98:	e92d4010 	stmdb	sp!, {r4, lr}
	MRS     r4, spsr
      9c:	e14f4000 	mrs	r4, SPSR
	TST     r4, #T_Bit             /* test for thumb */
      a0:	e3140020 	tst	r4, #32	; 0x20
	LDRNEH  r4, [lr, #-2]          /* NE->thumb - get swi instruction code */
      a4:	115e40b2 	ldrneh	r4, [lr, #-2]
	BICNE   r4, r4, #0xff00        /* NE->thumb - clear top 8 bits leaving swi "comment field"=number */
      a8:	13c44cff 	bicne	r4, r4, #65280	; 0xff00
	LDREQ   r4, [lr, #-4]          /* EQ->arm - get swi instruction code */
      ac:	051e4004 	ldreq	r4, [lr, #-4]
	BICEQ   r4, r4, #0xff000000    /* EQ->arm - clear top 8 bits leaving swi "comment field"=number */
      b0:	03c444ff 	biceq	r4, r4, #-16777216	; 0xff000000
	CMP     r4, #MAX_SWI           /* range-check */
      b4:	e3540006 	cmp	r4, #6	; 0x6
	LDRLS   pc, [pc, r4, LSL #2]   /* jump to routine if <= MAX (LS) */
      b8:	979ff104 	ldrls	pc, [pc, r4, lsl #2]

000000bc <SWIOutOfRange>:
SWIOutOfRange:
	B       SWIOutOfRange
      bc:	eafffffe 	b	bc <SWIOutOfRange>

000000c0 <SwiTableStart>:
      c0:	000000dc 	ldreqd	r0, [r0], -ip
      c4:	000000ec 	andeq	r0, r0, ip, ror #1
      c8:	000000fc 	streqd	r0, [r0], -ip
      cc:	00000110 	andeq	r0, r0, r0, lsl r1
      d0:	00000124 	andeq	r0, r0, r4, lsr #2
      d4:	0000012c 	andeq	r0, r0, ip, lsr #2
      d8:	00000148 	andeq	r0, r0, r8, asr #2

000000dc <IRQDisable>:

/* Jump-Table */
SwiTableStart:
	.word IRQDisable	// 0
	.word IRQEnable		// 1
	.word FIQDisable	// 2
	.word FIQEnable		// 3
	.word CPSRget		// 4
	.word IRQRestore	// 5
	.word FIQRestore	// 6
SwiTableEnd:
.set MAX_SWI, ((SwiTableEnd-SwiTableStart)/4)-1

IRQDisable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      dc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #I_Bit                  /* I_Bit set */
      e0:	e3804080 	orr	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      e4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
      e8:	ea00001d 	b	164 <EndofSWI>

000000ec <IRQEnable>:

IRQEnable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      ec:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #I_Bit                  /* I_Bit clear */
      f0:	e3c04080 	bic	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      f4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI                       
      f8:	ea000019 	b	164 <EndofSWI>

000000fc <FIQDisable>:

FIQDisable:
	MRS     r0, SPSR
      fc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #F_Bit
     100:	e3804040 	orr	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     104:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     108:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     10c:	ea000014 	b	164 <EndofSWI>

00000110 <FIQEnable>:

FIQEnable:
	MRS     r0, SPSR
     110:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #F_Bit
     114:	e3c04040 	bic	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     118:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     11c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     120:	ea00000f 	b	164 <EndofSWI>

00000124 <CPSRget>:

CPSRget:
	// LDR r0, =0xdeadbeef
	MRS     r0, SPSR                        /* Get SPSR */
     124:	e14f0000 	mrs	r0, SPSR
	B       EndofSWI                       
     128:	ea00000d 	b	164 <EndofSWI>

0000012c <IRQRestore>:

IRQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     12c:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #I_Bit
     130:	e2000080 	and	r0, r0, #128	; 0x80
	TST     r0, #I_Bit             /* Test input for I_Bit */
     134:	e3100080 	tst	r0, #128	; 0x80
	BICEQ   r4, r4, #I_Bit
     138:	03c44080 	biceq	r4, r4, #128	; 0x80
	ORRNE   r4, r4, #I_Bit
     13c:	13844080 	orrne	r4, r4, #128	; 0x80
	MSR     SPSR_c, r4
     140:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     144:	ea000006 	b	164 <EndofSWI>

00000148 <FIQRestore>:

FIQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     148:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #F_Bit
     14c:	e2000040 	and	r0, r0, #64	; 0x40
	TST     r0, #F_Bit             /* Test input for F_Bit */
     150:	e3100040 	tst	r0, #64	; 0x40
	BICEQ   r4, r4, #F_Bit
     154:	03c44040 	biceq	r4, r4, #64	; 0x40
	ORRNE   r4, r4, #F_Bit
     158:	13844040 	orrne	r4, r4, #64	; 0x40
	MSR     SPSR_c, r4
     15c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     160:	eaffffff 	b	164 <EndofSWI>

00000164 <EndofSWI>:

EndofSWI:
	LDMFD   sp!, {r4,pc}^
     164:	e8fd8010 	ldmia	sp!, {r4, pc}^

00000168 <__startup>:
     168:	e59f0128 	ldr	r0, [pc, #296]	; 298 <.text+0x298>
     16c:	e3a01000 	mov	r1, #0	; 0x0
     170:	e5801000 	str	r1, [r0]
     174:	e59f0120 	ldr	r0, [pc, #288]	; 29c <.text+0x29c>
     178:	e3a010aa 	mov	r1, #170	; 0xaa
     17c:	e3a02055 	mov	r2, #85	; 0x55
     180:	e3a03024 	mov	r3, #36	; 0x24
     184:	e5803004 	str	r3, [r0, #4]
     188:	e3a03001 	mov	r3, #1	; 0x1
     18c:	e5803000 	str	r3, [r0]
     190:	e580100c 	str	r1, [r0, #12]
     194:	e580200c 	str	r2, [r0, #12]

00000198 <PLL_Loop>:
     198:	e5903008 	ldr	r3, [r0, #8]
     19c:	e2133b01 	ands	r3, r3, #1024	; 0x400
     1a0:	0afffffc 	beq	198 <PLL_Loop>
     1a4:	e3a03003 	mov	r3, #3	; 0x3
     1a8:	e5803000 	str	r3, [r0]
     1ac:	e580100c 	str	r1, [r0, #12]
     1b0:	e580200c 	str	r2, [r0, #12]
     1b4:	e59f00e4 	ldr	r0, [pc, #228]	; 2a0 <.text+0x2a0>
     1b8:	e3a01004 	mov	r1, #4	; 0x4
     1bc:	e5801004 	str	r1, [r0, #4]
     1c0:	e3a01002 	mov	r1, #2	; 0x2
     1c4:	e5801000 	str	r1, [r0]
     1c8:	e59f00d4 	ldr	r0, [pc, #212]	; 2a4 <.text+0x2a4>
     1cc:	e321f0db 	msr	CPSR_c, #219	; 0xdb
     1d0:	e1a0d000 	mov	sp, r0
     1d4:	e2400080 	sub	r0, r0, #128	; 0x80
     1d8:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
     1dc:	e1a0d000 	mov	sp, r0
     1e0:	e2400080 	sub	r0, r0, #128	; 0x80
     1e4:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
     1e8:	e1a0d000 	mov	sp, r0
     1ec:	e2400080 	sub	r0, r0, #128	; 0x80
     1f0:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
     1f4:	e1a0d000 	mov	sp, r0
     1f8:	e2400b02 	sub	r0, r0, #2048	; 0x800
     1fc:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
     200:	e1a0d000 	mov	sp, r0
     204:	e2400b02 	sub	r0, r0, #2048	; 0x800
     208:	e321f010 	msr	CPSR_c, #16	; 0x10
     20c:	e1a0d000 	mov	sp, r0
     210:	e59f1090 	ldr	r1, [pc, #144]	; 2a8 <.text+0x2a8>
     214:	e59f2090 	ldr	r2, [pc, #144]	; 2ac <.text+0x2ac>
     218:	e59f3090 	ldr	r3, [pc, #144]	; 2b0 <.text+0x2b0>
     21c:	e1520003 	cmp	r2, r3
     220:	0a000003 	beq	234 <DataIsEmpty>

00000224 <LoopRel>:
     224:	e1520003 	cmp	r2, r3
     228:	34910004 	ldrcc	r0, [r1], #4
     22c:	34820004 	strcc	r0, [r2], #4
     230:	3afffffb 	bcc	224 <LoopRel>

00000234 <DataIsEmpty>:
     234:	e3a00000 	mov	r0, #0	; 0x0
     238:	e59f1074 	ldr	r1, [pc, #116]	; 2b4 <.text+0x2b4>
     23c:	e59f2074 	ldr	r2, [pc, #116]	; 2b8 <.text+0x2b8>
     240:	e1510002 	cmp	r1, r2
     244:	0a000002 	beq	254 <BSSIsEmpty>

00000248 <LoopZI>:
     248:	e1510002 	cmp	r1, r2
     24c:	34810004 	strcc	r0, [r1], #4
     250:	3afffffc 	bcc	248 <LoopZI>

00000254 <BSSIsEmpty>:
     254:	e59f0060 	ldr	r0, [pc, #96]	; 2bc <.text+0x2bc>
     258:	e59f1060 	ldr	r1, [pc, #96]	; 2c0 <.text+0x2c0>

0000025c <ctor_loop>:
     25c:	e1500001 	cmp	r0, r1
     260:	0a000005 	beq	27c <ctor_end>
     264:	e4902004 	ldr	r2, [r0], #4
     268:	e92d0003 	stmdb	sp!, {r0, r1}
     26c:	e1a0e00f 	mov	lr, pc
     270:	e1a0f002 	mov	pc, r2
     274:	e8bd0003 	ldmia	sp!, {r0, r1}
     278:	eafffff7 	b	25c <ctor_loop>

0000027c <ctor_end>:
     27c:	e59f0040 	ldr	r0, [pc, #64]	; 2c4 <.text+0x2c4>
     280:	e3100001 	tst	r0, #1	; 0x1
     284:	059fe03c 	ldreq	lr, [pc, #60]	; 2c8 <.text+0x2c8>
     288:	159fe03c 	ldrne	lr, [pc, #60]	; 2cc <.text+0x2cc>
     28c:	e12fff10 	bx	r0

00000290 <__exit_ARM>:
     290:	eafffffe 	b	290 <__exit_ARM>

00000294 <__exit_THUMB>:
     294:	e7fe      	b.n	294 <__exit_THUMB>
     296:	0000      	lsls	r0, r0, #0
     298:	c100      	stmia	r1!, {}
     29a:	e01f      	b.n	2dc <FiqRestore+0x4>
     29c:	c080      	stmia	r0!, {r7}
     29e:	e01f      	b.n	2e0 <IntGetCPSR>
     2a0:	c000      	stmia	r0!, {}
     2a2:	e01f      	b.n	2e4 <IntGetCPSR+0x4>
     2a4:	3e80      	subs	r6, #128
     2a6:	4000      	ands	r0, r0
     2a8:	f904 0000 	vst4.8	{d0-d3}, [r4], r0
     2ac:	0000      	lsls	r0, r0, #0
     2ae:	4000      	ands	r0, r0
     2b0:	0968      	lsrs	r0, r5, #5
     2b2:	4000      	ands	r0, r0
     2b4:	0968      	lsrs	r0, r5, #5
     2b6:	4000      	ands	r0, r0
     2b8:	24bc      	movs	r4, #188
     2ba:	4000      	ands	r0, r0
     2bc:	f904 0000 	vst4.8	{d0-d3}, [r4], r0
     2c0:	f904 0000 	vst4.8	{d0-d3}, [r4], r0
     2c4:	39ec      	subs	r1, #236
     2c6:	0000      	lsls	r0, r0, #0
     2c8:	0290      	lsls	r0, r2, #10
     2ca:	0000      	lsls	r0, r0, #0
     2cc:	0294      	lsls	r4, r2, #10
	...

000002d0 <IntRestore>:
.endfunc


/**********************************************************************
 *  Call SWI to restore IRQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if I_bit in newstate cleared->IRQ on  -> clear I_BIT
 *                   if I_bit in newstate set    ->IRQ off -> set I_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntRestore
.func   IntRestore
IntRestore:
		SWI     SWI_IRQ_REST
     2d0:	ef000005 	svc	0x00000005
		BX      lr
     2d4:	e12fff1e 	bx	lr

000002d8 <FiqRestore>:
.endfunc

/**********************************************************************
 *  Call SWI to restore FIQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if F_bit in newstate cleared->FIQ on  -> clear F_BIT
 *                   if F_bit in newstate set    ->FIQ off -> set F_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqRestore
.func   FiqRestore
FiqRestore:
		SWI     SWI_FIQ_REST
     2d8:	ef000006 	svc	0x00000006
		BX      lr
     2dc:	e12fff1e 	bx	lr

000002e0 <IntGetCPSR>:
.endfunc

/**********************************************************************
 *  Call SWI to read IRQ/FIQ-status
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         CPSR (SPSR_SVC)
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntGetCPSR
.func   IntGetCPSR
IntGetCPSR:
		SWI     SWI_GET_CPSR
     2e0:	ef000004 	svc	0x00000004
		BX      lr
     2e4:	e12fff1e 	bx	lr

000002e8 <IntEnable>:
.endfunc

/**********************************************************************
 *  Call SWI to enable IRQ
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntEnable
.func   IntEnable
IntEnable:
        SWI     SWI_IRQ_EN
     2e8:	ef000001 	svc	0x00000001
        BX      lr
     2ec:	e12fff1e 	bx	lr

000002f0 <IntDisable>:
.endfunc /* end of IntEnable */

/**********************************************************************
 *  Call SWI to disable IRQ
 *  Function : uint32_t IntDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.global IntDisable
.section .text, "ax"
.func   IntDisable
IntDisable:
        SWI     SWI_IRQ_DIS
     2f0:	ef000000 	svc	0x00000000
        BX      lr
     2f4:	e12fff1e 	bx	lr

000002f8 <FiqEnable>:
.endfunc /* end of IntDisable */

/**********************************************************************
 *  Call SWI to enable FIQ
 *  Function : uint32_t FiqEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqEnable
.func   FiqEnable
FiqEnable:
        SWI     SWI_FIQ_EN
     2f8:	ef000003 	svc	0x00000003
        BX      lr
     2fc:	e12fff1e 	bx	lr

00000300 <FiqDisable>:
.endfunc

/**********************************************************************
 *  Call SWI to disable FIQ
 *  Function : uint32_t FiqDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.global FiqDisable
.section .text, "ax"
.func   FiqDisable
FiqDisable:
        SWI     SWI_FIQ_DIS
     300:	ef000002 	svc	0x00000002
        BX      lr
     304:	e12fff1e 	bx	lr

00000308 <SSP_data_distribution_HL>:

struct WAYPOINT wpToLL;

void SSP_data_distribution_HL(void)
{
     308:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
	unsigned char i;
	unsigned char current_page=LL_1khz_attitude_data.system_flags&0x03;
     30c:	e59f8250 	ldr	r8, [pc, #592]	; 564 <.text+0x564>
     310:	e1d830b0 	ldrh	r3, [r8]

	if(LL_1khz_attitude_data.system_flags&SF_GPS_NEW) gpsDataOkTrigger=0;
     314:	e3130008 	tst	r3, #8	; 0x8
     318:	e2034003 	and	r4, r3, #3	; 0x3
     31c:	159f3244 	ldrne	r3, [pc, #580]	; 568 <.text+0x568>
     320:	13a02000 	movne	r2, #0	; 0x0
     324:	15832000 	strne	r2, [r3]

	IMU_CalcData.angle_nick=LL_1khz_attitude_data.angle_pitch*10;
	IMU_CalcData.angle_roll=LL_1khz_attitude_data.angle_roll*10;
	IMU_CalcData.angle_yaw=LL_1khz_attitude_data.angle_yaw*10;
     328:	e1d810b6 	ldrh	r1, [r8, #6]
     32c:	e1d830f2 	ldrsh	r3, [r8, #2]
     330:	e1d820f4 	ldrsh	r2, [r8, #4]
     334:	e59f7230 	ldr	r7, [pc, #560]	; 56c <.text+0x56c>

	IMU_CalcData.angvel_nick=LL_1khz_attitude_data.angvel_pitch;
	IMU_CalcData.angvel_roll=LL_1khz_attitude_data.angvel_roll;
	IMU_CalcData.angvel_yaw=LL_1khz_attitude_data.angvel_yaw;

	RO_ALL_Data.angle_pitch=IMU_CalcData.angle_nick;
     338:	e59f6230 	ldr	r6, [pc, #560]	; 570 <.text+0x570>
     33c:	e1d800f8 	ldrsh	r0, [r8, #8]
     340:	e1d8c0fa 	ldrsh	ip, [r8, #10]
     344:	e1d8e0fc 	ldrsh	lr, [r8, #12]
     348:	e0833103 	add	r3, r3, r3, lsl #2
     34c:	e0822102 	add	r2, r2, r2, lsl #2
     350:	e0811101 	add	r1, r1, r1, lsl #2
     354:	e1a03083 	mov	r3, r3, lsl #1
     358:	e1a02082 	mov	r2, r2, lsl #1
     35c:	e1a01081 	mov	r1, r1, lsl #1
	RO_ALL_Data.angle_roll=IMU_CalcData.angle_roll;
	RO_ALL_Data.angle_yaw=IMU_CalcData.angle_yaw;

	RO_ALL_Data.angvel_pitch=LL_1khz_attitude_data.angvel_pitch;
	RO_ALL_Data.angvel_roll=LL_1khz_attitude_data.angvel_roll;
	RO_ALL_Data.angvel_yaw=LL_1khz_attitude_data.angvel_yaw;

	if(!current_page)	//page 0
     360:	e3540000 	cmp	r4, #0	; 0x0
     364:	e5863010 	str	r3, [r6, #16]
     368:	e5862014 	str	r2, [r6, #20]
     36c:	e5861018 	str	r1, [r6, #24]
     370:	e586001c 	str	r0, [r6, #28]
     374:	e586c020 	str	ip, [r6, #32]
     378:	e586e024 	str	lr, [r6, #36]
     37c:	e5873000 	str	r3, [r7]
     380:	e5872004 	str	r2, [r7, #4]
     384:	e5871008 	str	r1, [r7, #8]
     388:	e587000c 	str	r0, [r7, #12]
     38c:	e587c010 	str	ip, [r7, #16]
     390:	e587e014 	str	lr, [r7, #20]
     394:	e1a05007 	mov	r5, r7
     398:	e1a0a006 	mov	sl, r6
     39c:	1a000025 	bne	438 <PLLSTAT_PLOCK+0x38>
     3a0:	e59f01cc 	ldr	r0, [pc, #460]	; 574 <.text+0x574>
     3a4:	e1a01006 	mov	r1, r6
     3a8:	e1a02008 	mov	r2, r8
     3ac:	e288c008 	add	ip, r8, #8	; 0x8
     3b0:	e1a0e008 	mov	lr, r8
	{
		for(i=0;i<8;i++)
		{
			RO_RC_Data.channel[i]=LL_1khz_attitude_data.RC_data[i]*16;
     3b4:	e5d2300e 	ldrb	r3, [r2, #14]
			RO_ALL_Data.channel[i]=RO_RC_Data.channel[i];
     3b8:	e2822001 	add	r2, r2, #1	; 0x1
     3bc:	e1a03203 	mov	r3, r3, lsl #4
     3c0:	e15c0002 	cmp	ip, r2
     3c4:	e0c130b2 	strh	r3, [r1], #2
     3c8:	e0c030b2 	strh	r3, [r0], #2
     3cc:	1afffff8 	bne	3b4 <SSP_data_distribution_HL+0xac>
		}
		IMU_CalcData.acc_x_calib=LL_1khz_attitude_data.acc_x*10;
		IMU_CalcData.acc_y_calib=LL_1khz_attitude_data.acc_y*10;
		IMU_CalcData.acc_z_calib=LL_1khz_attitude_data.acc_z*10;
     3d0:	e1de32f4 	ldrsh	r3, [lr, #36]
     3d4:	e1de22f0 	ldrsh	r2, [lr, #32]
     3d8:	e1de12f2 	ldrsh	r1, [lr, #34]
     3dc:	e0833103 	add	r3, r3, r3, lsl #2
     3e0:	e0822102 	add	r2, r2, r2, lsl #2
     3e4:	e0811101 	add	r1, r1, r1, lsl #2
     3e8:	e1a03883 	mov	r3, r3, lsl #17
     3ec:	e1a00823 	mov	r0, r3, lsr #16
     3f0:	e1a02882 	mov	r2, r2, lsl #17
     3f4:	e1a01881 	mov	r1, r1, lsl #17
     3f8:	e1a0c822 	mov	ip, r2, lsr #16
     3fc:	e1a01821 	mov	r1, r1, lsr #16

		//system is initialized as soon as values differ from 0
		if(IMU_CalcData.acc_z_calib&&(SYSTEM_initialized<10)) SYSTEM_initialized++;
     400:	e3500000 	cmp	r0, #0	; 0x0
     404:	e1c501bc 	strh	r0, [r5, #28]
     408:	e1c5c1b8 	strh	ip, [r5, #24]
     40c:	e1c511ba 	strh	r1, [r5, #26]
     410:	1a000024 	bne	4a8 <.text+0x4a8>

		RO_ALL_Data.acc_x=LL_1khz_attitude_data.acc_x*10;
		RO_ALL_Data.acc_y=LL_1khz_attitude_data.acc_y*10;
		RO_ALL_Data.acc_z=LL_1khz_attitude_data.acc_z*10;

		RO_ALL_Data.fusion_latitude=LL_1khz_attitude_data.latitude_best_estimate;
		RO_ALL_Data.fusion_longitude=LL_1khz_attitude_data.longitude_best_estimate;
     414:	e2882018 	add	r2, r8, #24	; 0x18
     418:	e892000c 	ldmia	r2, {r2, r3}
     41c:	e58a3084 	str	r3, [sl, #132]
     420:	e1cac2b8 	strh	ip, [sl, #40]
     424:	e1ca12ba 	strh	r1, [sl, #42]
     428:	e1ca02bc 	strh	r0, [sl, #44]
     42c:	e58a2080 	str	r2, [sl, #128]

	}
	else if(current_page==1)	//page 1
	{
		IMU_CalcData.height=LL_1khz_attitude_data.height;
		IMU_CalcData.dheight=LL_1khz_attitude_data.dheight;

		RO_ALL_Data.fusion_height=LL_1khz_attitude_data.height;
		RO_ALL_Data.fusion_dheight=LL_1khz_attitude_data.dheight;

		RO_ALL_Data.fusion_speed_x=LL_1khz_attitude_data.speed_x_best_estimate;
		RO_ALL_Data.fusion_speed_y=LL_1khz_attitude_data.speed_y_best_estimate;
		for(i=0;i<6;i++)
		{
			RO_ALL_Data.motor_rpm[i]=LL_1khz_attitude_data.motor_data[i];
		}
	}
	else if(current_page==2)
	{
		IMU_CalcData.Hx=LL_1khz_attitude_data.mag_x;
		IMU_CalcData.Hy=LL_1khz_attitude_data.mag_y;
		IMU_CalcData.Hz=LL_1khz_attitude_data.mag_z;

		RO_ALL_Data.Hx=LL_1khz_attitude_data.mag_x;
		RO_ALL_Data.Hy=LL_1khz_attitude_data.mag_y;
		RO_ALL_Data.Hz=LL_1khz_attitude_data.mag_z;

		unsigned char slowDataUpChannelSelect=(LL_1khz_attitude_data.status2>>1)&0x7F;
		switch (slowDataUpChannelSelect)
		{
		case SUDC_FLIGHTTIME:

			HL_Status.flight_time=LL_1khz_attitude_data.slowDataUpChannelDataShort;
			break;
		case SUDC_NAVSTATUS:
			wpCtrlNavStatus=LL_1khz_attitude_data.slowDataUpChannelDataShort;
		break;
		case SUDC_DISTTOWP:
			wpCtrlDistToWp=LL_1khz_attitude_data.slowDataUpChannelDataShort;
		break;
		case SUDC_WPACKTRIGGER:
			wpCtrlAckTrigger=LL_1khz_attitude_data.slowDataUpChannelDataShort;
		break;

		}

	}
}
     430:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
     434:	e12fff1e 	bx	lr
     438:	e3540001 	cmp	r4, #1	; 0x1
     43c:	0a000021 	beq	4c8 <.text+0x4c8>
     440:	e3540002 	cmp	r4, #2	; 0x2
     444:	1afffff9 	bne	430 <PLLSTAT_PLOCK+0x30>
     448:	e1d835fa 	ldrsh	r3, [r8, #90]
     44c:	e1a030c3 	mov	r3, r3, asr #1
     450:	e1d814f2 	ldrsh	r1, [r8, #66]
     454:	e1d804f4 	ldrsh	r0, [r8, #68]
     458:	e1d824f6 	ldrsh	r2, [r8, #70]
     45c:	e203307f 	and	r3, r3, #127	; 0x7f
     460:	e2433001 	sub	r3, r3, #1	; 0x1
     464:	e5862038 	str	r2, [r6, #56]
     468:	e5872038 	str	r2, [r7, #56]
     46c:	e5861030 	str	r1, [r6, #48]
     470:	e5860034 	str	r0, [r6, #52]
     474:	e5871030 	str	r1, [r7, #48]
     478:	e5870034 	str	r0, [r7, #52]
     47c:	e3530007 	cmp	r3, #7	; 0x7
     480:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     484:	eaffffe9 	b	430 <PLLSTAT_PLOCK+0x30>
     488:	00000524 	andeq	r0, r0, r4, lsr #10
     48c:	00000430 	andeq	r0, r0, r0, lsr r4
     490:	00000430 	andeq	r0, r0, r0, lsr r4
     494:	00000430 	andeq	r0, r0, r0, lsr r4
     498:	00000430 	andeq	r0, r0, r0, lsr r4
     49c:	00000534 	andeq	r0, r0, r4, lsr r5
     4a0:	00000544 	andeq	r0, r0, r4, asr #10
     4a4:	00000554 	andeq	r0, r0, r4, asr r5
     4a8:	e59f20c8 	ldr	r2, [pc, #200]	; 578 <.text+0x578>
     4ac:	e5d23000 	ldrb	r3, [r2]
     4b0:	e3530009 	cmp	r3, #9	; 0x9
     4b4:	95d23000 	ldrlsb	r3, [r2]
     4b8:	92833001 	addls	r3, r3, #1	; 0x1
     4bc:	920330ff 	andls	r3, r3, #255	; 0xff
     4c0:	95c23000 	strlsb	r3, [r2]
     4c4:	eaffffd2 	b	414 <PLLSTAT_PLOCK+0x14>
     4c8:	e1d834f0 	ldrsh	r3, [r8, #64]
     4cc:	e598503c 	ldr	r5, [r8, #60]
     4d0:	e5d8202d 	ldrb	r2, [r8, #45]
     4d4:	e5d81028 	ldrb	r1, [r8, #40]
     4d8:	e5d80029 	ldrb	r0, [r8, #41]
     4dc:	e5d8c02a 	ldrb	ip, [r8, #42]
     4e0:	e5d8e02b 	ldrb	lr, [r8, #43]
     4e4:	e5d8402c 	ldrb	r4, [r8, #44]
     4e8:	e5873050 	str	r3, [r7, #80]
     4ec:	e586307c 	str	r3, [r6, #124]
     4f0:	e1d833b8 	ldrh	r3, [r8, #56]
     4f4:	e1d883ba 	ldrh	r8, [r8, #58]
     4f8:	e5c62041 	strb	r2, [r6, #65]
     4fc:	e5865078 	str	r5, [r6, #120]
     500:	e5c6103c 	strb	r1, [r6, #60]
     504:	e5c6003d 	strb	r0, [r6, #61]
     508:	e5c6c03e 	strb	ip, [r6, #62]
     50c:	e5c6e03f 	strb	lr, [r6, #63]
     510:	e5c64040 	strb	r4, [r6, #64]
     514:	e587504c 	str	r5, [r7, #76]
     518:	e1c638b8 	strh	r3, [r6, #136]
     51c:	e1c688ba 	strh	r8, [r6, #138]
     520:	eaffffc2 	b	430 <PLLSTAT_PLOCK+0x30>
     524:	e59f3050 	ldr	r3, [pc, #80]	; 57c <.text+0x57c>
     528:	e1d885b4 	ldrh	r8, [r8, #84]
     52c:	e1c380b6 	strh	r8, [r3, #6]
     530:	eaffffbe 	b	430 <PLLSTAT_PLOCK+0x30>
     534:	e59f3044 	ldr	r3, [pc, #68]	; 580 <.text+0x580>
     538:	e1d885b4 	ldrh	r8, [r8, #84]
     53c:	e1c380b0 	strh	r8, [r3]
     540:	eaffffba 	b	430 <PLLSTAT_PLOCK+0x30>
     544:	e59f3038 	ldr	r3, [pc, #56]	; 584 <.text+0x584>
     548:	e1d885b4 	ldrh	r8, [r8, #84]
     54c:	e1c380b0 	strh	r8, [r3]
     550:	eaffffb6 	b	430 <PLLSTAT_PLOCK+0x30>
     554:	e1d825b4 	ldrh	r2, [r8, #84]
     558:	e59f3028 	ldr	r3, [pc, #40]	; 588 <.text+0x588>
     55c:	e5c32000 	strb	r2, [r3]
     560:	eaffffb2 	b	430 <PLLSTAT_PLOCK+0x30>
     564:	40001a34 	andmi	r1, r0, r4, lsr sl
     568:	40000980 	andmi	r0, r0, r0, lsl #19
     56c:	40001e00 	andmi	r1, r0, r0, lsl #28
     570:	40001bcc 	andmi	r1, r0, ip, asr #23
     574:	40001bbc 	strmih	r1, [r0], -ip
     578:	40000a60 	andmi	r0, r0, r0, ror #20
     57c:	40001f00 	andmi	r1, r0, r0, lsl #30
     580:	4000096e 	andmi	r0, r0, lr, ror #18
     584:	40000970 	andmi	r0, r0, r0, ror r9
     588:	4000096c 	andmi	r0, r0, ip, ror #18

0000058c <LL_write_ctrl_data>:

int HL2LL_write_cycle(void)	//write data to low-level processor
{
	static char pageselect=0;
	unsigned char i;

	if(!data_sent_to_LL) return(0);

	//update 1kHz data
	LL_1khz_control_input.system_flags=0|pageselect;
	//SSP_ack=0;	//reset ack

	if(gpsDataOkTrigger) LL_1khz_control_input.system_flags|=SF_GPS_NEW;

	if(WO_SDK.ctrl_enabled)  LL_1khz_control_input.system_flags|=SF_HL_CONTROL_ENABLED|SF_NEW_SDK;
	else LL_1khz_control_input.system_flags&=~(SF_HL_CONTROL_ENABLED|SF_NEW_SDK);

	if(WO_SDK.disable_motor_onoff_by_stick) LL_1khz_control_input.system_flags|=SF_SDK_DISABLE_MOTORONOFF_BY_STICK;
	else LL_1khz_control_input.system_flags&=~SF_SDK_DISABLE_MOTORONOFF_BY_STICK;

	if(WO_SDK.ctrl_mode==0x00) //direct individual motor control
	{
		LL_1khz_control_input.system_flags|=SF_DIRECT_MOTOR_CONTROL_INDIVIDUAL;
		for(i=0;i<8;i++)
		{
			LL_1khz_control_input.direct_motor_control[i]=WO_Direct_Individual_Motor_Control.motor[i];
		}
	}
	else if(WO_SDK.ctrl_mode==0x01) //direct motor control with standard output mapping
	{
		LL_1khz_control_input.system_flags|=SF_DIRECT_MOTOR_CONTROL;
		LL_1khz_control_input.direct_motor_control[0]=WO_Direct_Motor_Control.pitch;
		LL_1khz_control_input.direct_motor_control[1]=WO_Direct_Motor_Control.roll;
		LL_1khz_control_input.direct_motor_control[2]=WO_Direct_Motor_Control.yaw;
		LL_1khz_control_input.direct_motor_control[3]=WO_Direct_Motor_Control.thrust;
	}
	else if (WO_SDK.ctrl_mode==0x02) //attitude control
	{
		LL_1khz_control_input.system_flags&=~(SF_DIRECT_MOTOR_CONTROL|SF_DIRECT_MOTOR_CONTROL_INDIVIDUAL|SF_WAYPOINT_MODE); //no additional system flag => attitude control is "standard mode"
		LL_1khz_control_input.ctrl_flags=WO_CTRL_Input.ctrl;
		LL_1khz_control_input.pitch=WO_CTRL_Input.pitch;
		LL_1khz_control_input.roll=WO_CTRL_Input.roll;
		LL_1khz_control_input.yaw=WO_CTRL_Input.yaw;
		LL_1khz_control_input.thrust=WO_CTRL_Input.thrust;
	}
	else if (WO_SDK.ctrl_mode==0x03) //gps waypoint control
	{
			LL_1khz_control_input.system_flags|=SF_WAYPOINT_MODE;

			//check if new command should be send

			if (wpCtrlWpCmdUpdated)
			{

				if (wpCtrlWpCmd==WP_CMD_SINGLE_WP)
				{
					if (wpCtrlWpCmdUpdated==1)
					{
						LL_1khz_control_input.ctrl_flags&=0x00FF;
						LL_1khz_control_input.ctrl_flags|=WP_CMD_SINGLE_WP_PART1<<8;

						LL_1khz_control_input.pitch=wpToLL.X&0xFFFF;
						LL_1khz_control_input.roll=wpToLL.X>>16;
						LL_1khz_control_input.thrust=wpToLL.Y&0xFFFF;
						LL_1khz_control_input.yaw=wpToLL.Y>>16;
						LL_1khz_control_input.direct_motor_control[0]=wpToLL.height;
						LL_1khz_control_input.direct_motor_control[1]=wpToLL.height>>8;
						LL_1khz_control_input.direct_motor_control[2]=wpToLL.height>>16;
						LL_1khz_control_input.direct_motor_control[3]=wpToLL.height>>24;
						LL_1khz_control_input.direct_motor_control[4]=wpToLL.yaw;
						LL_1khz_control_input.direct_motor_control[5]=wpToLL.yaw>>8;
						LL_1khz_control_input.direct_motor_control[6]=wpToLL.yaw>>16;
						LL_1khz_control_input.direct_motor_control[7]=wpToLL.yaw>>24;

						wpCtrlWpCmdUpdated++;
					}else if (wpCtrlWpCmdUpdated==2)
					{
						LL_1khz_control_input.ctrl_flags&=0x00FF;
						LL_1khz_control_input.ctrl_flags|=WP_CMD_SINGLE_WP_PART2<<8;

						LL_1khz_control_input.pitch=wpToLL.time;
						LL_1khz_control_input.roll=0; //wpToLL.cam_angle_pitch;
						LL_1khz_control_input.thrust=wpToLL.pos_acc;
						LL_1khz_control_input.yaw=wpToLL.chksum;
						LL_1khz_control_input.direct_motor_control[0]=0; //wpToLL.cam_angle_roll;
						LL_1khz_control_input.direct_motor_control[1]=wpToLL.max_speed;
						LL_1khz_control_input.direct_motor_control[2]=wpToLL.properties;
						LL_1khz_control_input.direct_motor_control[3]=wpToLL.wp_activated;
						LL_1khz_control_input.direct_motor_control[4]=0;
						LL_1khz_control_input.direct_motor_control[5]=0;
						LL_1khz_control_input.direct_motor_control[6]=0;
						LL_1khz_control_input.direct_motor_control[7]=0;
						wpCtrlWpCmdUpdated=0;
						wpCtrlNavStatus=0;
					}
				}else
				{
						LL_1khz_control_input.ctrl_flags&=0x00FF;
						LL_1khz_control_input.ctrl_flags|=wpCtrlWpCmd<<8;
					wpCtrlWpCmdUpdated=0;
				}
			}else
			{
				LL_1khz_control_input.ctrl_flags&=0x00FF;
			}
	}
	else LL_1khz_control_input.system_flags&=~(SF_DIRECT_MOTOR_CONTROL|SF_DIRECT_MOTOR_CONTROL_INDIVIDUAL|SF_WAYPOINT_MODE);

	if(pageselect==0)
	{
		//fill struct with 500Hz data
		LL_1khz_control_input.latitude=GPS_Data.latitude;
		LL_1khz_control_input.longitude=GPS_Data.longitude;
		LL_1khz_control_input.height=GPS_Data.height;
		LL_1khz_control_input.speed_x=GPS_Data.speed_x;
		LL_1khz_control_input.speed_y=GPS_Data.speed_y;
		LL_1khz_control_input.heading=GPS_Data.heading;
		LL_1khz_control_input.status=GPS_Data.status;

		//write data
		LL_write_ctrl_data(pageselect);
		//set pageselect to other page for next cycle
		pageselect=1;
	}
	else //pageselect=1
	{
		//fill struct with 500Hz data
		LL_1khz_control_input.hor_accuracy=GPS_Data.horizontal_accuracy;
		LL_1khz_control_input.vert_accuracy=GPS_Data.vertical_accuracy;
		LL_1khz_control_input.speed_accuracy=GPS_Data.speed_accuracy;
		LL_1khz_control_input.numSV=GPS_Data.numSV;
		LL_1khz_control_input.battery_voltage_1=HL_Status.battery_voltage_1;
		LL_1khz_control_input.battery_voltage_2=HL_Status.battery_voltage_2;
		if (declinationAvailable==1)
		{
			declinationAvailable=2;
			LL_1khz_control_input.slowDataChannelSelect=SDC_DECLINATION;
			LL_1khz_control_input.slowDataChannelDataShort=estimatedDeclination;

		}
		else if (declinationAvailable==2)
		{
			declinationAvailable=3;
			LL_1khz_control_input.slowDataChannelSelect=SDC_INCLINATION;
			LL_1khz_control_input.slowDataChannelDataShort=estimatedInclination;

		}
		else
		{
			LL_1khz_control_input.slowDataChannelDataShort=0;
			LL_1khz_control_input.slowDataChannelSelect=0;
			LL_1khz_control_input.slowDataChannelDataChar=0;
		}


		//write data
		LL_write_ctrl_data(pageselect);
		//set pageselect to other page for next cycle
		pageselect=0;
	}
	return(1);
}

void LL_write_ctrl_data(char page)
{
	unsigned int i;
	unsigned char *dataptr;
	static volatile short spi_chksum;

	dataptr=(unsigned char *)&LL_1khz_control_input;

	//initialize syncbytes
	SPIWRData[0]='>';
	SPIWRData[1]='*';

	spi_chksum=0xAAAA;

	if(!page)
     58c:	e31000ff 	tst	r0, #255	; 0xff
     590:	e92d4030 	stmdb	sp!, {r4, r5, lr}
     594:	e59fc0f8 	ldr	ip, [pc, #248]	; 694 <.text+0x694>
     598:	e59f50f8 	ldr	r5, [pc, #248]	; 698 <.text+0x698>
     59c:	e3e03c55 	mvn	r3, #21760	; 0x5500
	{
		for(i=2;i<40;i++)
     5a0:	159f00f4 	ldrne	r0, [pc, #244]	; 69c <.text+0x69c>
     5a4:	e3a0102a 	mov	r1, #42	; 0x2a
     5a8:	e2433055 	sub	r3, r3, #85	; 0x55
     5ac:	e3a0203e 	mov	r2, #62	; 0x3e
     5b0:	e5c51001 	strb	r1, [r5, #1]
     5b4:	e5c52000 	strb	r2, [r5]
     5b8:	e1cc30b0 	strh	r3, [ip]
     5bc:	11a01005 	movne	r1, r5
     5c0:	1280e014 	addne	lr, r0, #20	; 0x14
     5c4:	1a000019 	bne	630 <LL_write_ctrl_data+0xa4>
     5c8:	e59f00cc 	ldr	r0, [pc, #204]	; 69c <.text+0x69c>
     5cc:	e1a01005 	mov	r1, r5
     5d0:	e280e026 	add	lr, r0, #38	; 0x26
		{
			SPIWRData[i]=*dataptr++;
     5d4:	e4d02001 	ldrb	r2, [r0], #1
			spi_chksum+=SPIWRData[i];
     5d8:	e1dc30b0 	ldrh	r3, [ip]
     5dc:	e0833002 	add	r3, r3, r2
     5e0:	e1a03803 	mov	r3, r3, lsl #16
     5e4:	e1a03823 	mov	r3, r3, lsr #16
     5e8:	e15e0000 	cmp	lr, r0
     5ec:	e5c12002 	strb	r2, [r1, #2]
     5f0:	e1cc30b0 	strh	r3, [ip]
     5f4:	e2811001 	add	r1, r1, #1	; 0x1
     5f8:	1afffff5 	bne	5d4 <LL_write_ctrl_data+0x48>
		}
	}
	else
	{
		for(i=2;i<22;i++)
		{
			SPIWRData[i]=*dataptr++;
			spi_chksum+=SPIWRData[i];
		}
		dataptr+=18;
		for(i=22;i<40;i++)
		{
			SPIWRData[i]=*dataptr++;
			spi_chksum+=SPIWRData[i];
		}
	}

	SPIWRData[40]=spi_chksum;		//chksum LSB
     5fc:	e1dc00b0 	ldrh	r0, [ip]
	SPIWRData[41]=(spi_chksum>>8);	//chksum MSB
     600:	e1dc30b0 	ldrh	r3, [ip]
     604:	e1a03423 	mov	r3, r3, lsr #8
     608:	e5c53029 	strb	r3, [r5, #41]

	SPIWR_num_bytes=42;
     60c:	e59f308c 	ldr	r3, [pc, #140]	; 6a0 <.text+0x6a0>
     610:	e3a0202a 	mov	r2, #42	; 0x2a
     614:	e5832000 	str	r2, [r3]
	data_sent_to_LL=0;
     618:	e59f3084 	ldr	r3, [pc, #132]	; 6a4 <.text+0x6a4>
     61c:	e3a01000 	mov	r1, #0	; 0x0
     620:	e5c31000 	strb	r1, [r3]
     624:	e5c50028 	strb	r0, [r5, #40]
}
     628:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
     62c:	e12fff1e 	bx	lr
     630:	e4d02001 	ldrb	r2, [r0], #1
     634:	e1dc30b0 	ldrh	r3, [ip]
     638:	e0833002 	add	r3, r3, r2
     63c:	e1a03803 	mov	r3, r3, lsl #16
     640:	e1a03823 	mov	r3, r3, lsr #16
     644:	e150000e 	cmp	r0, lr
     648:	e5c12002 	strb	r2, [r1, #2]
     64c:	e1cc30b0 	strh	r3, [ip]
     650:	e2811001 	add	r1, r1, #1	; 0x1
     654:	1afffff5 	bne	630 <LL_write_ctrl_data+0xa4>
     658:	e59fe038 	ldr	lr, [pc, #56]	; 698 <.text+0x698>
     65c:	e2804025 	add	r4, r0, #37	; 0x25
     660:	e2801013 	add	r1, r0, #19	; 0x13
     664:	e5512001 	ldrb	r2, [r1, #-1]
     668:	e1dc30b0 	ldrh	r3, [ip]
     66c:	e0833002 	add	r3, r3, r2
     670:	e1a03803 	mov	r3, r3, lsl #16
     674:	e2811001 	add	r1, r1, #1	; 0x1
     678:	e1a03823 	mov	r3, r3, lsr #16
     67c:	e1510004 	cmp	r1, r4
     680:	e5ce2016 	strb	r2, [lr, #22]
     684:	e1cc30b0 	strh	r3, [ip]
     688:	e28ee001 	add	lr, lr, #1	; 0x1
     68c:	1afffff4 	bne	664 <LL_write_ctrl_data+0xd8>
     690:	eaffffd9 	b	5fc <LL_write_ctrl_data+0x70>
     694:	4000097a 	andmi	r0, r0, sl, ror r9
     698:	40002038 	andmi	r2, r0, r8, lsr r0
     69c:	40001a90 	mulmi	r0, r0, sl
     6a0:	40002030 	andmi	r2, r0, r0, lsr r0
     6a4:	4000000b 	andmi	r0, r0, fp

000006a8 <HL2LL_write_cycle>:
     6a8:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     6ac:	e59f33ec 	ldr	r3, [pc, #1004]	; aa0 <.text+0xaa0>
     6b0:	e5d30000 	ldrb	r0, [r3]
     6b4:	e3500000 	cmp	r0, #0	; 0x0
     6b8:	e24dd014 	sub	sp, sp, #20	; 0x14
     6bc:	0a00004b 	beq	7f0 <HL2LL_write_cycle+0x148>
     6c0:	e59f33dc 	ldr	r3, [pc, #988]	; aa4 <.text+0xaa4>
     6c4:	e59fa3dc 	ldr	sl, [pc, #988]	; aa8 <.text+0xaa8>
     6c8:	e5932000 	ldr	r2, [r3]
     6cc:	e5da9000 	ldrb	r9, [sl]
     6d0:	e59fb3d4 	ldr	fp, [pc, #980]	; aac <.text+0xaac>
     6d4:	e3520000 	cmp	r2, #0	; 0x0
     6d8:	e59f23d0 	ldr	r2, [pc, #976]	; ab0 <.text+0xab0>
     6dc:	13893008 	orrne	r3, r9, #8	; 0x8
     6e0:	e1cb90b0 	strh	r9, [fp]
     6e4:	11cb30b0 	strneh	r3, [fp]
     6e8:	e5d23001 	ldrb	r3, [r2, #1]
     6ec:	e3530000 	cmp	r3, #0	; 0x0
     6f0:	11db30b0 	ldrneh	r3, [fp]
     6f4:	01db30b0 	ldreqh	r3, [fp]
     6f8:	13833143 	orrne	r3, r3, #-1073741808	; 0xc0000010
     6fc:	03c33010 	biceq	r3, r3, #16	; 0x10
     700:	138335ff 	orrne	r3, r3, #1069547520	; 0x3fc00000
     704:	01a03883 	moveq	r3, r3, lsl #17
     708:	138339fe 	orrne	r3, r3, #4161536	; 0x3f8000
     70c:	01a038a3 	moveq	r3, r3, lsr #17
     710:	11cb30b0 	strneh	r3, [fp]
     714:	01cb30b0 	streqh	r3, [fp]
     718:	e5d23002 	ldrb	r3, [r2, #2]
     71c:	e3530000 	cmp	r3, #0	; 0x0
     720:	11db30b0 	ldrneh	r3, [fp]
     724:	01db30b0 	ldreqh	r3, [fp]
     728:	13833c01 	orrne	r3, r3, #256	; 0x100
     72c:	03c33c01 	biceq	r3, r3, #256	; 0x100
     730:	11cb30b0 	strneh	r3, [fp]
     734:	01cb30b0 	streqh	r3, [fp]
     738:	e5d23000 	ldrb	r3, [r2]
     73c:	e3530000 	cmp	r3, #0	; 0x0
     740:	0a00002d 	beq	7fc <HL2LL_write_cycle+0x154>
     744:	e3530001 	cmp	r3, #1	; 0x1
     748:	0a000063 	beq	8dc <IRQ_Stack_Size+0xdc>
     74c:	e3530002 	cmp	r3, #2	; 0x2
     750:	0a00004b 	beq	884 <IRQ_Stack_Size+0x84>
     754:	e3530003 	cmp	r3, #3	; 0x3
     758:	0a000074 	beq	930 <IRQ_Stack_Size+0x130>
     75c:	e1db30b0 	ldrh	r3, [fp]
     760:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     764:	e1cb30b0 	strh	r3, [fp]
     768:	e3590000 	cmp	r9, #0	; 0x0
     76c:	0a000030 	beq	834 <IRQ_Stack_Size+0x34>
     770:	e59f033c 	ldr	r0, [pc, #828]	; ab4 <.text+0xab4>
     774:	e5d03000 	ldrb	r3, [r0]
     778:	e59f2338 	ldr	r2, [pc, #824]	; ab8 <.text+0xab8>
     77c:	e203c0ff 	and	ip, r3, #255	; 0xff
     780:	e59f3334 	ldr	r3, [pc, #820]	; abc <.text+0xabc>
     784:	e1d212b4 	ldrh	r1, [r2, #36]
     788:	e1d3e0b2 	ldrh	lr, [r3, #2]
     78c:	e1cb12bc 	strh	r1, [fp, #44]
     790:	e1cbe3b2 	strh	lr, [fp, #50]
     794:	e1d211bc 	ldrh	r1, [r2, #28]
     798:	e1d2e1b8 	ldrh	lr, [r2, #24]
     79c:	e1d330b0 	ldrh	r3, [r3]
     7a0:	e1d222b0 	ldrh	r2, [r2, #32]
     7a4:	e35c0001 	cmp	ip, #1	; 0x1
     7a8:	e1cb12b8 	strh	r1, [fp, #40]
     7ac:	e1cbe2b6 	strh	lr, [fp, #38]
     7b0:	e1cb22ba 	strh	r2, [fp, #42]
     7b4:	e1cb33b0 	strh	r3, [fp, #48]
     7b8:	e59f12ec 	ldr	r1, [pc, #748]	; aac <.text+0xaac>
     7bc:	0a00003f 	beq	8c0 <IRQ_Stack_Size+0xc0>
     7c0:	e5d03000 	ldrb	r3, [r0]
     7c4:	e3530002 	cmp	r3, #2	; 0x2
     7c8:	0a000050 	beq	910 <IRQ_Stack_Size+0x110>
     7cc:	e3a03000 	mov	r3, #0	; 0x0
     7d0:	e5c13035 	strb	r3, [r1, #53]
     7d4:	e5c13034 	strb	r3, [r1, #52]
     7d8:	e1c133b6 	strh	r3, [r1, #54]
     7dc:	e1a00009 	mov	r0, r9
     7e0:	ebffff69 	bl	58c <LL_write_ctrl_data>
     7e4:	e3a03000 	mov	r3, #0	; 0x0
     7e8:	e5ca3000 	strb	r3, [sl]
     7ec:	e3a00001 	mov	r0, #1	; 0x1
     7f0:	e28dd014 	add	sp, sp, #20	; 0x14
     7f4:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     7f8:	e12fff1e 	bx	lr
     7fc:	e1db30b0 	ldrh	r3, [fp]
     800:	e3833080 	orr	r3, r3, #128	; 0x80
     804:	e1cb30b0 	strh	r3, [fp]
     808:	e59f12b0 	ldr	r1, [pc, #688]	; ac0 <.text+0xac0>
     80c:	e59fb298 	ldr	fp, [pc, #664]	; aac <.text+0xaac>
     810:	e2810008 	add	r0, r1, #8	; 0x8
     814:	e1a0200b 	mov	r2, fp
     818:	e4d13001 	ldrb	r3, [r1], #1
     81c:	e1510000 	cmp	r1, r0
     820:	e5c2300c 	strb	r3, [r2, #12]
     824:	e2822001 	add	r2, r2, #1	; 0x1
     828:	1afffffa 	bne	818 <IRQ_Stack_Size+0x18>
     82c:	e3590000 	cmp	r9, #0	; 0x0
     830:	1affffce 	bne	770 <HL2LL_write_cycle+0xc8>
     834:	e59f327c 	ldr	r3, [pc, #636]	; ab8 <.text+0xab8>
     838:	e5932000 	ldr	r2, [r3]
     83c:	e9931002 	ldmib	r3, {r1, ip}
     840:	e1d3e2b8 	ldrh	lr, [r3, #40]
     844:	e58b2014 	str	r2, [fp, #20]
     848:	e58b1018 	str	r1, [fp, #24]
     84c:	e1d321b0 	ldrh	r2, [r3, #16]
     850:	e1d310bc 	ldrh	r1, [r3, #12]
     854:	e1d331b4 	ldrh	r3, [r3, #20]
     858:	e1a00009 	mov	r0, r9
     85c:	e1cb32be 	strh	r3, [fp, #46]
     860:	e1cbe2b4 	strh	lr, [fp, #36]
     864:	e58bc01c 	str	ip, [fp, #28]
     868:	e1cb12b0 	strh	r1, [fp, #32]
     86c:	e1cb22b2 	strh	r2, [fp, #34]
     870:	ebffff45 	bl	58c <LL_write_ctrl_data>
     874:	e3a03001 	mov	r3, #1	; 0x1
     878:	e1a00003 	mov	r0, r3
     87c:	e5ca3000 	strb	r3, [sl]
     880:	eaffffda 	b	7f0 <HL2LL_write_cycle+0x148>
     884:	e59f2238 	ldr	r2, [pc, #568]	; ac4 <.text+0xac4>
     888:	e1db30b0 	ldrh	r3, [fp]
     88c:	e1d210b6 	ldrh	r1, [r2, #6]
     890:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     894:	e1d2e0b0 	ldrh	lr, [r2]
     898:	e1cb30b0 	strh	r3, [fp]
     89c:	e1cb10ba 	strh	r1, [fp, #10]
     8a0:	e1d230b8 	ldrh	r3, [r2, #8]
     8a4:	e1d210b2 	ldrh	r1, [r2, #2]
     8a8:	e1d220b4 	ldrh	r2, [r2, #4]
     8ac:	e1cb30b2 	strh	r3, [fp, #2]
     8b0:	e1cbe0b4 	strh	lr, [fp, #4]
     8b4:	e1cb10b6 	strh	r1, [fp, #6]
     8b8:	e1cb20b8 	strh	r2, [fp, #8]
     8bc:	eaffffa9 	b	768 <HL2LL_write_cycle+0xc0>
     8c0:	e3a03002 	mov	r3, #2	; 0x2
     8c4:	e5c03000 	strb	r3, [r0]
     8c8:	e59f21f8 	ldr	r2, [pc, #504]	; ac8 <.text+0xac8>
     8cc:	e5923000 	ldr	r3, [r2]
     8d0:	e5c1c034 	strb	ip, [r1, #52]
     8d4:	e1c133b6 	strh	r3, [r1, #54]
     8d8:	eaffffbf 	b	7dc <HL2LL_write_cycle+0x134>
     8dc:	e59f31e8 	ldr	r3, [pc, #488]	; acc <.text+0xacc>
     8e0:	e1db20b0 	ldrh	r2, [fp]
     8e4:	e5d3e003 	ldrb	lr, [r3, #3]
     8e8:	e5d31000 	ldrb	r1, [r3]
     8ec:	e5d30001 	ldrb	r0, [r3, #1]
     8f0:	e5d3c002 	ldrb	ip, [r3, #2]
     8f4:	e3822020 	orr	r2, r2, #32	; 0x20
     8f8:	e1cb20b0 	strh	r2, [fp]
     8fc:	e5cb100c 	strb	r1, [fp, #12]
     900:	e5cb000d 	strb	r0, [fp, #13]
     904:	e5cbc00e 	strb	ip, [fp, #14]
     908:	e5cbe00f 	strb	lr, [fp, #15]
     90c:	eaffff95 	b	768 <HL2LL_write_cycle+0xc0>
     910:	e2833001 	add	r3, r3, #1	; 0x1
     914:	e59f21b4 	ldr	r2, [pc, #436]	; ad0 <.text+0xad0>
     918:	e5c03000 	strb	r3, [r0]
     91c:	e5923000 	ldr	r3, [r2]
     920:	e3a02012 	mov	r2, #18	; 0x12
     924:	e1c133b6 	strh	r3, [r1, #54]
     928:	e5c12034 	strb	r2, [r1, #52]
     92c:	eaffffaa 	b	7dc <HL2LL_write_cycle+0x134>
     930:	e59f719c 	ldr	r7, [pc, #412]	; ad4 <.text+0xad4>
     934:	e1db30b0 	ldrh	r3, [fp]
     938:	e5d72000 	ldrb	r2, [r7]
     93c:	e59f8168 	ldr	r8, [pc, #360]	; aac <.text+0xaac>
     940:	e3833040 	orr	r3, r3, #64	; 0x40
     944:	e3520000 	cmp	r2, #0	; 0x0
     948:	e1cb30b0 	strh	r3, [fp]
     94c:	05d83002 	ldreqb	r3, [r8, #2]
     950:	01c830b2 	streqh	r3, [r8, #2]
     954:	0affff83 	beq	768 <HL2LL_write_cycle+0xc0>
     958:	e59f3178 	ldr	r3, [pc, #376]	; ad8 <.text+0xad8>
     95c:	e5d31000 	ldrb	r1, [r3]
     960:	e3510001 	cmp	r1, #1	; 0x1
     964:	0a000005 	beq	980 <IRQ_Stack_Size+0x180>
     968:	e5d83002 	ldrb	r3, [r8, #2]
     96c:	e3a02000 	mov	r2, #0	; 0x0
     970:	e1833401 	orr	r3, r3, r1, lsl #8
     974:	e1c830b2 	strh	r3, [r8, #2]
     978:	e5c72000 	strb	r2, [r7]
     97c:	eaffff79 	b	768 <HL2LL_write_cycle+0xc0>
     980:	e3520001 	cmp	r2, #1	; 0x1
     984:	0a00001c 	beq	9fc <IRQ_Stack_Size+0x1fc>
     988:	e3520002 	cmp	r2, #2	; 0x2
     98c:	1affff75 	bne	768 <HL2LL_write_cycle+0xc0>
     990:	e5d82002 	ldrb	r2, [r8, #2]
     994:	e59f1140 	ldr	r1, [pc, #320]	; adc <.text+0xadc>
     998:	e59f3140 	ldr	r3, [pc, #320]	; ae0 <.text+0xae0>
     99c:	e3a0c000 	mov	ip, #0	; 0x0
     9a0:	e3822c82 	orr	r2, r2, #33280	; 0x8200
     9a4:	e5916000 	ldr	r6, [r1]
     9a8:	e5d1e005 	ldrb	lr, [r1, #5]
     9ac:	e5d14004 	ldrb	r4, [r1, #4]
     9b0:	e1c3c0b0 	strh	ip, [r3]
     9b4:	e1c820b2 	strh	r2, [r8, #2]
     9b8:	e1d130b8 	ldrh	r3, [r1, #8]
     9bc:	e1d120b6 	ldrh	r2, [r1, #6]
     9c0:	e1d110ba 	ldrh	r1, [r1, #10]
     9c4:	e5c7c000 	strb	ip, [r7]
     9c8:	e5c8e00d 	strb	lr, [r8, #13]
     9cc:	e5c8400e 	strb	r4, [r8, #14]
     9d0:	e5c8600f 	strb	r6, [r8, #15]
     9d4:	e5c8c013 	strb	ip, [r8, #19]
     9d8:	e1c820b4 	strh	r2, [r8, #4]
     9dc:	e1c8c0b6 	strh	ip, [r8, #6]
     9e0:	e1c830ba 	strh	r3, [r8, #10]
     9e4:	e1c810b8 	strh	r1, [r8, #8]
     9e8:	e5c8c00c 	strb	ip, [r8, #12]
     9ec:	e5c8c010 	strb	ip, [r8, #16]
     9f0:	e5c8c011 	strb	ip, [r8, #17]
     9f4:	e5c8c012 	strb	ip, [r8, #18]
     9f8:	eaffff5a 	b	768 <HL2LL_write_cycle+0xc0>
     9fc:	e59f30d8 	ldr	r3, [pc, #216]	; adc <.text+0xadc>
     a00:	e2830014 	add	r0, r3, #20	; 0x14
     a04:	e8901001 	ldmia	r0, {r0, ip}
     a08:	e593e00c 	ldr	lr, [r3, #12]
     a0c:	e5933010 	ldr	r3, [r3, #16]
     a10:	e1a01c4c 	mov	r1, ip, asr #24
     a14:	e5d82002 	ldrb	r2, [r8, #2]
     a18:	e58de00c 	str	lr, [sp, #12]
     a1c:	e58d3010 	str	r3, [sp, #16]
     a20:	e1a0684e 	mov	r6, lr, asr #16
     a24:	e1a05843 	mov	r5, r3, asr #16
     a28:	e58d1008 	str	r1, [sp, #8]
     a2c:	e1a0e44c 	mov	lr, ip, asr #8
     a30:	e1a03440 	mov	r3, r0, asr #8
     a34:	e58d3004 	str	r3, [sp, #4]
     a38:	e5c8e00d 	strb	lr, [r8, #13]
     a3c:	e1a03840 	mov	r3, r0, asr #16
     a40:	e59de008 	ldr	lr, [sp, #8]
     a44:	e3822c81 	orr	r2, r2, #33024	; 0x8100
     a48:	e1a01c40 	mov	r1, r0, asr #24
     a4c:	e58d3000 	str	r3, [sp]
     a50:	e3a03002 	mov	r3, #2	; 0x2
     a54:	e5c81013 	strb	r1, [r8, #19]
     a58:	e5c73000 	strb	r3, [r7]
     a5c:	e1c820b2 	strh	r2, [r8, #2]
     a60:	e5c8e00f 	strb	lr, [r8, #15]
     a64:	e59d1004 	ldr	r1, [sp, #4]
     a68:	e59d2000 	ldr	r2, [sp]
     a6c:	e28d300c 	add	r3, sp, #12	; 0xc
     a70:	e8934008 	ldmia	r3, {r3, lr}
     a74:	e1a0484c 	mov	r4, ip, asr #16
     a78:	e1c860b6 	strh	r6, [r8, #6]
     a7c:	e1c850b8 	strh	r5, [r8, #8]
     a80:	e5c8400e 	strb	r4, [r8, #14]
     a84:	e5c81011 	strb	r1, [r8, #17]
     a88:	e5c82012 	strb	r2, [r8, #18]
     a8c:	e1c830b4 	strh	r3, [r8, #4]
     a90:	e1c8e0ba 	strh	lr, [r8, #10]
     a94:	e5c8c00c 	strb	ip, [r8, #12]
     a98:	e5c80010 	strb	r0, [r8, #16]
     a9c:	eaffff31 	b	768 <HL2LL_write_cycle+0xc0>
     aa0:	4000000b 	andmi	r0, r0, fp
     aa4:	40000980 	andmi	r0, r0, r0, lsl #19
     aa8:	4000097c 	andmi	r0, r0, ip, ror r9
     aac:	40001a90 	mulmi	r0, r0, sl
     ab0:	40001bb8 	strmih	r1, [r0], -r8
     ab4:	40000d50 	andmi	r0, r0, r0, asr sp
     ab8:	40001ae4 	andmi	r1, r0, r4, ror #21
     abc:	40001f00 	andmi	r1, r0, r0, lsl #30
     ac0:	40001bb0 	strmih	r1, [r0], -r0
     ac4:	40001b3c 	andmi	r1, r0, ip, lsr fp
     ac8:	40000d48 	andmi	r0, r0, r8, asr #26
     acc:	40001b64 	andmi	r1, r0, r4, ror #22
     ad0:	40000d4c 	andmi	r0, r0, ip, asr #26
     ad4:	4000096b 	andmi	r0, r0, fp, ror #18
     ad8:	4000096a 	andmi	r0, r0, sl, ror #18
     adc:	40001ac8 	andmi	r1, r0, r8, asr #21
     ae0:	4000096e 	andmi	r0, r0, lr, ror #18

00000ae4 <SSP_rx_handler_HL>:


inline void SSP_rx_handler_HL(unsigned char SPI_rxdata)	//rx_handler @ high-level processor
{
     ae4:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	static volatile unsigned char SPI_syncstate=0;
	static volatile unsigned char SPI_rxcount=0;
	static volatile unsigned char *SPI_rxptr;
	static volatile unsigned char incoming_page;

        //receive handler
        if (SPI_syncstate==0)
     ae8:	e59f23a4 	ldr	r2, [pc, #932]	; e94 <.text+0xe94>
     aec:	e5d23000 	ldrb	r3, [r2]
     af0:	e20330ff 	and	r3, r3, #255	; 0xff
     af4:	e3530000 	cmp	r3, #0	; 0x0
     af8:	e20000ff 	and	r0, r0, #255	; 0xff
     afc:	e1a07002 	mov	r7, r2
     b00:	1a000004 	bne	b18 <SSP_rx_handler_HL+0x34>
		{
			if (SPI_rxdata=='>') SPI_syncstate++; else SPI_syncstate=0;
     b04:	e350003e 	cmp	r0, #62	; 0x3e
     b08:	0a000011 	beq	b54 <SSP_rx_handler_HL+0x70>
		}
		else if (SPI_syncstate==1)
		{
			if (SPI_rxdata=='*')
			{
				SPI_syncstate++;
				SPI_rxptr=(unsigned char *)&LL_1khz_attitude_data;
				SPI_rxcount=40;
			}
			else SPI_syncstate=0;
		}
		else if (SPI_syncstate==2)
		{
			if(SPI_rxcount==26) //14 bytes transmitted => select 500Hz page
			{
				incoming_page=LL_1khz_attitude_data.system_flags&0x03;	//system flags were already received
				if(incoming_page==1) SPI_rxptr+=26;
				else if(incoming_page==2) SPI_rxptr+=52;
			}
			SPI_rxcount--;
			*SPI_rxptr=SPI_rxdata;
			SPI_rxptr++;
			if (SPI_rxcount==0)
        	{
             	SPI_syncstate++;
        	}
		}
		else if (SPI_syncstate==3)
		{
			if(SPI_rxdata=='<')	//last byte ok => data should be valid
			{
				SSP_data_distribution_HL();	//only distribute data to other structs, if it was received correctly
											//ack data receiption
			}
			SPI_syncstate=0;
		}
		else SPI_syncstate=0;
     b0c:	e5c23000 	strb	r3, [r2]
}
     b10:	e8bd47f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     b14:	e12fff1e 	bx	lr
     b18:	e5d23000 	ldrb	r3, [r2]
     b1c:	e3530001 	cmp	r3, #1	; 0x1
     b20:	0a000010 	beq	b68 <SSP_rx_handler_HL+0x84>
     b24:	e5d23000 	ldrb	r3, [r2]
     b28:	e3530002 	cmp	r3, #2	; 0x2
     b2c:	0a00001c 	beq	ba4 <SSP_rx_handler_HL+0xc0>
     b30:	e5d23000 	ldrb	r3, [r2]
     b34:	e3530003 	cmp	r3, #3	; 0x3
     b38:	13a03000 	movne	r3, #0	; 0x0
     b3c:	1afffff2 	bne	b0c <SSP_rx_handler_HL+0x28>
     b40:	e350003c 	cmp	r0, #60	; 0x3c
     b44:	0a000039 	beq	c30 <SSP_rx_handler_HL+0x14c>
     b48:	e3a03000 	mov	r3, #0	; 0x0
     b4c:	e5c73000 	strb	r3, [r7]
     b50:	eaffffee 	b	b10 <SSP_rx_handler_HL+0x2c>
     b54:	e5d23000 	ldrb	r3, [r2]
     b58:	e2833001 	add	r3, r3, #1	; 0x1
     b5c:	e20330ff 	and	r3, r3, #255	; 0xff
     b60:	e5c23000 	strb	r3, [r2]
     b64:	eaffffe9 	b	b10 <SSP_rx_handler_HL+0x2c>
     b68:	e350002a 	cmp	r0, #42	; 0x2a
     b6c:	13a03000 	movne	r3, #0	; 0x0
     b70:	15c23000 	strneb	r3, [r2]
     b74:	1affffe5 	bne	b10 <SSP_rx_handler_HL+0x2c>
     b78:	e5d23000 	ldrb	r3, [r2]
     b7c:	e2833001 	add	r3, r3, #1	; 0x1
     b80:	e20330ff 	and	r3, r3, #255	; 0xff
     b84:	e5c23000 	strb	r3, [r2]
     b88:	e59f3308 	ldr	r3, [pc, #776]	; e98 <.text+0xe98>
     b8c:	e59f2308 	ldr	r2, [pc, #776]	; e9c <.text+0xe9c>
     b90:	e5832000 	str	r2, [r3]
     b94:	e59f3304 	ldr	r3, [pc, #772]	; ea0 <.text+0xea0>
     b98:	e3a01028 	mov	r1, #40	; 0x28
     b9c:	e5c31000 	strb	r1, [r3]
     ba0:	eaffffda 	b	b10 <SSP_rx_handler_HL+0x2c>
     ba4:	e59fc2f4 	ldr	ip, [pc, #756]	; ea0 <.text+0xea0>
     ba8:	e5dc3000 	ldrb	r3, [ip]
     bac:	e353001a 	cmp	r3, #26	; 0x1a
     bb0:	0a00000e 	beq	bf0 <SSP_rx_handler_HL+0x10c>
     bb4:	e59f12dc 	ldr	r1, [pc, #732]	; e98 <.text+0xe98>
     bb8:	e5dc3000 	ldrb	r3, [ip]
     bbc:	e5912000 	ldr	r2, [r1]
     bc0:	e2433001 	sub	r3, r3, #1	; 0x1
     bc4:	e20330ff 	and	r3, r3, #255	; 0xff
     bc8:	e5cc3000 	strb	r3, [ip]
     bcc:	e4c20001 	strb	r0, [r2], #1
     bd0:	e5dc3000 	ldrb	r3, [ip]
     bd4:	e3530000 	cmp	r3, #0	; 0x0
     bd8:	e5812000 	str	r2, [r1]
     bdc:	05d73000 	ldreqb	r3, [r7]
     be0:	02833001 	addeq	r3, r3, #1	; 0x1
     be4:	020330ff 	andeq	r3, r3, #255	; 0xff
     be8:	05c73000 	streqb	r3, [r7]
     bec:	eaffffc7 	b	b10 <SSP_rx_handler_HL+0x2c>
     bf0:	e59f32a4 	ldr	r3, [pc, #676]	; e9c <.text+0xe9c>
     bf4:	e1d320b0 	ldrh	r2, [r3]
     bf8:	e59f12a4 	ldr	r1, [pc, #676]	; ea4 <.text+0xea4>
     bfc:	e2022003 	and	r2, r2, #3	; 0x3
     c00:	e5c12000 	strb	r2, [r1]
     c04:	e5d13000 	ldrb	r3, [r1]
     c08:	e3530001 	cmp	r3, #1	; 0x1
     c0c:	0a000084 	beq	e24 <.text+0xe24>
     c10:	e5d13000 	ldrb	r3, [r1]
     c14:	e3530002 	cmp	r3, #2	; 0x2
     c18:	1affffe5 	bne	bb4 <SSP_rx_handler_HL+0xd0>
     c1c:	e59f1274 	ldr	r1, [pc, #628]	; e98 <.text+0xe98>
     c20:	e5913000 	ldr	r3, [r1]
     c24:	e2833034 	add	r3, r3, #52	; 0x34
     c28:	e5813000 	str	r3, [r1]
     c2c:	eaffffe1 	b	bb8 <SSP_rx_handler_HL+0xd4>
     c30:	e59fa264 	ldr	sl, [pc, #612]	; e9c <.text+0xe9c>
     c34:	e1da30b0 	ldrh	r3, [sl]
     c38:	e3130008 	tst	r3, #8	; 0x8
     c3c:	e2034003 	and	r4, r3, #3	; 0x3
     c40:	159f3260 	ldrne	r3, [pc, #608]	; ea8 <.text+0xea8>
     c44:	13a02000 	movne	r2, #0	; 0x0
     c48:	15832000 	strne	r2, [r3]
     c4c:	e1da10b6 	ldrh	r1, [sl, #6]
     c50:	e1da30f2 	ldrsh	r3, [sl, #2]
     c54:	e1da20f4 	ldrsh	r2, [sl, #4]
     c58:	e59f824c 	ldr	r8, [pc, #588]	; eac <.text+0xeac>
     c5c:	e59f624c 	ldr	r6, [pc, #588]	; eb0 <.text+0xeb0>
     c60:	e1da00f8 	ldrsh	r0, [sl, #8]
     c64:	e1dac0fa 	ldrsh	ip, [sl, #10]
     c68:	e1dae0fc 	ldrsh	lr, [sl, #12]
     c6c:	e0833103 	add	r3, r3, r3, lsl #2
     c70:	e0822102 	add	r2, r2, r2, lsl #2
     c74:	e0811101 	add	r1, r1, r1, lsl #2
     c78:	e1a03083 	mov	r3, r3, lsl #1
     c7c:	e1a02082 	mov	r2, r2, lsl #1
     c80:	e1a01081 	mov	r1, r1, lsl #1
     c84:	e3540000 	cmp	r4, #0	; 0x0
     c88:	e5863010 	str	r3, [r6, #16]
     c8c:	e5862014 	str	r2, [r6, #20]
     c90:	e5861018 	str	r1, [r6, #24]
     c94:	e586001c 	str	r0, [r6, #28]
     c98:	e586c020 	str	ip, [r6, #32]
     c9c:	e586e024 	str	lr, [r6, #36]
     ca0:	e5883000 	str	r3, [r8]
     ca4:	e5882004 	str	r2, [r8, #4]
     ca8:	e5881008 	str	r1, [r8, #8]
     cac:	e588000c 	str	r0, [r8, #12]
     cb0:	e588c010 	str	ip, [r8, #16]
     cb4:	e588e014 	str	lr, [r8, #20]
     cb8:	e1a05008 	mov	r5, r8
     cbc:	e1a09006 	mov	r9, r6
     cc0:	1a00002b 	bne	d74 <SSP_rx_handler_HL+0x290>
     cc4:	e59f01e8 	ldr	r0, [pc, #488]	; eb4 <.text+0xeb4>
     cc8:	e1a01006 	mov	r1, r6
     ccc:	e1a0200a 	mov	r2, sl
     cd0:	e28ac008 	add	ip, sl, #8	; 0x8
     cd4:	e1a0e00a 	mov	lr, sl
     cd8:	e5d2300e 	ldrb	r3, [r2, #14]
     cdc:	e2822001 	add	r2, r2, #1	; 0x1
     ce0:	e1a03203 	mov	r3, r3, lsl #4
     ce4:	e15c0002 	cmp	ip, r2
     ce8:	e0c130b2 	strh	r3, [r1], #2
     cec:	e0c030b2 	strh	r3, [r0], #2
     cf0:	1afffff8 	bne	cd8 <SSP_rx_handler_HL+0x1f4>
     cf4:	e1de32f4 	ldrsh	r3, [lr, #36]
     cf8:	e1de22f0 	ldrsh	r2, [lr, #32]
     cfc:	e1de12f2 	ldrsh	r1, [lr, #34]
     d00:	e0833103 	add	r3, r3, r3, lsl #2
     d04:	e0822102 	add	r2, r2, r2, lsl #2
     d08:	e0811101 	add	r1, r1, r1, lsl #2
     d0c:	e1a03883 	mov	r3, r3, lsl #17
     d10:	e1a00823 	mov	r0, r3, lsr #16
     d14:	e1a02882 	mov	r2, r2, lsl #17
     d18:	e1a01881 	mov	r1, r1, lsl #17
     d1c:	e1a0c822 	mov	ip, r2, lsr #16
     d20:	e1a01821 	mov	r1, r1, lsr #16
     d24:	e3500000 	cmp	r0, #0	; 0x0
     d28:	e1c501bc 	strh	r0, [r5, #28]
     d2c:	e1c5c1b8 	strh	ip, [r5, #24]
     d30:	e1c511ba 	strh	r1, [r5, #26]
     d34:	0a000006 	beq	d54 <SSP_rx_handler_HL+0x270>
     d38:	e59f2178 	ldr	r2, [pc, #376]	; eb8 <.text+0xeb8>
     d3c:	e5d23000 	ldrb	r3, [r2]
     d40:	e3530009 	cmp	r3, #9	; 0x9
     d44:	95d23000 	ldrlsb	r3, [r2]
     d48:	92833001 	addls	r3, r3, #1	; 0x1
     d4c:	920330ff 	andls	r3, r3, #255	; 0xff
     d50:	95c23000 	strlsb	r3, [r2]
     d54:	e28a2018 	add	r2, sl, #24	; 0x18
     d58:	e892000c 	ldmia	r2, {r2, r3}
     d5c:	e5893084 	str	r3, [r9, #132]
     d60:	e1c9c2b8 	strh	ip, [r9, #40]
     d64:	e1c912ba 	strh	r1, [r9, #42]
     d68:	e1c902bc 	strh	r0, [r9, #44]
     d6c:	e5892080 	str	r2, [r9, #128]
     d70:	eaffff74 	b	b48 <SSP_rx_handler_HL+0x64>
     d74:	e3540001 	cmp	r4, #1	; 0x1
     d78:	0a00002e 	beq	e38 <.text+0xe38>
     d7c:	e3540002 	cmp	r4, #2	; 0x2
     d80:	1affff70 	bne	b48 <SSP_rx_handler_HL+0x64>
     d84:	e1da35fa 	ldrsh	r3, [sl, #90]
     d88:	e1a030c3 	mov	r3, r3, asr #1
     d8c:	e1da14f2 	ldrsh	r1, [sl, #66]
     d90:	e1da04f4 	ldrsh	r0, [sl, #68]
     d94:	e1da24f6 	ldrsh	r2, [sl, #70]
     d98:	e203307f 	and	r3, r3, #127	; 0x7f
     d9c:	e2433001 	sub	r3, r3, #1	; 0x1
     da0:	e5862038 	str	r2, [r6, #56]
     da4:	e5882038 	str	r2, [r8, #56]
     da8:	e5861030 	str	r1, [r6, #48]
     dac:	e5860034 	str	r0, [r6, #52]
     db0:	e5881030 	str	r1, [r8, #48]
     db4:	e5880034 	str	r0, [r8, #52]
     db8:	e3530007 	cmp	r3, #7	; 0x7
     dbc:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     dc0:	eaffff60 	b	b48 <SSP_rx_handler_HL+0x64>
     dc4:	00000de4 	andeq	r0, r0, r4, ror #27
     dc8:	00000b48 	andeq	r0, r0, r8, asr #22
     dcc:	00000b48 	andeq	r0, r0, r8, asr #22
     dd0:	00000b48 	andeq	r0, r0, r8, asr #22
     dd4:	00000b48 	andeq	r0, r0, r8, asr #22
     dd8:	00000df4 	streqd	r0, [r0], -r4
     ddc:	00000e04 	andeq	r0, r0, r4, lsl #28
     de0:	00000e14 	andeq	r0, r0, r4, lsl lr
     de4:	e59f30d0 	ldr	r3, [pc, #208]	; ebc <.text+0xebc>
     de8:	e1daa5b4 	ldrh	sl, [sl, #84]
     dec:	e1c3a0b6 	strh	sl, [r3, #6]
     df0:	eaffff54 	b	b48 <SSP_rx_handler_HL+0x64>
     df4:	e59f30c4 	ldr	r3, [pc, #196]	; ec0 <.text+0xec0>
     df8:	e1daa5b4 	ldrh	sl, [sl, #84]
     dfc:	e1c3a0b0 	strh	sl, [r3]
     e00:	eaffff50 	b	b48 <SSP_rx_handler_HL+0x64>
     e04:	e59f30b8 	ldr	r3, [pc, #184]	; ec4 <.text+0xec4>
     e08:	e1daa5b4 	ldrh	sl, [sl, #84]
     e0c:	e1c3a0b0 	strh	sl, [r3]
     e10:	eaffff4c 	b	b48 <SSP_rx_handler_HL+0x64>
     e14:	e1da25b4 	ldrh	r2, [sl, #84]
     e18:	e59f30a8 	ldr	r3, [pc, #168]	; ec8 <.text+0xec8>
     e1c:	e5c32000 	strb	r2, [r3]
     e20:	eaffff48 	b	b48 <SSP_rx_handler_HL+0x64>
     e24:	e59f106c 	ldr	r1, [pc, #108]	; e98 <.text+0xe98>
     e28:	e5913000 	ldr	r3, [r1]
     e2c:	e283301a 	add	r3, r3, #26	; 0x1a
     e30:	e5813000 	str	r3, [r1]
     e34:	eaffff5f 	b	bb8 <SSP_rx_handler_HL+0xd4>
     e38:	e1da34f0 	ldrsh	r3, [sl, #64]
     e3c:	e59a503c 	ldr	r5, [sl, #60]
     e40:	e5da202d 	ldrb	r2, [sl, #45]
     e44:	e5da1028 	ldrb	r1, [sl, #40]
     e48:	e5da0029 	ldrb	r0, [sl, #41]
     e4c:	e5dac02a 	ldrb	ip, [sl, #42]
     e50:	e5dae02b 	ldrb	lr, [sl, #43]
     e54:	e5da402c 	ldrb	r4, [sl, #44]
     e58:	e5883050 	str	r3, [r8, #80]
     e5c:	e586307c 	str	r3, [r6, #124]
     e60:	e1da33b8 	ldrh	r3, [sl, #56]
     e64:	e1daa3ba 	ldrh	sl, [sl, #58]
     e68:	e5c62041 	strb	r2, [r6, #65]
     e6c:	e5865078 	str	r5, [r6, #120]
     e70:	e5c6103c 	strb	r1, [r6, #60]
     e74:	e5c6003d 	strb	r0, [r6, #61]
     e78:	e5c6c03e 	strb	ip, [r6, #62]
     e7c:	e5c6e03f 	strb	lr, [r6, #63]
     e80:	e5c64040 	strb	r4, [r6, #64]
     e84:	e588504c 	str	r5, [r8, #76]
     e88:	e1c638b8 	strh	r3, [r6, #136]
     e8c:	e1c6a8ba 	strh	sl, [r6, #138]
     e90:	eaffff2c 	b	b48 <SSP_rx_handler_HL+0x64>
     e94:	40000979 	andmi	r0, r0, r9, ror r9
     e98:	40000974 	andmi	r0, r0, r4, ror r9
     e9c:	40001a34 	andmi	r1, r0, r4, lsr sl
     ea0:	40000978 	andmi	r0, r0, r8, ror r9
     ea4:	40000972 	andmi	r0, r0, r2, ror r9
     ea8:	40000980 	andmi	r0, r0, r0, lsl #19
     eac:	40001e00 	andmi	r1, r0, r0, lsl #28
     eb0:	40001bcc 	andmi	r1, r0, ip, asr #23
     eb4:	40001bbc 	strmih	r1, [r0], -ip
     eb8:	40000a60 	andmi	r0, r0, r0, ror #20
     ebc:	40001f00 	andmi	r1, r0, r0, lsl #30
     ec0:	4000096e 	andmi	r0, r0, lr, ror #18
     ec4:	40000970 	andmi	r0, r0, r0, ror r9
     ec8:	4000096c 	andmi	r0, r0, ip, ror #18

00000ecc <xy2latlon>:

unsigned int gpsDataOkTrigger=0;

void xy2latlon(double lat0, double lon0, double X, double Y, double *lat, double *lon)	//X: East, Y: North in m; lat0,lon0: Reference coordinates; lat,lon: current GPS measurement
{
     ecc:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        *lat=lat0+Y/MEAN_EARTH_DIAMETER*360./PI;
     ed0:	e59f40f4 	ldr	r4, [pc, #244]	; fcc <.text+0xfcc>
     ed4:	e3a06101 	mov	r6, #1073741824	; 0x40000000
     ed8:	e24dd008 	sub	sp, sp, #8	; 0x8
     edc:	e3a05101 	mov	r5, #1073741824	; 0x40000000
     ee0:	e2866876 	add	r6, r6, #7733248	; 0x760000
     ee4:	e28f80d0 	add	r8, pc, #208	; 0xd0
     ee8:	e8980300 	ldmia	r8, {r8, r9}
     eec:	e1a0a000 	mov	sl, r0
     ef0:	e1a0b001 	mov	fp, r1
     ef4:	e88d000c 	stmia	sp, {r2, r3}
     ef8:	e28d0034 	add	r0, sp, #52	; 0x34
     efc:	e8900003 	ldmia	r0, {r0, r1}
     f00:	e1a02004 	mov	r2, r4
     f04:	e1a03005 	mov	r3, r5
     f08:	e2866902 	add	r6, r6, #32768	; 0x8000
     f0c:	e3a07000 	mov	r7, #0	; 0x0
     f10:	eb001b6f 	bl	7cd4 <__aeabi_ddiv>
     f14:	e1a02006 	mov	r2, r6
     f18:	e1a03007 	mov	r3, r7
     f1c:	eb001ac8 	bl	7a44 <__aeabi_dmul>
     f20:	e1a02008 	mov	r2, r8
     f24:	e1a03009 	mov	r3, r9
     f28:	eb001b69 	bl	7cd4 <__aeabi_ddiv>
     f2c:	e1a0200a 	mov	r2, sl
     f30:	e1a0300b 	mov	r3, fp
     f34:	eb0019b9 	bl	7620 <__adddf3>
     f38:	e59d303c 	ldr	r3, [sp, #60]
     f3c:	e8830003 	stmia	r3, {r0, r1}
        *lon=lon0+X/MEAN_EARTH_DIAMETER*360./PI/cos(lat0*UMR);
     f40:	e1a02004 	mov	r2, r4
     f44:	e1a03005 	mov	r3, r5
     f48:	e28d002c 	add	r0, sp, #44	; 0x2c
     f4c:	e8900003 	ldmia	r0, {r0, r1}
     f50:	eb001b5f 	bl	7cd4 <__aeabi_ddiv>
     f54:	e1a02006 	mov	r2, r6
     f58:	e1a03007 	mov	r3, r7
     f5c:	eb001ab8 	bl	7a44 <__aeabi_dmul>
     f60:	e1a02008 	mov	r2, r8
     f64:	e1a03009 	mov	r3, r9
     f68:	eb001b59 	bl	7cd4 <__aeabi_ddiv>
     f6c:	e28f2050 	add	r2, pc, #80	; 0x50
     f70:	e892000c 	ldmia	r2, {r2, r3}
     f74:	e1a04000 	mov	r4, r0
     f78:	e1a05001 	mov	r5, r1
     f7c:	e1a0000a 	mov	r0, sl
     f80:	e1a0100b 	mov	r1, fp
     f84:	eb001aae 	bl	7a44 <__aeabi_dmul>
     f88:	eb00394d 	bl	f4c4 <__cos_from_arm>
     f8c:	e1a02000 	mov	r2, r0
     f90:	e1a03001 	mov	r3, r1
     f94:	e1a00004 	mov	r0, r4
     f98:	e1a01005 	mov	r1, r5
     f9c:	eb001b4c 	bl	7cd4 <__aeabi_ddiv>
     fa0:	e89d000c 	ldmia	sp, {r2, r3}
     fa4:	eb00199d 	bl	7620 <__adddf3>
     fa8:	e59d3040 	ldr	r3, [sp, #64]
     fac:	e8830003 	stmia	r3, {r0, r1}
}
     fb0:	e28dd008 	add	sp, sp, #8	; 0x8
     fb4:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     fb8:	e12fff1e 	bx	lr
     fbc:	400921fb 	strmid	r2, [r9], -fp
     fc0:	54442d18 	strplb	r2, [r4], #-3352
     fc4:	3f91df46 	svccc	0x0091df46
     fc8:	a2529d39 	subges	r9, r2, #3648	; 0xe40
     fcc:	416854a6 	cmnmi	r8, r6, lsr #9

00000fd0 <SDK_mainloop>:
 */


void SDK_mainloop(void) //write your own code within this function
{
     fd0:	e92d4010 	stmdb	sp!, {r4, lr}
	static unsigned short uart_count = 1; //counter for uart communication

	//WO_SDK.ctrl_mode=0x00;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	//WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	//WO_SDK.disable_motor_onoff_by_stick=0;

	rt_OneStep(); //call RTW function rt_OneStep
	//ctrl_mode is set in tr_one_step




	if (uart_count==0 && xbee_send_flag) //call function for uart transmission with 50 Hz
     fd4:	e59f4078 	ldr	r4, [pc, #120]	; 1054 <.text+0x1054>
     fd8:	eb000164 	bl	1570 <rt_OneStep>
     fdc:	e1d430b0 	ldrh	r3, [r4]
     fe0:	e3530000 	cmp	r3, #0	; 0x0
     fe4:	1a000008 	bne	100c <SDK_mainloop+0x3c>
     fe8:	e59f3068 	ldr	r3, [pc, #104]	; 1058 <.text+0x1058>
     fec:	e5d32000 	ldrb	r2, [r3]
	{
		matlab_debug.cpu_load = HL_Status.cpu_load;
     ff0:	e59f3064 	ldr	r3, [pc, #100]	; 105c <.text+0x105c>
     ff4:	e3520000 	cmp	r2, #0	; 0x0
     ff8:	e59fc060 	ldr	ip, [pc, #96]	; 1060 <.text+0x1060>
		matlab_debug.battery_voltage = HL_Status.battery_voltage_1;

		UART0_SendPacket(&matlab_debug, sizeof(matlab_debug), 'd');
     ffc:	e1a00003 	mov	r0, r3
    1000:	e3a0102c 	mov	r1, #44	; 0x2c
    1004:	e3a02064 	mov	r2, #100	; 0x64
    1008:	1a00000b 	bne	103c <SDK_mainloop+0x6c>
	}
	uart_count++;
	uart_count%=ControllerCyclesPerSecond/50;
    100c:	e1d430b0 	ldrh	r3, [r4]
    1010:	e2833001 	add	r3, r3, #1	; 0x1
    1014:	e1a03803 	mov	r3, r3, lsl #16
    1018:	e59f1044 	ldr	r1, [pc, #68]	; 1064 <.text+0x1064>
    101c:	e1a03823 	mov	r3, r3, lsr #16
    1020:	e0820391 	umull	r0, r2, r1, r3
    1024:	e1a02222 	mov	r2, r2, lsr #4
    1028:	e0822102 	add	r2, r2, r2, lsl #2
    102c:	e0433102 	sub	r3, r3, r2, lsl #2
    1030:	e1c430b0 	strh	r3, [r4]
}
    1034:	e8bd4010 	ldmia	sp!, {r4, lr}
    1038:	e12fff1e 	bx	lr
    103c:	e1dce0b0 	ldrh	lr, [ip]
    1040:	e1dcc1b2 	ldrh	ip, [ip, #18]
    1044:	e1c3e2ba 	strh	lr, [r3, #42]
    1048:	e1c3c2b8 	strh	ip, [r3, #40]
    104c:	eb00111e 	bl	54cc <UART0_SendPacket>
    1050:	eaffffed 	b	100c <SDK_mainloop+0x3c>
    1054:	40000000 	andmi	r0, r0, r0
    1058:	40000a44 	andmi	r0, r0, r4, asr #20
    105c:	40001b68 	andmi	r1, r0, r8, ror #22
    1060:	40001f00 	andmi	r1, r0, r0, lsl #30
    1064:	cccccccd 	stcgtl	12, cr12, [ip], {205}

00001068 <buzzer>:

void buzzer(unsigned char offon)
{

	if(offon)	//beeper on
    1068:	e31000ff 	tst	r0, #255	; 0xff
	{
		IOSET1 = (1<<17);
	}
	else
	{
		IOCLR1 = (1<<17);
    106c:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    1070:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1074:	e281190a 	add	r1, r1, #163840	; 0x28000
    1078:	e282290a 	add	r2, r2, #163840	; 0x28000
    107c:	13a03802 	movne	r3, #131072	; 0x20000
    1080:	03a03802 	moveq	r3, #131072	; 0x20000
    1084:	15823014 	strne	r3, [r2, #20]
    1088:	0581301c 	streq	r3, [r1, #28]
    108c:	e12fff1e 	bx	lr

00001090 <buzzer_handler>:
    1090:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    1094:	e59f44a8 	ldr	r4, [pc, #1192]	; 1544 <.text+0x1544>
    1098:	e1d430b0 	ldrh	r3, [r4]
    109c:	e2833001 	add	r3, r3, #1	; 0x1
    10a0:	e1a03803 	mov	r3, r3, lsl #16
    10a4:	e1a03823 	mov	r3, r3, lsr #16
    10a8:	e35300c7 	cmp	r3, #199	; 0xc7
    10ac:	e59f1494 	ldr	r1, [pc, #1172]	; 1548 <.text+0x1548>
    10b0:	e1c430b0 	strh	r3, [r4]
    10b4:	83a03000 	movhi	r3, #0	; 0x0
    10b8:	81c430b0 	strhih	r3, [r4]
    10bc:	e5913000 	ldr	r3, [r1]
    10c0:	e2833001 	add	r3, r3, #1	; 0x1
    10c4:	e3530064 	cmp	r3, #100	; 0x64
    10c8:	e5813000 	str	r3, [r1]
    10cc:	02433064 	subeq	r3, r3, #100	; 0x64
    10d0:	05813000 	streq	r3, [r1]
    10d4:	e3a03c27 	mov	r3, #9984	; 0x2700
    10d8:	e2833010 	add	r3, r3, #16	; 0x10
    10dc:	e1500003 	cmp	r0, r3
    10e0:	93a00c27 	movls	r0, #9984	; 0x2700
    10e4:	92800011 	addls	r0, r0, #17	; 0x11
    10e8:	9a00006e 	bls	12a8 <buzzer_handler+0x218>
    10ec:	e3a03da5 	mov	r3, #10560	; 0x2940
    10f0:	e2833027 	add	r3, r3, #39	; 0x27
    10f4:	e1500003 	cmp	r0, r3
    10f8:	9a00006a 	bls	12a8 <buzzer_handler+0x218>
    10fc:	e59f2448 	ldr	r2, [pc, #1096]	; 154c <.text+0x154c>
    1100:	e5923000 	ldr	r3, [r2]
    1104:	e353000a 	cmp	r3, #10	; 0xa
    1108:	c2433002 	subgt	r3, r3, #2	; 0x2
    110c:	c5823000 	strgt	r3, [r2]
    1110:	da000105 	ble	152c <buzzer_handler+0x49c>
    1114:	e59f3434 	ldr	r3, [pc, #1076]	; 1550 <.text+0x1550>
    1118:	e5d32000 	ldrb	r2, [r3]
    111c:	e3520000 	cmp	r2, #0	; 0x0
    1120:	01a00002 	moveq	r0, r2
    1124:	01a01000 	moveq	r1, r0
    1128:	0a000009 	beq	1154 <buzzer_handler+0xc4>
    112c:	e2403c27 	sub	r3, r0, #9984	; 0x2700
    1130:	e59f241c 	ldr	r2, [pc, #1052]	; 1554 <.text+0x1554>
    1134:	e2433010 	sub	r3, r3, #16	; 0x10
    1138:	e0807392 	umull	r7, r0, r2, r3
    113c:	e5911000 	ldr	r1, [r1]
    1140:	e1510120 	cmp	r1, r0, lsr #2
    1144:	83a00010 	movhi	r0, #16	; 0x10
    1148:	81a01000 	movhi	r1, r0
    114c:	93a00000 	movls	r0, #0	; 0x0
    1150:	93a01010 	movls	r1, #16	; 0x10
    1154:	e59f33fc 	ldr	r3, [pc, #1020]	; 1558 <.text+0x1558>
    1158:	e1d325b2 	ldrh	r2, [r3, #82]
    115c:	e1a05802 	mov	r5, r2, lsl #16
    1160:	e1a0c825 	mov	ip, r5, lsr #16
    1164:	e31c0c02 	tst	ip, #512	; 0x200
    1168:	059f63ec 	ldreq	r6, [pc, #1004]	; 155c <.text+0x155c>
    116c:	0a000003 	beq	1180 <buzzer_handler+0xf0>
    1170:	e59f63e4 	ldr	r6, [pc, #996]	; 155c <.text+0x155c>
    1174:	e5d63000 	ldrb	r3, [r6]
    1178:	e3530000 	cmp	r3, #0	; 0x0
    117c:	1a0000bd 	bne	1478 <buzzer_handler+0x3e8>
    1180:	e3c11002 	bic	r1, r1, #2	; 0x2
    1184:	e3c02002 	bic	r2, r0, #2	; 0x2
    1188:	e31c0b01 	tst	ip, #1024	; 0x400
    118c:	0a000002 	beq	119c <buzzer_handler+0x10c>
    1190:	e5d63000 	ldrb	r3, [r6]
    1194:	e3530000 	cmp	r3, #0	; 0x0
    1198:	1a0000a8 	bne	1440 <buzzer_handler+0x3b0>
    119c:	e3c11004 	bic	r1, r1, #4	; 0x4
    11a0:	e3c22004 	bic	r2, r2, #4	; 0x4
    11a4:	e31c0b02 	tst	ip, #2048	; 0x800
    11a8:	0a000002 	beq	11b8 <buzzer_handler+0x128>
    11ac:	e5d63000 	ldrb	r3, [r6]
    11b0:	e3530000 	cmp	r3, #0	; 0x0
    11b4:	1a00008f 	bne	13f8 <buzzer_handler+0x368>
    11b8:	e3c1e008 	bic	lr, r1, #8	; 0x8
    11bc:	e3c20008 	bic	r0, r2, #8	; 0x8
    11c0:	e31c0010 	tst	ip, #16	; 0x10
    11c4:	0a000002 	beq	11d4 <buzzer_handler+0x144>
    11c8:	e5d63000 	ldrb	r3, [r6]
    11cc:	e3530000 	cmp	r3, #0	; 0x0
    11d0:	1a000064 	bne	1368 <buzzer_handler+0x2d8>
    11d4:	e3cee020 	bic	lr, lr, #32	; 0x20
    11d8:	e3c00020 	bic	r0, r0, #32	; 0x20
    11dc:	e31c0901 	tst	ip, #16384	; 0x4000
    11e0:	0a000002 	beq	11f0 <buzzer_handler+0x160>
    11e4:	e5d63000 	ldrb	r3, [r6]
    11e8:	e3530000 	cmp	r3, #0	; 0x0
    11ec:	1a000041 	bne	12f8 <buzzer_handler+0x268>
    11f0:	e3cec040 	bic	ip, lr, #64	; 0x40
    11f4:	e3c00040 	bic	r0, r0, #64	; 0x40
    11f8:	e3550000 	cmp	r5, #0	; 0x0
    11fc:	ba0000a7 	blt	14a0 <buzzer_handler+0x410>
    1200:	e3ccc080 	bic	ip, ip, #128	; 0x80
    1204:	e3c00080 	bic	r0, r0, #128	; 0x80
    1208:	e5d63000 	ldrb	r3, [r6]
    120c:	e3530000 	cmp	r3, #0	; 0x0
    1210:	13c00001 	bicne	r0, r0, #1	; 0x1
    1214:	13ccc001 	bicne	ip, ip, #1	; 0x1
    1218:	1a000010 	bne	1260 <buzzer_handler+0x1d0>
    121c:	e1d410b0 	ldrh	r1, [r4]
    1220:	e59f2338 	ldr	r2, [pc, #824]	; 1560 <.text+0x1560>
    1224:	e0837192 	umull	r7, r3, r2, r1
    1228:	e1a032a3 	mov	r3, r3, lsr #5
    122c:	e0833103 	add	r3, r3, r3, lsl #2
    1230:	e0833103 	add	r3, r3, r3, lsl #2
    1234:	e0411103 	sub	r1, r1, r3, lsl #2
    1238:	e1a01801 	mov	r1, r1, lsl #16
    123c:	e1a01821 	mov	r1, r1, lsr #16
    1240:	e3510004 	cmp	r1, #4	; 0x4
    1244:	e38cc001 	orr	ip, ip, #1	; 0x1
    1248:	9a000028 	bls	12f0 <buzzer_handler+0x260>
    124c:	e3510009 	cmp	r1, #9	; 0x9
    1250:	9a000001 	bls	125c <buzzer_handler+0x1cc>
    1254:	e351000e 	cmp	r1, #14	; 0xe
    1258:	9a000024 	bls	12f0 <buzzer_handler+0x260>
    125c:	e3c00001 	bic	r0, r0, #1	; 0x1
    1260:	e3a01000 	mov	r1, #0	; 0x0
    1264:	e3a02001 	mov	r2, #1	; 0x1
    1268:	e1a03112 	mov	r3, r2, lsl r1
    126c:	e11c0003 	tst	ip, r3
    1270:	e2811001 	add	r1, r1, #1	; 0x1
    1274:	1a000005 	bne	1290 <buzzer_handler+0x200>
    1278:	e3510009 	cmp	r1, #9	; 0x9
    127c:	0a000004 	beq	1294 <buzzer_handler+0x204>
    1280:	e1a03112 	mov	r3, r2, lsl r1
    1284:	e11c0003 	tst	ip, r3
    1288:	e2811001 	add	r1, r1, #1	; 0x1
    128c:	0afffff9 	beq	1278 <buzzer_handler+0x1e8>
    1290:	e0000003 	and	r0, r0, r3
    1294:	e3500000 	cmp	r0, #0	; 0x0
    1298:	0a000012 	beq	12e8 <buzzer_handler+0x258>
    129c:	e3a00001 	mov	r0, #1	; 0x1
    12a0:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    12a4:	eaffff6f 	b	1068 <buzzer>
    12a8:	e59f229c 	ldr	r2, [pc, #668]	; 154c <.text+0x154c>
    12ac:	e5923000 	ldr	r3, [r2]
    12b0:	e35300c7 	cmp	r3, #199	; 0xc7
    12b4:	c59f3294 	ldrgt	r3, [pc, #660]	; 1550 <.text+0x1550>
    12b8:	d2833001 	addle	r3, r3, #1	; 0x1
    12bc:	c3a02001 	movgt	r2, #1	; 0x1
    12c0:	d5823000 	strle	r3, [r2]
    12c4:	c5c32000 	strgtb	r2, [r3]
    12c8:	caffff97 	bgt	112c <buzzer_handler+0x9c>
    12cc:	e59f327c 	ldr	r3, [pc, #636]	; 1550 <.text+0x1550>
    12d0:	e5d32000 	ldrb	r2, [r3]
    12d4:	e3520000 	cmp	r2, #0	; 0x0
    12d8:	01a00002 	moveq	r0, r2
    12dc:	01a01000 	moveq	r1, r0
    12e0:	0affff9b 	beq	1154 <buzzer_handler+0xc4>
    12e4:	eaffff90 	b	112c <buzzer_handler+0x9c>
    12e8:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    12ec:	eaffff5d 	b	1068 <buzzer>
    12f0:	e3800001 	orr	r0, r0, #1	; 0x1
    12f4:	eaffffd9 	b	1260 <buzzer_handler+0x1d0>
    12f8:	e59f2264 	ldr	r2, [pc, #612]	; 1564 <.text+0x1564>
    12fc:	e1d230b0 	ldrh	r3, [r2]
    1300:	e3530e19 	cmp	r3, #400	; 0x190
    1304:	e2833001 	add	r3, r3, #1	; 0x1
    1308:	e1c230b0 	strh	r3, [r2]
    130c:	2affffb7 	bcs	11f0 <buzzer_handler+0x160>
    1310:	e1d410b0 	ldrh	r1, [r4]
    1314:	e59f2244 	ldr	r2, [pc, #580]	; 1560 <.text+0x1560>
    1318:	e083c192 	umull	ip, r3, r2, r1
    131c:	e1a032a3 	mov	r3, r3, lsr #5
    1320:	e0833103 	add	r3, r3, r3, lsl #2
    1324:	e0833103 	add	r3, r3, r3, lsl #2
    1328:	e0411103 	sub	r1, r1, r3, lsl #2
    132c:	e1a01801 	mov	r1, r1, lsl #16
    1330:	e1a01821 	mov	r1, r1, lsr #16
    1334:	e3510004 	cmp	r1, #4	; 0x4
    1338:	e38ec040 	orr	ip, lr, #64	; 0x40
    133c:	9a000007 	bls	1360 <buzzer_handler+0x2d0>
    1340:	e3510009 	cmp	r1, #9	; 0x9
    1344:	9affffaa 	bls	11f4 <buzzer_handler+0x164>
    1348:	e351000e 	cmp	r1, #14	; 0xe
    134c:	9a000003 	bls	1360 <buzzer_handler+0x2d0>
    1350:	e3510013 	cmp	r1, #19	; 0x13
    1354:	9affffa6 	bls	11f4 <buzzer_handler+0x164>
    1358:	e3510018 	cmp	r1, #24	; 0x18
    135c:	8affffa4 	bhi	11f4 <buzzer_handler+0x164>
    1360:	e3800040 	orr	r0, r0, #64	; 0x40
    1364:	eaffffa3 	b	11f8 <buzzer_handler+0x168>
    1368:	e59f21f8 	ldr	r2, [pc, #504]	; 1568 <.text+0x1568>
    136c:	e1d230b0 	ldrh	r3, [r2]
    1370:	e3530e19 	cmp	r3, #400	; 0x190
    1374:	e2833001 	add	r3, r3, #1	; 0x1
    1378:	e1c230b0 	strh	r3, [r2]
    137c:	2affff94 	bcs	11d4 <buzzer_handler+0x144>
    1380:	e1d410b0 	ldrh	r1, [r4]
    1384:	e59f21d4 	ldr	r2, [pc, #468]	; 1560 <.text+0x1560>
    1388:	e0837192 	umull	r7, r3, r2, r1
    138c:	e1a032a3 	mov	r3, r3, lsr #5
    1390:	e0833103 	add	r3, r3, r3, lsl #2
    1394:	e0833103 	add	r3, r3, r3, lsl #2
    1398:	e0411103 	sub	r1, r1, r3, lsl #2
    139c:	e1a01801 	mov	r1, r1, lsl #16
    13a0:	e1a01821 	mov	r1, r1, lsr #16
    13a4:	e3510004 	cmp	r1, #4	; 0x4
    13a8:	e38ee020 	orr	lr, lr, #32	; 0x20
    13ac:	9a00000f 	bls	13f0 <buzzer_handler+0x360>
    13b0:	e3510009 	cmp	r1, #9	; 0x9
    13b4:	9affff87 	bls	11d8 <buzzer_handler+0x148>
    13b8:	e351000e 	cmp	r1, #14	; 0xe
    13bc:	9a00000b 	bls	13f0 <buzzer_handler+0x360>
    13c0:	e3510013 	cmp	r1, #19	; 0x13
    13c4:	9affff83 	bls	11d8 <buzzer_handler+0x148>
    13c8:	e3510018 	cmp	r1, #24	; 0x18
    13cc:	9a000007 	bls	13f0 <buzzer_handler+0x360>
    13d0:	e351001d 	cmp	r1, #29	; 0x1d
    13d4:	9affff7f 	bls	11d8 <buzzer_handler+0x148>
    13d8:	e3510022 	cmp	r1, #34	; 0x22
    13dc:	9a000003 	bls	13f0 <buzzer_handler+0x360>
    13e0:	e3510027 	cmp	r1, #39	; 0x27
    13e4:	9affff7b 	bls	11d8 <buzzer_handler+0x148>
    13e8:	e351002c 	cmp	r1, #44	; 0x2c
    13ec:	8affff79 	bhi	11d8 <buzzer_handler+0x148>
    13f0:	e3800020 	orr	r0, r0, #32	; 0x20
    13f4:	eaffff78 	b	11dc <buzzer_handler+0x14c>
    13f8:	e1d430b0 	ldrh	r3, [r4]
    13fc:	e3530086 	cmp	r3, #134	; 0x86
    1400:	e381e008 	orr	lr, r1, #8	; 0x8
    1404:	9a00000b 	bls	1438 <buzzer_handler+0x3a8>
    1408:	e353008b 	cmp	r3, #139	; 0x8b
    140c:	9affff6a 	bls	11bc <buzzer_handler+0x12c>
    1410:	e3530090 	cmp	r3, #144	; 0x90
    1414:	9a000007 	bls	1438 <buzzer_handler+0x3a8>
    1418:	e3530095 	cmp	r3, #149	; 0x95
    141c:	9affff66 	bls	11bc <buzzer_handler+0x12c>
    1420:	e353009a 	cmp	r3, #154	; 0x9a
    1424:	9a000003 	bls	1438 <buzzer_handler+0x3a8>
    1428:	e353009f 	cmp	r3, #159	; 0x9f
    142c:	9affff62 	bls	11bc <buzzer_handler+0x12c>
    1430:	e35300a4 	cmp	r3, #164	; 0xa4
    1434:	8affff60 	bhi	11bc <buzzer_handler+0x12c>
    1438:	e3820008 	orr	r0, r2, #8	; 0x8
    143c:	eaffff5f 	b	11c0 <buzzer_handler+0x130>
    1440:	e1d430b0 	ldrh	r3, [r4]
    1444:	e3530090 	cmp	r3, #144	; 0x90
    1448:	e3811004 	orr	r1, r1, #4	; 0x4
    144c:	9a000007 	bls	1470 <buzzer_handler+0x3e0>
    1450:	e3530095 	cmp	r3, #149	; 0x95
    1454:	9affff51 	bls	11a0 <buzzer_handler+0x110>
    1458:	e353009a 	cmp	r3, #154	; 0x9a
    145c:	9a000003 	bls	1470 <buzzer_handler+0x3e0>
    1460:	e353009f 	cmp	r3, #159	; 0x9f
    1464:	9affff4d 	bls	11a0 <buzzer_handler+0x110>
    1468:	e35300a4 	cmp	r3, #164	; 0xa4
    146c:	8affff4b 	bhi	11a0 <buzzer_handler+0x110>
    1470:	e3822004 	orr	r2, r2, #4	; 0x4
    1474:	eaffff4a 	b	11a4 <buzzer_handler+0x114>
    1478:	e1d430b0 	ldrh	r3, [r4]
    147c:	e353009a 	cmp	r3, #154	; 0x9a
    1480:	e3811002 	orr	r1, r1, #2	; 0x2
    1484:	9a000003 	bls	1498 <buzzer_handler+0x408>
    1488:	e353009f 	cmp	r3, #159	; 0x9f
    148c:	9affff3c 	bls	1184 <buzzer_handler+0xf4>
    1490:	e35300a4 	cmp	r3, #164	; 0xa4
    1494:	8affff3a 	bhi	1184 <buzzer_handler+0xf4>
    1498:	e3802002 	orr	r2, r0, #2	; 0x2
    149c:	eaffff39 	b	1188 <buzzer_handler+0xf8>
    14a0:	e5d63000 	ldrb	r3, [r6]
    14a4:	e3530000 	cmp	r3, #0	; 0x0
    14a8:	0affff54 	beq	1200 <buzzer_handler+0x170>
    14ac:	e59f20b8 	ldr	r2, [pc, #184]	; 156c <.text+0x156c>
    14b0:	e1d230b0 	ldrh	r3, [r2]
    14b4:	e3530e19 	cmp	r3, #400	; 0x190
    14b8:	e2833001 	add	r3, r3, #1	; 0x1
    14bc:	e1c230b0 	strh	r3, [r2]
    14c0:	2affff4e 	bcs	1200 <buzzer_handler+0x170>
    14c4:	e1d410b0 	ldrh	r1, [r4]
    14c8:	e59f2090 	ldr	r2, [pc, #144]	; 1560 <.text+0x1560>
    14cc:	e083e192 	umull	lr, r3, r2, r1
    14d0:	e1a032a3 	mov	r3, r3, lsr #5
    14d4:	e0833103 	add	r3, r3, r3, lsl #2
    14d8:	e0833103 	add	r3, r3, r3, lsl #2
    14dc:	e0411103 	sub	r1, r1, r3, lsl #2
    14e0:	e1a01801 	mov	r1, r1, lsl #16
    14e4:	e1a01821 	mov	r1, r1, lsr #16
    14e8:	e3510004 	cmp	r1, #4	; 0x4
    14ec:	e38cc080 	orr	ip, ip, #128	; 0x80
    14f0:	9a00000b 	bls	1524 <buzzer_handler+0x494>
    14f4:	e3510009 	cmp	r1, #9	; 0x9
    14f8:	9affff41 	bls	1204 <buzzer_handler+0x174>
    14fc:	e351000e 	cmp	r1, #14	; 0xe
    1500:	9a000007 	bls	1524 <buzzer_handler+0x494>
    1504:	e3510013 	cmp	r1, #19	; 0x13
    1508:	9affff3d 	bls	1204 <buzzer_handler+0x174>
    150c:	e3510018 	cmp	r1, #24	; 0x18
    1510:	9a000003 	bls	1524 <buzzer_handler+0x494>
    1514:	e351001d 	cmp	r1, #29	; 0x1d
    1518:	9affff39 	bls	1204 <buzzer_handler+0x174>
    151c:	e3510022 	cmp	r1, #34	; 0x22
    1520:	8affff37 	bhi	1204 <buzzer_handler+0x174>
    1524:	e3800080 	orr	r0, r0, #128	; 0x80
    1528:	eaffff36 	b	1208 <buzzer_handler+0x178>
    152c:	e3a02000 	mov	r2, #0	; 0x0
    1530:	e59f3018 	ldr	r3, [pc, #24]	; 1550 <.text+0x1550>
    1534:	e1a00002 	mov	r0, r2
    1538:	e1a01002 	mov	r1, r2
    153c:	e5c32000 	strb	r2, [r3]
    1540:	eaffff03 	b	1154 <buzzer_handler+0xc4>
    1544:	40000990 	mulmi	r0, r0, r9
    1548:	4000098c 	andmi	r0, r0, ip, lsl #19
    154c:	40000988 	andmi	r0, r0, r8, lsl #19
    1550:	40000984 	andmi	r0, r0, r4, lsl #19
    1554:	aaaaaaab 	bge	feaac008 <VPBDIV+0x1e8aff08>
    1558:	40001a34 	andmi	r1, r0, r4, lsr sl
    155c:	40000a60 	andmi	r0, r0, r0, ror #20
    1560:	51eb851f 	mvnpl	r8, pc, lsl r5
    1564:	40000996 	mulmi	r0, r6, r9
    1568:	40000992 	mulmi	r0, r2, r9
    156c:	40000994 	mulmi	r0, r4, r9

00001570 <rt_OneStep>:
uint32_T uart_up_p_40 = 0;             // Variable: uart_up_p_40

/************************************/
void rt_OneStep(void)
{
    1570:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  static boolean_T OverrunFlags[2] = { 0, 0 };

  static boolean_T eventFlags[2] = { 0, 0 };/* Model has 2 rates */

  static int_T taskCounter[2] = { 0, 0 };

  /* Disable interrupts here */

  /* Check base rate for overrun */
  if (OverrunFlags[0]++) {
    1574:	e59f0654 	ldr	r0, [pc, #1620]	; 1bd0 <.text+0x1bd0>
    1578:	e5d03000 	ldrb	r3, [r0]
    157c:	e2833001 	add	r3, r3, #1	; 0x1
    1580:	e20330ff 	and	r3, r3, #255	; 0xff
    1584:	e24dd038 	sub	sp, sp, #56	; 0x38
    1588:	e3530001 	cmp	r3, #1	; 0x1
    158c:	e58d3034 	str	r3, [sp, #52]
    1590:	e5c03000 	strb	r3, [r0]
    1594:	0a000002 	beq	15a4 <rt_OneStep+0x34>
    ((void) 0);
    return;
  }

  /* Save FPU context here (if necessary) */
  /* Re-enable timer or interrupt here */
  /****************** get Inputs ******************/
  /****************** get RC-Inputs ******************/
  onboard_matlab_U.RC_Data_In.CMD_1 = ((short) RO_ALL_Data.channel[0] - 2048)*8;
  onboard_matlab_U.RC_Data_In.CMD_2 = ((short) RO_ALL_Data.channel[1] - 2048)*8;
  onboard_matlab_U.RC_Data_In.CMD_3 = ((short) RO_ALL_Data.channel[2] - 2048)*8;
  onboard_matlab_U.RC_Data_In.CMD_4 = ((short) RO_ALL_Data.channel[3] - 2048)*8;
  onboard_matlab_U.RC_Data_In.CMD_5 = ((short) RO_ALL_Data.channel[4] - 2048)*8;
  onboard_matlab_U.RC_Data_In.CMD_6 = ((short) RO_ALL_Data.channel[5] - 2048)*8;
  onboard_matlab_U.RC_Data_In.CMD_7 = ((short) RO_ALL_Data.channel[6] - 2048)*8;
  onboard_matlab_U.RC_Data_In.CMD_8 = ((short) RO_ALL_Data.channel[7] - 2048)*8;

  /****************** get IMU Data ******************/
  onboard_matlab_U.IMU_Data_In.angle_pitch = RO_ALL_Data.angle_pitch;
  onboard_matlab_U.IMU_Data_In.angle_roll = RO_ALL_Data.angle_roll;
  onboard_matlab_U.IMU_Data_In.angle_yaw = RO_ALL_Data.angle_yaw;
  onboard_matlab_U.IMU_Data_In.angvel_pitch = RO_ALL_Data.angvel_pitch;
  onboard_matlab_U.IMU_Data_In.angvel_roll = RO_ALL_Data.angvel_roll;
  onboard_matlab_U.IMU_Data_In.angvel_yaw = RO_ALL_Data.angvel_yaw;
  onboard_matlab_U.IMU_Data_In.acc_x = RO_ALL_Data.acc_x;
  onboard_matlab_U.IMU_Data_In.acc_y = RO_ALL_Data.acc_y;
  onboard_matlab_U.IMU_Data_In.acc_z = RO_ALL_Data.acc_z;
  onboard_matlab_U.IMU_Data_In.Hx = RO_ALL_Data.Hx;
  onboard_matlab_U.IMU_Data_In.Hy = RO_ALL_Data.Hy;
  onboard_matlab_U.IMU_Data_In.Hz = RO_ALL_Data.Hz;
  onboard_matlab_U.IMU_Data_In.height_data_fusion = RO_ALL_Data.fusion_height;
  onboard_matlab_U.IMU_Data_In.dheight_data_fusion = RO_ALL_Data.fusion_dheight;
  onboard_matlab_U.IMU_Data_In.data_fusion_speed_EW = RO_ALL_Data.fusion_speed_x;
  onboard_matlab_U.IMU_Data_In.data_fusion_speed_NS = RO_ALL_Data.fusion_speed_y;
  onboard_matlab_U.IMU_Data_In.gps_latitude_data_fusion =
    RO_ALL_Data.fusion_latitude;
  onboard_matlab_U.IMU_Data_In.gps_longitude_data_fusion =
    RO_ALL_Data.fusion_longitude;

  /****************** get Motor Data ******************/
  onboard_matlab_U.MOTOR_Data_In.m1 = RO_ALL_Data.motor_rpm[0];
  onboard_matlab_U.MOTOR_Data_In.m2 = RO_ALL_Data.motor_rpm[1];
  onboard_matlab_U.MOTOR_Data_In.m3 = RO_ALL_Data.motor_rpm[2];
  onboard_matlab_U.MOTOR_Data_In.m4 = RO_ALL_Data.motor_rpm[3];
  onboard_matlab_U.MOTOR_Data_In.m5 = RO_ALL_Data.motor_rpm[4];
  onboard_matlab_U.MOTOR_Data_In.m6 = RO_ALL_Data.motor_rpm[5];

  /****************** get Uart Params ******************/
  uart_up_p_01 = matlab_params.p01;
  uart_up_p_02 = matlab_params.p02;
  uart_up_p_03 = matlab_params.p03;
  uart_up_p_04 = matlab_params.p04;
  uart_up_p_05 = matlab_params.p05;
  uart_up_p_06 = matlab_params.p06;
  uart_up_p_07 = matlab_params.p07;
  uart_up_p_08 = matlab_params.p08;
  uart_up_p_09 = matlab_params.p09;
  uart_up_p_10 = matlab_params.p10;
  uart_up_p_11 = matlab_params.p11;
  uart_up_p_12 = matlab_params.p12;
  uart_up_p_13 = matlab_params.p13;
  uart_up_p_14 = matlab_params.p14;
  uart_up_p_15 = matlab_params.p15;
  uart_up_p_16 = matlab_params.p16;
  uart_up_p_17 = matlab_params.p17;
  uart_up_p_18 = matlab_params.p18;
  uart_up_p_19 = matlab_params.p19;
  uart_up_p_20 = matlab_params.p20;
  uart_up_p_21 = matlab_params.p21;
  uart_up_p_22 = matlab_params.p22;
  uart_up_p_23 = matlab_params.p23;
  uart_up_p_24 = matlab_params.p24;
  uart_up_p_25 = matlab_params.p25;
  uart_up_p_26 = matlab_params.p26;
  uart_up_p_27 = matlab_params.p27;
  uart_up_p_28 = matlab_params.p28;
  uart_up_p_29 = matlab_params.p29;
  uart_up_p_30 = matlab_params.p30;
  uart_up_p_31 = matlab_params.p31;
  uart_up_p_32 = matlab_params.p32;
  uart_up_p_33 = matlab_params.p33;
  uart_up_p_34 = matlab_params.p34;
  uart_up_p_35 = matlab_params.p35;
  uart_up_p_36 = matlab_params.p36;
  uart_up_p_37 = matlab_params.p37;
  uart_up_p_38 = matlab_params.p38;
  uart_up_p_39 = matlab_params.p39;
  uart_up_p_40 = matlab_params.p40;

  /****************** get Uart Ctrl ******************/
  onboard_matlab_U.UART_Data_In.uart_ctrl_01 = matlab_uart.ctrl01;
  onboard_matlab_U.UART_Data_In.uart_ctrl_02 = matlab_uart.ctrl02;
  onboard_matlab_U.UART_Data_In.uart_ctrl_03 = matlab_uart.ctrl03;
  onboard_matlab_U.UART_Data_In.uart_ctrl_04 = matlab_uart.ctrl04;
  onboard_matlab_U.UART_Data_In.uart_ctrl_05 = matlab_uart.ctrl05;
  onboard_matlab_U.UART_Data_In.uart_ctrl_06 = matlab_uart.ctrl06;
  onboard_matlab_U.UART_Data_In.uart_ctrl_07 = matlab_uart.ctrl07;
  onboard_matlab_U.UART_Data_In.uart_ctrl_08 = matlab_uart.ctrl08;
  onboard_matlab_U.UART_Data_In.uart_ctrl_09 = matlab_uart.ctrl09;
  onboard_matlab_U.UART_Data_In.uart_ctrl_10 = matlab_uart.ctrl10;
  onboard_matlab_U.UART_Data_In.uart_ctrl_11 = matlab_uart.ctrl11;
  onboard_matlab_U.UART_Data_In.uart_ctrl_12 = matlab_uart.ctrl12;

  /****************** get GPS-Data ******************/
  onboard_matlab_U.GPS_Data_In.gps_latitude = RO_ALL_Data.GPS_latitude;
  onboard_matlab_U.GPS_Data_In.gps_longitude = RO_ALL_Data.GPS_longitude;
  onboard_matlab_U.GPS_Data_In.gps_height = RO_ALL_Data.GPS_height;
  onboard_matlab_U.GPS_Data_In.gps_speed_EW = RO_ALL_Data.GPS_speed_x;
  onboard_matlab_U.GPS_Data_In.gps_speed_NS = RO_ALL_Data.GPS_speed_y;
  onboard_matlab_U.GPS_Data_In.gps_heading = RO_ALL_Data.GPS_heading;
  onboard_matlab_U.GPS_Data_In.gps_position_acc =
    RO_ALL_Data.GPS_position_accuracy;
  onboard_matlab_U.GPS_Data_In.gps_height_acc = RO_ALL_Data.GPS_height_accuracy;
  onboard_matlab_U.GPS_Data_In.gps_speed_acc = RO_ALL_Data.GPS_speed_accuracy;
  onboard_matlab_U.GPS_Data_In.gps_num_sat = RO_ALL_Data.GPS_sat_num;
  onboard_matlab_U.GPS_Data_In.gps_status = RO_ALL_Data.GPS_status;
  onboard_matlab_U.GPS_Data_In.gps_time_of_week = RO_ALL_Data.GPS_time_of_week;
  onboard_matlab_U.GPS_Data_In.gps_time_week = RO_ALL_Data.GPS_week;

  /***************** end inputs *******************/

  /* Check subrate overrun, set rates that need to run this time step*/
  if (taskCounter[1] == 0) {
    if (eventFlags[1]) {
      OverrunFlags[0] = FALSE;
      OverrunFlags[1] = TRUE;
      return;
    }

    eventFlags[1] = TRUE;
  }

  taskCounter[1]++;
  if (taskCounter[1] == 2) {
    taskCounter[1]= 0;
  }

  /* Step the model for base rate */
  onboard_matlab_step0();

  /* Get model outputs here */

  /****************** write LL commands ******************/
  WO_SDK.ctrl_mode = onboard_matlab_Y.CTRL_mode.ctrl_mode;
  WO_SDK.ctrl_enabled = onboard_matlab_Y.CTRL_mode.ctrl_enabled;
  WO_SDK.disable_motor_onoff_by_stick =
    onboard_matlab_Y.CTRL_mode.disable_motor_onoff_by_stick;
  WO_CTRL_Input.ctrl = onboard_matlab_Y.CTRL_mode.flight_mode;

  //commands will be directly interpreted by each motor individually
  WO_Direct_Individual_Motor_Control.motor[0] = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_rpm_1);
  WO_Direct_Individual_Motor_Control.motor[1] = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_rpm_2);
  WO_Direct_Individual_Motor_Control.motor[2] = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_rpm_3);
  WO_Direct_Individual_Motor_Control.motor[3] = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_rpm_4);
  WO_Direct_Individual_Motor_Control.motor[4] = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_rpm_5);
  WO_Direct_Individual_Motor_Control.motor[5] = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_rpm_6);

  //direct motor commands with standard output mapping
  WO_Direct_Motor_Control.roll = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_mapped_roll);
  WO_Direct_Motor_Control.pitch = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_mapped_pitch);
  WO_Direct_Motor_Control.yaw = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_mapped_yaw);
  WO_Direct_Motor_Control.thrust = (unsigned char)
    (onboard_matlab_Y.LL_CMD_Out.motor_mapped_thrust);

  //attitude commands
  WO_CTRL_Input.roll = (short)(onboard_matlab_Y.LL_CMD_Out.att_cmd_roll);
  WO_CTRL_Input.pitch = (short)(onboard_matlab_Y.LL_CMD_Out.att_cmd_pitch);
  WO_CTRL_Input.yaw = (short)(onboard_matlab_Y.LL_CMD_Out.att_cmd_yaw);
  WO_CTRL_Input.thrust = (short)(onboard_matlab_Y.LL_CMD_Out.att_cmd_thrust);

  /****************** write debug channels ******************/
  matlab_debug.debug01 = onboard_matlab_Y.UART_Data_Out.uart_debug_01;
  matlab_debug.debug02 = onboard_matlab_Y.UART_Data_Out.uart_debug_02;
  matlab_debug.debug03 = onboard_matlab_Y.UART_Data_Out.uart_debug_03;
  matlab_debug.debug04 = onboard_matlab_Y.UART_Data_Out.uart_debug_04;
  matlab_debug.debug05 = onboard_matlab_Y.UART_Data_Out.uart_debug_05;
  matlab_debug.debug06 = onboard_matlab_Y.UART_Data_Out.uart_debug_06;
  matlab_debug.debug07 = onboard_matlab_Y.UART_Data_Out.uart_debug_07;
  matlab_debug.debug08 = onboard_matlab_Y.UART_Data_Out.uart_debug_08;
  matlab_debug.debug09 = onboard_matlab_Y.UART_Data_Out.uart_debug_09;
  matlab_debug.debug10 = onboard_matlab_Y.UART_Data_Out.uart_debug_10;
  matlab_debug.debug11 = onboard_matlab_Y.UART_Data_Out.uart_debug_11;
  matlab_debug.debug12 = onboard_matlab_Y.UART_Data_Out.uart_debug_12;
  matlab_debug.debug13 = onboard_matlab_Y.UART_Data_Out.uart_debug_13;
  matlab_debug.debug14 = onboard_matlab_Y.UART_Data_Out.uart_debug_14;
  matlab_debug.debug15 = onboard_matlab_Y.UART_Data_Out.uart_debug_15;
  matlab_debug.debug16 = onboard_matlab_Y.UART_Data_Out.uart_debug_16;
  matlab_debug.debug17 = onboard_matlab_Y.UART_Data_Out.uart_debug_17;
  matlab_debug.debug18 = onboard_matlab_Y.UART_Data_Out.uart_debug_18;
  matlab_debug.debug19 = onboard_matlab_Y.UART_Data_Out.uart_debug_19;
  matlab_debug.debug20 = onboard_matlab_Y.UART_Data_Out.uart_debug_20;

  /*************** end outputs *********************/
  OverrunFlags[0]--;

  /* If task "1" is running, don't run any lower priority task */
  if (OverrunFlags[1])
    return;

  /* Step the model for subrate */
  if (eventFlags[1]) {
    OverrunFlags[1]++;

    /* Set model inputs associated with subrates here */

    /* Step the model for subrate 1 */
    onboard_matlab_step1();

    /* Get model outputs here */

    /* Get model outputs associated with subrates here */

    /* Indicate task complete for subrate */
    OverrunFlags[1]--;
    eventFlags[1]--;
  }

  /* Disable interrupts here */
  /* Restore FPU context here (if necessary) */
  /* Enable interrupts here */
}
    1598:	e28dd038 	add	sp, sp, #56	; 0x38
    159c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    15a0:	e12fff1e 	bx	lr
    15a4:	e59fe628 	ldr	lr, [pc, #1576]	; 1bd4 <.text+0x1bd4>
    15a8:	e1de60fa 	ldrsh	r6, [lr, #10]
    15ac:	e1dec0fc 	ldrsh	ip, [lr, #12]
    15b0:	e1a06186 	mov	r6, r6, lsl #3
    15b4:	e1a0c18c 	mov	ip, ip, lsl #3
    15b8:	e1de00fe 	ldrsh	r0, [lr, #14]
    15bc:	e58dc020 	str	ip, [sp, #32]
    15c0:	e58d602c 	str	r6, [sp, #44]
    15c4:	e2466901 	sub	r6, r6, #16384	; 0x4000
    15c8:	e1de20f2 	ldrsh	r2, [lr, #2]
    15cc:	e58d6028 	str	r6, [sp, #40]
    15d0:	e59d6020 	ldr	r6, [sp, #32]
    15d4:	e1a00180 	mov	r0, r0, lsl #3
    15d8:	e1de30f0 	ldrsh	r3, [lr]
    15dc:	e58d0014 	str	r0, [sp, #20]
    15e0:	e2466901 	sub	r6, r6, #16384	; 0x4000
    15e4:	e59f05ec 	ldr	r0, [pc, #1516]	; 1bd8 <.text+0x1bd8>
    15e8:	e1a02182 	mov	r2, r2, lsl #3
    15ec:	e58d601c 	str	r6, [sp, #28]
    15f0:	e2422901 	sub	r2, r2, #16384	; 0x4000
    15f4:	e59d6014 	ldr	r6, [sp, #20]
    15f8:	e1de10f4 	ldrsh	r1, [lr, #4]
    15fc:	e1de40f6 	ldrsh	r4, [lr, #6]
    1600:	e1de50f8 	ldrsh	r5, [lr, #8]
    1604:	e1c027b6 	strh	r2, [r0, #118]
    1608:	e1a03183 	mov	r3, r3, lsl #3
    160c:	e59d2028 	ldr	r2, [sp, #40]
    1610:	e2466901 	sub	r6, r6, #16384	; 0x4000
    1614:	e2433901 	sub	r3, r3, #16384	; 0x4000
    1618:	e59eb010 	ldr	fp, [lr, #16]
    161c:	e59e9014 	ldr	r9, [lr, #20]
    1620:	e58d6010 	str	r6, [sp, #16]
    1624:	e1c037b4 	strh	r3, [r0, #116]
    1628:	e1c027be 	strh	r2, [r0, #126]
    162c:	e59d301c 	ldr	r3, [sp, #28]
    1630:	e59e201c 	ldr	r2, [lr, #28]
    1634:	e1c068b2 	strh	r6, [r0, #130]
    1638:	e1a01181 	mov	r1, r1, lsl #3
    163c:	e59e6018 	ldr	r6, [lr, #24]
    1640:	e1a04184 	mov	r4, r4, lsl #3
    1644:	e1a05185 	mov	r5, r5, lsl #3
    1648:	e2411901 	sub	r1, r1, #16384	; 0x4000
    164c:	e2444901 	sub	r4, r4, #16384	; 0x4000
    1650:	e2455901 	sub	r5, r5, #16384	; 0x4000
    1654:	e1c017b8 	strh	r1, [r0, #120]
    1658:	e1c047ba 	strh	r4, [r0, #122]
    165c:	e1c057bc 	strh	r5, [r0, #124]
    1660:	e1c038b0 	strh	r3, [r0, #128]
    1664:	e8800a00 	stmia	r0, {r9, fp}
    1668:	e5806008 	str	r6, [r0, #8]
    166c:	e5802010 	str	r2, [r0, #16]
    1670:	e28e3020 	add	r3, lr, #32	; 0x20
    1674:	e8930048 	ldmia	r3, {r3, r6}
    1678:	e1de22b8 	ldrh	r2, [lr, #40]
    167c:	e580300c 	str	r3, [r0, #12]
    1680:	e1de32ba 	ldrh	r3, [lr, #42]
    1684:	e59fc550 	ldr	ip, [pc, #1360]	; 1bdc <.text+0x1bdc>
    1688:	e5806014 	str	r6, [r0, #20]
    168c:	e1c021b8 	strh	r2, [r0, #24]
    1690:	e1de62bc 	ldrh	r6, [lr, #44]
    1694:	e59e2030 	ldr	r2, [lr, #48]
    1698:	e1c031ba 	strh	r3, [r0, #26]
    169c:	e5de3041 	ldrb	r3, [lr, #65]
    16a0:	e5deb03c 	ldrb	fp, [lr, #60]
    16a4:	e5de803e 	ldrb	r8, [lr, #62]
    16a8:	e5dea03d 	ldrb	sl, [lr, #61]
    16ac:	e5de703f 	ldrb	r7, [lr, #63]
    16b0:	e89c0012 	ldmia	ip, {r1, r4}
    16b4:	e1c061bc 	strh	r6, [r0, #28]
    16b8:	e5802020 	str	r2, [r0, #32]
    16bc:	e5de6040 	ldrb	r6, [lr, #64]
    16c0:	e59f2518 	ldr	r2, [pc, #1304]	; 1be0 <.text+0x1be0>
    16c4:	e58d300c 	str	r3, [sp, #12]
    16c8:	e59f3514 	ldr	r3, [pc, #1300]	; 1be4 <.text+0x1be4>
    16cc:	e5824000 	str	r4, [r2]
    16d0:	e5831000 	str	r1, [r3]
    16d4:	e59e2038 	ldr	r2, [lr, #56]
    16d8:	e59e3078 	ldr	r3, [lr, #120]
    16dc:	e59e5034 	ldr	r5, [lr, #52]
    16e0:	e5802028 	str	r2, [r0, #40]
    16e4:	e580302c 	str	r3, [r0, #44]
    16e8:	e28e207c 	add	r2, lr, #124	; 0x7c
    16ec:	e892020c 	ldmia	r2, {r2, r3, r9}
    16f0:	e5805024 	str	r5, [r0, #36]
    16f4:	e5802030 	str	r2, [r0, #48]
    16f8:	e5803038 	str	r3, [r0, #56]
    16fc:	e5c0b09c 	strb	fp, [r0, #156]
    1700:	e5c0809e 	strb	r8, [r0, #158]
    1704:	e5c0a09d 	strb	sl, [r0, #157]
    1708:	e5c0709f 	strb	r7, [r0, #159]
    170c:	e5c060a0 	strb	r6, [r0, #160]
    1710:	e1de38ba 	ldrh	r3, [lr, #138]
    1714:	e59d600c 	ldr	r6, [sp, #12]
    1718:	e1c033b6 	strh	r3, [r0, #54]
    171c:	e5c060a1 	strb	r6, [r0, #161]
    1720:	e59f34c0 	ldr	r3, [pc, #1216]	; 1be8 <.text+0x1be8>
    1724:	e59c6008 	ldr	r6, [ip, #8]
    1728:	e1de28b8 	ldrh	r2, [lr, #136]
    172c:	e59c100c 	ldr	r1, [ip, #12]
    1730:	e5836000 	str	r6, [r3]
    1734:	e59f34b0 	ldr	r3, [pc, #1200]	; 1bec <.text+0x1bec>
    1738:	e28c4010 	add	r4, ip, #16	; 0x10
    173c:	e8940030 	ldmia	r4, {r4, r5}
    1740:	e5831000 	str	r1, [r3]
    1744:	e1c023b4 	strh	r2, [r0, #52]
    1748:	e59f34a0 	ldr	r3, [pc, #1184]	; 1bf0 <.text+0x1bf0>
    174c:	e59f24a0 	ldr	r2, [pc, #1184]	; 1bf4 <.text+0x1bf4>
    1750:	e5835000 	str	r5, [r3]
    1754:	e5824000 	str	r4, [r2]
    1758:	e59c3018 	ldr	r3, [ip, #24]
    175c:	e59f2494 	ldr	r2, [pc, #1172]	; 1bf8 <.text+0x1bf8>
    1760:	e59c601c 	ldr	r6, [ip, #28]
    1764:	e5823000 	str	r3, [r2]
    1768:	e59f348c 	ldr	r3, [pc, #1164]	; 1bfc <.text+0x1bfc>
    176c:	e59f248c 	ldr	r2, [pc, #1164]	; 1c00 <.text+0x1c00>
    1770:	e5836000 	str	r6, [r3]
    1774:	e28c3020 	add	r3, ip, #32	; 0x20
    1778:	e8930048 	ldmia	r3, {r3, r6}
    177c:	e5823000 	str	r3, [r2]
    1780:	e580903c 	str	r9, [r0, #60]
    1784:	e59f3478 	ldr	r3, [pc, #1144]	; 1c04 <.text+0x1c04>
    1788:	e59c9028 	ldr	r9, [ip, #40]
    178c:	e59f2474 	ldr	r2, [pc, #1140]	; 1c08 <.text+0x1c08>
    1790:	e5836000 	str	r6, [r3]
    1794:	e5829000 	str	r9, [r2]
    1798:	e59f346c 	ldr	r3, [pc, #1132]	; 1c0c <.text+0x1c0c>
    179c:	e59c202c 	ldr	r2, [ip, #44]
    17a0:	e5832000 	str	r2, [r3]
    17a4:	e59c3030 	ldr	r3, [ip, #48]
    17a8:	e59f2460 	ldr	r2, [pc, #1120]	; 1c10 <.text+0x1c10>
    17ac:	e59cb04c 	ldr	fp, [ip, #76]
    17b0:	e5823000 	str	r3, [r2]
    17b4:	e59c6034 	ldr	r6, [ip, #52]
    17b8:	e59f3454 	ldr	r3, [pc, #1108]	; 1c14 <.text+0x1c14>
    17bc:	e59f2454 	ldr	r2, [pc, #1108]	; 1c18 <.text+0x1c18>
    17c0:	e5836000 	str	r6, [r3]
    17c4:	e28c3038 	add	r3, ip, #56	; 0x38
    17c8:	e8930048 	ldmia	r3, {r3, r6}
    17cc:	e5823000 	str	r3, [r2]
    17d0:	e59f3444 	ldr	r3, [pc, #1092]	; 1c1c <.text+0x1c1c>
    17d4:	e59f2444 	ldr	r2, [pc, #1092]	; 1c20 <.text+0x1c20>
    17d8:	e5836000 	str	r6, [r3]
    17dc:	e28c3040 	add	r3, ip, #64	; 0x40
    17e0:	e8930048 	ldmia	r3, {r3, r6}
    17e4:	e5823000 	str	r3, [r2]
    17e8:	e59f3434 	ldr	r3, [pc, #1076]	; 1c24 <.text+0x1c24>
    17ec:	e59f2434 	ldr	r2, [pc, #1076]	; 1c28 <.text+0x1c28>
    17f0:	e5836000 	str	r6, [r3]
    17f4:	e59c3048 	ldr	r3, [ip, #72]
    17f8:	e5823000 	str	r3, [r2]
    17fc:	e59f3428 	ldr	r3, [pc, #1064]	; 1c2c <.text+0x1c2c>
    1800:	e28c1050 	add	r1, ip, #80	; 0x50
    1804:	e8910012 	ldmia	r1, {r1, r4}
    1808:	e583b000 	str	fp, [r3]
    180c:	e59f241c 	ldr	r2, [pc, #1052]	; 1c30 <.text+0x1c30>
    1810:	e59f341c 	ldr	r3, [pc, #1052]	; 1c34 <.text+0x1c34>
    1814:	e28c5058 	add	r5, ip, #88	; 0x58
    1818:	e8950060 	ldmia	r5, {r5, r6}
    181c:	e5831000 	str	r1, [r3]
    1820:	e5824000 	str	r4, [r2]
    1824:	e59f340c 	ldr	r3, [pc, #1036]	; 1c38 <.text+0x1c38>
    1828:	e59f240c 	ldr	r2, [pc, #1036]	; 1c3c <.text+0x1c3c>
    182c:	e5835000 	str	r5, [r3]
    1830:	e5826000 	str	r6, [r2]
    1834:	e59f3404 	ldr	r3, [pc, #1028]	; 1c40 <.text+0x1c40>
    1838:	e59c2060 	ldr	r2, [ip, #96]
    183c:	e5832000 	str	r2, [r3]
    1840:	e59c3064 	ldr	r3, [ip, #100]
    1844:	e59f23f8 	ldr	r2, [pc, #1016]	; 1c44 <.text+0x1c44>
    1848:	e28c6068 	add	r6, ip, #104	; 0x68
    184c:	e8960240 	ldmia	r6, {r6, r9}
    1850:	e5823000 	str	r3, [r2]
    1854:	e59f33ec 	ldr	r3, [pc, #1004]	; 1c48 <.text+0x1c48>
    1858:	e59f23ec 	ldr	r2, [pc, #1004]	; 1c4c <.text+0x1c4c>
    185c:	e5836000 	str	r6, [r3]
    1860:	e5829000 	str	r9, [r2]
    1864:	e59f33e4 	ldr	r3, [pc, #996]	; 1c50 <.text+0x1c50>
    1868:	e59c2070 	ldr	r2, [ip, #112]
    186c:	e5832000 	str	r2, [r3]
    1870:	e59c3074 	ldr	r3, [ip, #116]
    1874:	e59f23d8 	ldr	r2, [pc, #984]	; 1c54 <.text+0x1c54>
    1878:	e59cb090 	ldr	fp, [ip, #144]
    187c:	e5823000 	str	r3, [r2]
    1880:	e59c6078 	ldr	r6, [ip, #120]
    1884:	e59f33cc 	ldr	r3, [pc, #972]	; 1c58 <.text+0x1c58>
    1888:	e59f23cc 	ldr	r2, [pc, #972]	; 1c5c <.text+0x1c5c>
    188c:	e5836000 	str	r6, [r3]
    1890:	e28c307c 	add	r3, ip, #124	; 0x7c
    1894:	e8930048 	ldmia	r3, {r3, r6}
    1898:	e5823000 	str	r3, [r2]
    189c:	e59f33bc 	ldr	r3, [pc, #956]	; 1c60 <.text+0x1c60>
    18a0:	e59f23bc 	ldr	r2, [pc, #956]	; 1c64 <.text+0x1c64>
    18a4:	e5836000 	str	r6, [r3]
    18a8:	e28c3084 	add	r3, ip, #132	; 0x84
    18ac:	e8930048 	ldmia	r3, {r3, r6}
    18b0:	e5823000 	str	r3, [r2]
    18b4:	e59f33ac 	ldr	r3, [pc, #940]	; 1c68 <.text+0x1c68>
    18b8:	e59f23ac 	ldr	r2, [pc, #940]	; 1c6c <.text+0x1c6c>
    18bc:	e5836000 	str	r6, [r3]
    18c0:	e59c308c 	ldr	r3, [ip, #140]
    18c4:	e5823000 	str	r3, [r2]
    18c8:	e59f33a0 	ldr	r3, [pc, #928]	; 1c70 <.text+0x1c70>
    18cc:	e59c4094 	ldr	r4, [ip, #148]
    18d0:	e583b000 	str	fp, [r3]
    18d4:	e59f3398 	ldr	r3, [pc, #920]	; 1c74 <.text+0x1c74>
    18d8:	e59f1398 	ldr	r1, [pc, #920]	; 1c78 <.text+0x1c78>
    18dc:	e28c5098 	add	r5, ip, #152	; 0x98
    18e0:	e8950060 	ldmia	r5, {r5, r6}
    18e4:	e5834000 	str	r4, [r3]
    18e8:	e59f238c 	ldr	r2, [pc, #908]	; 1c7c <.text+0x1c7c>
    18ec:	e59f338c 	ldr	r3, [pc, #908]	; 1c80 <.text+0x1c80>
    18f0:	e5825000 	str	r5, [r2]
    18f4:	e5836000 	str	r6, [r3]
    18f8:	e1d121b6 	ldrh	r2, [r1, #22]
    18fc:	e1d130b0 	ldrh	r3, [r1]
    1900:	e1d160b2 	ldrh	r6, [r1, #2]
    1904:	e59e8044 	ldr	r8, [lr, #68]
    1908:	e1c029ba 	strh	r2, [r0, #154]
    190c:	e1c038b4 	strh	r3, [r0, #132]
    1910:	e1d120b4 	ldrh	r2, [r1, #4]
    1914:	e1d130b6 	ldrh	r3, [r1, #6]
    1918:	e1c068b6 	strh	r6, [r0, #134]
    191c:	e1d160b8 	ldrh	r6, [r1, #8]
    1920:	e59ec048 	ldr	ip, [lr, #72]
    1924:	e1c028b8 	strh	r2, [r0, #136]
    1928:	e1c038ba 	strh	r3, [r0, #138]
    192c:	e5808040 	str	r8, [r0, #64]
    1930:	e1c068bc 	strh	r6, [r0, #140]
    1934:	e1d160be 	ldrh	r6, [r1, #14]
    1938:	e1c069b2 	strh	r6, [r0, #146]
    193c:	e59e6064 	ldr	r6, [lr, #100]
    1940:	e1d120ba 	ldrh	r2, [r1, #10]
    1944:	e1d130bc 	ldrh	r3, [r1, #12]
    1948:	e5806060 	str	r6, [r0, #96]
    194c:	e59e6068 	ldr	r6, [lr, #104]
    1950:	e59fb32c 	ldr	fp, [pc, #812]	; 1c84 <.text+0x1c84>
    1954:	e1c028be 	strh	r2, [r0, #142]
    1958:	e1c039b0 	strh	r3, [r0, #144]
    195c:	e1d121b0 	ldrh	r2, [r1, #16]
    1960:	e1d131b2 	ldrh	r3, [r1, #18]
    1964:	e5806064 	str	r6, [r0, #100]
    1968:	e1d111b4 	ldrh	r1, [r1, #20]
    196c:	e59e606c 	ldr	r6, [lr, #108]
    1970:	e59b9004 	ldr	r9, [fp, #4]
    1974:	e28e405c 	add	r4, lr, #92	; 0x5c
    1978:	e8940030 	ldmia	r4, {r4, r5}
    197c:	e1c029b4 	strh	r2, [r0, #148]
    1980:	e1c039b6 	strh	r3, [r0, #150]
    1984:	e59e2050 	ldr	r2, [lr, #80]
    1988:	e59e304c 	ldr	r3, [lr, #76]
    198c:	e1c019b8 	strh	r1, [r0, #152]
    1990:	e580c044 	str	ip, [r0, #68]
    1994:	e28e1054 	add	r1, lr, #84	; 0x54
    1998:	e8911002 	ldmia	r1, {r1, ip}
    199c:	e5806068 	str	r6, [r0, #104]
    19a0:	e59e6070 	ldr	r6, [lr, #112]
    19a4:	e1dee7b4 	ldrh	lr, [lr, #116]
    19a8:	e3590000 	cmp	r9, #0	; 0x0
    19ac:	e580606c 	str	r6, [r0, #108]
    19b0:	e1c0e7b0 	strh	lr, [r0, #112]
    19b4:	e5803048 	str	r3, [r0, #72]
    19b8:	e580204c 	str	r2, [r0, #76]
    19bc:	e5801050 	str	r1, [r0, #80]
    19c0:	e580c054 	str	ip, [r0, #84]
    19c4:	e5804058 	str	r4, [r0, #88]
    19c8:	e580505c 	str	r5, [r0, #92]
    19cc:	1a000007 	bne	19f0 <rt_OneStep+0x480>
    19d0:	e59f22b0 	ldr	r2, [pc, #688]	; 1c88 <.text+0x1c88>
    19d4:	e5d23001 	ldrb	r3, [r2, #1]
    19d8:	e3530000 	cmp	r3, #0	; 0x0
    19dc:	1a000076 	bne	1bbc <rt_OneStep+0x64c>
    19e0:	e59d3034 	ldr	r3, [sp, #52]
    19e4:	e58b3004 	str	r3, [fp, #4]
    19e8:	e5c23001 	strb	r3, [r2, #1]
    19ec:	ea000004 	b	1a04 <rt_OneStep+0x494>
    19f0:	e2893001 	add	r3, r9, #1	; 0x1
    19f4:	e3530002 	cmp	r3, #2	; 0x2
    19f8:	e58b3004 	str	r3, [fp, #4]
    19fc:	02433002 	subeq	r3, r3, #2	; 0x2
    1a00:	058b3004 	streq	r3, [fp, #4]
    1a04:	eb000433 	bl	2ad8 <onboard_matlab_step0>
    1a08:	e59f327c 	ldr	r3, [pc, #636]	; 1c8c <.text+0x1c8c>
    1a0c:	e5d3601d 	ldrb	r6, [r3, #29]
    1a10:	e5d3b01c 	ldrb	fp, [r3, #28]
    1a14:	e58d6004 	str	r6, [sp, #4]
    1a18:	e5d3201e 	ldrb	r2, [r3, #30]
    1a1c:	e58d2000 	str	r2, [sp]
    1a20:	e59d6000 	ldr	r6, [sp]
    1a24:	e59f0264 	ldr	r0, [pc, #612]	; 1c90 <.text+0x1c90>
    1a28:	e59fe264 	ldr	lr, [pc, #612]	; 1c94 <.text+0x1c94>
    1a2c:	e59fc264 	ldr	ip, [pc, #612]	; 1c98 <.text+0x1c98>
    1a30:	e1d350ba 	ldrh	r5, [r3, #10]
    1a34:	e1d321b2 	ldrh	r2, [r3, #18]
    1a38:	e5cc6002 	strb	r6, [ip, #2]
    1a3c:	e5c05005 	strb	r5, [r0, #5]
    1a40:	e5ccb000 	strb	fp, [ip]
    1a44:	e5ce2003 	strb	r2, [lr, #3]
    1a48:	e59d2004 	ldr	r2, [sp, #4]
    1a4c:	e1d360b2 	ldrh	r6, [r3, #2]
    1a50:	e5cc2001 	strb	r2, [ip, #1]
    1a54:	e1d3c0b4 	ldrh	ip, [r3, #4]
    1a58:	e1d320b6 	ldrh	r2, [r3, #6]
    1a5c:	e1d390b0 	ldrh	r9, [r3]
    1a60:	e5c06001 	strb	r6, [r0, #1]
    1a64:	e5c0c002 	strb	ip, [r0, #2]
    1a68:	e1d360b8 	ldrh	r6, [r3, #8]
    1a6c:	e1d3c0bc 	ldrh	ip, [r3, #12]
    1a70:	e59f4224 	ldr	r4, [pc, #548]	; 1c9c <.text+0x1c9c>
    1a74:	e5c02003 	strb	r2, [r0, #3]
    1a78:	e5c06004 	strb	r6, [r0, #4]
    1a7c:	e1d321b0 	ldrh	r2, [r3, #16]
    1a80:	e1d362b0 	ldrh	r6, [r3, #32]
    1a84:	e5c09000 	strb	r9, [r0]
    1a88:	e5cec001 	strb	ip, [lr, #1]
    1a8c:	e1d300be 	ldrh	r0, [r3, #14]
    1a90:	e1d3c1b4 	ldrh	ip, [r3, #20]
    1a94:	e5ce0000 	strb	r0, [lr]
    1a98:	e5ce2002 	strb	r2, [lr, #2]
    1a9c:	e1c460b8 	strh	r6, [r4, #8]
    1aa0:	e1c4c0b2 	strh	ip, [r4, #2]
    1aa4:	e1d301b6 	ldrh	r0, [r3, #22]
    1aa8:	e59f11f0 	ldr	r1, [pc, #496]	; 1ca0 <.text+0x1ca0>
    1aac:	e1d321b8 	ldrh	r2, [r3, #24]
    1ab0:	e1d361ba 	ldrh	r6, [r3, #26]
    1ab4:	e1d3c2b4 	ldrh	ip, [r3, #36]
    1ab8:	e1c400b0 	strh	r0, [r4]
    1abc:	e1d302b6 	ldrh	r0, [r3, #38]
    1ac0:	e1c420b4 	strh	r2, [r4, #4]
    1ac4:	e1c460b6 	strh	r6, [r4, #6]
    1ac8:	e1d322b8 	ldrh	r2, [r3, #40]
    1acc:	e1d362ba 	ldrh	r6, [r3, #42]
    1ad0:	e1c1c0b0 	strh	ip, [r1]
    1ad4:	e1c100b2 	strh	r0, [r1, #2]
    1ad8:	e1d3c2bc 	ldrh	ip, [r3, #44]
    1adc:	e1d302be 	ldrh	r0, [r3, #46]
    1ae0:	e1c120b4 	strh	r2, [r1, #4]
    1ae4:	e1c160b6 	strh	r6, [r1, #6]
    1ae8:	e1d323b0 	ldrh	r2, [r3, #48]
    1aec:	e1d363b2 	ldrh	r6, [r3, #50]
    1af0:	e1c1c0b8 	strh	ip, [r1, #8]
    1af4:	e1c100ba 	strh	r0, [r1, #10]
    1af8:	e1d3c3b4 	ldrh	ip, [r3, #52]
    1afc:	e1d303b6 	ldrh	r0, [r3, #54]
    1b00:	e1c120bc 	strh	r2, [r1, #12]
    1b04:	e1c160be 	strh	r6, [r1, #14]
    1b08:	e1d323b8 	ldrh	r2, [r3, #56]
    1b0c:	e1d363ba 	ldrh	r6, [r3, #58]
    1b10:	e1c1c1b0 	strh	ip, [r1, #16]
    1b14:	e1c101b2 	strh	r0, [r1, #18]
    1b18:	e1d3c3bc 	ldrh	ip, [r3, #60]
    1b1c:	e1d303be 	ldrh	r0, [r3, #62]
    1b20:	e1c121b4 	strh	r2, [r1, #20]
    1b24:	e1c161b6 	strh	r6, [r1, #22]
    1b28:	e1c1c1b8 	strh	ip, [r1, #24]
    1b2c:	e1c101ba 	strh	r0, [r1, #26]
    1b30:	e1d324b0 	ldrh	r2, [r3, #64]
    1b34:	e1c121bc 	strh	r2, [r1, #28]
    1b38:	e59f2090 	ldr	r2, [pc, #144]	; 1bd0 <.text+0x1bd0>
    1b3c:	e1d364b2 	ldrh	r6, [r3, #66]
    1b40:	e1d3c4b4 	ldrh	ip, [r3, #68]
    1b44:	e5d20001 	ldrb	r0, [r2, #1]
    1b48:	e5d22000 	ldrb	r2, [r2]
    1b4c:	e1c161be 	strh	r6, [r1, #30]
    1b50:	e1c1c2b0 	strh	ip, [r1, #32]
    1b54:	e1d364ba 	ldrh	r6, [r3, #74]
    1b58:	e59fc070 	ldr	ip, [pc, #112]	; 1bd0 <.text+0x1bd0>
    1b5c:	e3500000 	cmp	r0, #0	; 0x0
    1b60:	e1d304b6 	ldrh	r0, [r3, #70]
    1b64:	e1d334b8 	ldrh	r3, [r3, #72]
    1b68:	e2422001 	sub	r2, r2, #1	; 0x1
    1b6c:	e1c162b6 	strh	r6, [r1, #38]
    1b70:	e5cc2000 	strb	r2, [ip]
    1b74:	e1c102b2 	strh	r0, [r1, #34]
    1b78:	e1c132b4 	strh	r3, [r1, #36]
    1b7c:	e1a0500c 	mov	r5, ip
    1b80:	1afffe84 	bne	1598 <rt_OneStep+0x28>
    1b84:	e59f40fc 	ldr	r4, [pc, #252]	; 1c88 <.text+0x1c88>
    1b88:	e5d43001 	ldrb	r3, [r4, #1]
    1b8c:	e3530000 	cmp	r3, #0	; 0x0
    1b90:	0afffe80 	beq	1598 <rt_OneStep+0x28>
    1b94:	e3a03001 	mov	r3, #1	; 0x1
    1b98:	e5cc3001 	strb	r3, [ip, #1]
    1b9c:	eb000752 	bl	38ec <onboard_matlab_step1>
    1ba0:	e5d53001 	ldrb	r3, [r5, #1]
    1ba4:	e5d42001 	ldrb	r2, [r4, #1]
    1ba8:	e2433001 	sub	r3, r3, #1	; 0x1
    1bac:	e2422001 	sub	r2, r2, #1	; 0x1
    1bb0:	e5c53001 	strb	r3, [r5, #1]
    1bb4:	e5c42001 	strb	r2, [r4, #1]
    1bb8:	eafffe76 	b	1598 <rt_OneStep+0x28>
    1bbc:	e59fc00c 	ldr	ip, [pc, #12]	; 1bd0 <.text+0x1bd0>
    1bc0:	e59d0034 	ldr	r0, [sp, #52]
    1bc4:	e5cc9000 	strb	r9, [ip]
    1bc8:	e5cc0001 	strb	r0, [ip, #1]
    1bcc:	eafffe71 	b	1598 <rt_OneStep+0x28>
    1bd0:	40000a42 	andmi	r0, r0, r2, asr #20
    1bd4:	40001bcc 	andmi	r1, r0, ip, asr #23
    1bd8:	40001cb0 	strmih	r1, [r0], -r0
    1bdc:	40001e5c 	andmi	r1, r0, ip, asr lr
    1be0:	4000099c 	mulmi	r0, ip, r9
    1be4:	40000998 	mulmi	r0, r8, r9
    1be8:	400009a0 	andmi	r0, r0, r0, lsr #19
    1bec:	400009a4 	andmi	r0, r0, r4, lsr #19
    1bf0:	400009ac 	andmi	r0, r0, ip, lsr #19
    1bf4:	400009a8 	andmi	r0, r0, r8, lsr #19
    1bf8:	400009b0 	strmih	r0, [r0], -r0
    1bfc:	400009b4 	strmih	r0, [r0], -r4
    1c00:	400009b8 	strmih	r0, [r0], -r8
    1c04:	400009bc 	strmih	r0, [r0], -ip
    1c08:	400009c0 	andmi	r0, r0, r0, asr #19
    1c0c:	400009c4 	andmi	r0, r0, r4, asr #19
    1c10:	400009c8 	andmi	r0, r0, r8, asr #19
    1c14:	400009cc 	andmi	r0, r0, ip, asr #19
    1c18:	400009d0 	ldrmid	r0, [r0], -r0
    1c1c:	400009d4 	ldrmid	r0, [r0], -r4
    1c20:	400009d8 	ldrmid	r0, [r0], -r8
    1c24:	400009dc 	ldrmid	r0, [r0], -ip
    1c28:	400009e0 	andmi	r0, r0, r0, ror #19
    1c2c:	400009e4 	andmi	r0, r0, r4, ror #19
    1c30:	400009ec 	andmi	r0, r0, ip, ror #19
    1c34:	400009e8 	andmi	r0, r0, r8, ror #19
    1c38:	400009f0 	strmid	r0, [r0], -r0
    1c3c:	400009f4 	strmid	r0, [r0], -r4
    1c40:	400009f8 	strmid	r0, [r0], -r8
    1c44:	400009fc 	strmid	r0, [r0], -ip
    1c48:	40000a00 	andmi	r0, r0, r0, lsl #20
    1c4c:	40000a04 	andmi	r0, r0, r4, lsl #20
    1c50:	40000a08 	andmi	r0, r0, r8, lsl #20
    1c54:	40000a0c 	andmi	r0, r0, ip, lsl #20
    1c58:	40000a10 	andmi	r0, r0, r0, lsl sl
    1c5c:	40000a14 	andmi	r0, r0, r4, lsl sl
    1c60:	40000a18 	andmi	r0, r0, r8, lsl sl
    1c64:	40000a1c 	andmi	r0, r0, ip, lsl sl
    1c68:	40000a20 	andmi	r0, r0, r0, lsr #20
    1c6c:	40000a24 	andmi	r0, r0, r4, lsr #20
    1c70:	40000a28 	andmi	r0, r0, r8, lsr #20
    1c74:	40000a2c 	andmi	r0, r0, ip, lsr #20
    1c78:	40001b94 	mulmi	r0, r4, fp
    1c7c:	40000a30 	andmi	r0, r0, r0, lsr sl
    1c80:	40000a34 	andmi	r0, r0, r4, lsr sl
    1c84:	40000a38 	andmi	r0, r0, r8, lsr sl
    1c88:	40000a40 	andmi	r0, r0, r0, asr #20
    1c8c:	40001c64 	andmi	r1, r0, r4, ror #24
    1c90:	40001bb0 	strmih	r1, [r0], -r0
    1c94:	40001b64 	andmi	r1, r0, r4, ror #22
    1c98:	40001bb8 	strmih	r1, [r0], -r8
    1c9c:	40001b3c 	andmi	r1, r0, ip, lsr fp
    1ca0:	40001b68 	andmi	r1, r0, r8, ror #22

00001ca4 <div_nzp_s32_ceiling>:
/* External outputs (root outports fed by signals with auto storage) */
ExternalOutputs_onboard_matlab onboard_matlab_Y;
int32_T div_nzp_s32_ceiling(int32_T numerator, int32_T denominator)
{
  return (((numerator < 0) == (denominator < 0)) && (numerator % denominator) ?
    1ca4:	e1e02000 	mvn	r2, r0
    1ca8:	e1a03fa1 	mov	r3, r1, lsr #31
    1cac:	e0333fa2 	eors	r3, r3, r2, lsr #31
    1cb0:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    1cb4:	e1a04000 	mov	r4, r0
    1cb8:	e1a05001 	mov	r5, r1
    1cbc:	e1a06003 	mov	r6, r3
    1cc0:	0a000002 	beq	1cd0 <div_nzp_s32_ceiling+0x2c>
    1cc4:	eb003601 	bl	f4d0 <____modsi3_from_arm>
    1cc8:	e2506000 	subs	r6, r0, #0	; 0x0
    1ccc:	13a06001 	movne	r6, #1	; 0x1
    1cd0:	e1a00004 	mov	r0, r4
    1cd4:	e1a01005 	mov	r1, r5
    1cd8:	eb0035ff 	bl	f4dc <____divsi3_from_arm>
          1 : 0) + numerator / denominator;
}
    1cdc:	e0860000 	add	r0, r6, r0
    1ce0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    1ce4:	e12fff1e 	bx	lr

00001ce8 <mul_wide_s32>:

void mul_wide_s32(int32_T in0, int32_T in1, uint32_T *ptrOutBitsHi, uint32_T
                  *ptrOutBitsLo)
{
    1ce8:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
  uint32_T absIn;
  uint32_T absIn_0;
  uint32_T in0Lo;
  uint32_T in0Hi;
  uint32_T in1Hi;
  uint32_T productHiLo;
  uint32_T productLoHi;
  absIn = (uint32_T)(in0 < 0 ? -in0 : in0);
    1cec:	e0204fc0 	eor	r4, r0, r0, asr #31
    1cf0:	e0444fc0 	sub	r4, r4, r0, asr #31
    1cf4:	e1a08000 	mov	r8, r0
  absIn_0 = (uint32_T)(in1 < 0 ? -in1 : in1);
    1cf8:	e0210fc1 	eor	r0, r1, r1, asr #31
    1cfc:	e0400fc1 	sub	r0, r0, r1, asr #31
  in0Hi = absIn >> 16U;
  in0Lo = absIn & 65535U;
  in1Hi = absIn_0 >> 16U;
  absIn = absIn_0 & 65535U;
    1d00:	e1a0c800 	mov	ip, r0, lsl #16
    1d04:	e1a0a001 	mov	sl, r1
    1d08:	e1a01804 	mov	r1, r4, lsl #16
    1d0c:	e1a01821 	mov	r1, r1, lsr #16
    1d10:	e1a0c82c 	mov	ip, ip, lsr #16
    1d14:	e1a00820 	mov	r0, r0, lsr #16
  productHiLo = in0Hi * absIn;
  productLoHi = in0Lo * in1Hi;
  absIn *= in0Lo;
    1d18:	e007019c 	mul	r7, ip, r1
    1d1c:	e0050190 	mul	r5, r0, r1
    1d20:	e1a04824 	mov	r4, r4, lsr #16
    1d24:	e006049c 	mul	r6, ip, r4
  absIn_0 = 0U;
  in0Lo = (productLoHi << 16U) + absIn;
  if (in0Lo < absIn) {
    absIn_0 = 1U;
  }

  absIn = in0Lo;
  in0Lo += productHiLo << 16U;
  if (in0Lo < absIn) {
    absIn_0++;
  }

  absIn = (((productLoHi >> 16U) + (productHiLo >> 16U)) + in0Hi * in1Hi) +
    1d28:	e00e0490 	mul	lr, r0, r4
    1d2c:	e0871805 	add	r1, r7, r5, lsl #16
    1d30:	e0810806 	add	r0, r1, r6, lsl #16
    1d34:	e1570001 	cmp	r7, r1
    1d38:	93a07000 	movls	r7, #0	; 0x0
    1d3c:	83a07001 	movhi	r7, #1	; 0x1
    1d40:	e08ee825 	add	lr, lr, r5, lsr #16
    1d44:	e1510000 	cmp	r1, r0
    1d48:	82877001 	addhi	r7, r7, #1	; 0x1
    1d4c:	e08e1826 	add	r1, lr, r6, lsr #16
    absIn_0;
  if (!((in0 == 0) || ((in1 == 0) || ((in0 > 0) == (in1 > 0))))) {
    1d50:	e3580000 	cmp	r8, #0	; 0x0
    1d54:	e1a0c003 	mov	ip, r3
    1d58:	e0877001 	add	r7, r7, r1
    1d5c:	0a00000c 	beq	1d94 <mul_wide_s32+0xac>
    1d60:	e35a0000 	cmp	sl, #0	; 0x0
    1d64:	0a00000a 	beq	1d94 <mul_wide_s32+0xac>
    1d68:	e35a0000 	cmp	sl, #0	; 0x0
    1d6c:	d3a03000 	movle	r3, #0	; 0x0
    1d70:	c3a03001 	movgt	r3, #1	; 0x1
    1d74:	e3580000 	cmp	r8, #0	; 0x0
    1d78:	c2233001 	eorgt	r3, r3, #1	; 0x1
    1d7c:	e3530000 	cmp	r3, #0	; 0x0
    1d80:	0a000003 	beq	1d94 <mul_wide_s32+0xac>
    absIn = ~absIn;
    in0Lo = ~in0Lo;
    in0Lo++;
    1d84:	e2600000 	rsb	r0, r0, #0	; 0x0
    if (in0Lo == 0U) {
    1d88:	e3500000 	cmp	r0, #0	; 0x0
    1d8c:	e1e07007 	mvn	r7, r7
      absIn++;
    1d90:	02877001 	addeq	r7, r7, #1	; 0x1
    }
  }

  *ptrOutBitsHi = absIn;
    1d94:	e5827000 	str	r7, [r2]
  *ptrOutBitsLo = in0Lo;
    1d98:	e58c0000 	str	r0, [ip]
}
    1d9c:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
    1da0:	e12fff1e 	bx	lr

00001da4 <mul_s32_s32_s32_sr30>:

int32_T mul_s32_s32_s32_sr30(int32_T a, int32_T b)
{
    1da4:	e52de004 	str	lr, [sp, #-4]!
    1da8:	e24dd008 	sub	sp, sp, #8	; 0x8
  uint32_T u32_chi;
  uint32_T u32_clo;
  mul_wide_s32(a, b, &u32_chi, &u32_clo);
    1dac:	e28d3004 	add	r3, sp, #4	; 0x4
    1db0:	e1a0200d 	mov	r2, sp
    1db4:	ebffffcb 	bl	1ce8 <mul_wide_s32>
    1db8:	e59d0004 	ldr	r0, [sp, #4]
  u32_clo = u32_chi << 2U | u32_clo >> 30U;
  return (int32_T)u32_clo;
}
    1dbc:	e59d3000 	ldr	r3, [sp]
    1dc0:	e1a00f20 	mov	r0, r0, lsr #30
    1dc4:	e1800103 	orr	r0, r0, r3, lsl #2
    1dc8:	e28dd008 	add	sp, sp, #8	; 0x8
    1dcc:	e49de004 	ldr	lr, [sp], #4
    1dd0:	e12fff1e 	bx	lr

00001dd4 <mul_s32_s32_s32_sr32>:

int32_T mul_s32_s32_s32_sr32(int32_T a, int32_T b)
{
    1dd4:	e52de004 	str	lr, [sp, #-4]!
    1dd8:	e24dd008 	sub	sp, sp, #8	; 0x8
  uint32_T u32_chi;
  uint32_T u32_clo;
  mul_wide_s32(a, b, &u32_chi, &u32_clo);
    1ddc:	e1a0200d 	mov	r2, sp
    1de0:	e28d3004 	add	r3, sp, #4	; 0x4
    1de4:	ebffffbf 	bl	1ce8 <mul_wide_s32>
  return (int32_T)u32_chi;
}
    1de8:	e59d0000 	ldr	r0, [sp]
    1dec:	e28dd008 	add	sp, sp, #8	; 0x8
    1df0:	e49de004 	ldr	lr, [sp], #4
    1df4:	e12fff1e 	bx	lr

00001df8 <mul_s32_s32_s32_sr28_sat_zero>:

int32_T mul_s32_s32_s32_sr28_sat_zero(int32_T a, int32_T b)
{
    1df8:	e52de004 	str	lr, [sp, #-4]!
    1dfc:	e24dd008 	sub	sp, sp, #8	; 0x8
  int32_T result;
  uint32_T u32_chi;
  uint32_T u32_clo;
  boolean_T roundup;
  mul_wide_s32(a, b, &u32_chi, &u32_clo);
    1e00:	e1a0200d 	mov	r2, sp
    1e04:	e28d3004 	add	r3, sp, #4	; 0x4
    1e08:	ebffffb6 	bl	1ce8 <mul_wide_s32>
  roundup = (((uint32_T)((int32_T)u32_chi < 0)) && (u32_clo & 268435455U));
    1e0c:	e59d2000 	ldr	r2, [sp]
    1e10:	e3520000 	cmp	r2, #0	; 0x0
    1e14:	a59d0004 	ldrge	r0, [sp, #4]
    1e18:	ba000013 	blt	1e6c <mul_s32_s32_s32_sr28_sat_zero+0x74>
  u32_clo = (u32_chi << 4U | u32_clo >> 28U) + roundup;
    1e1c:	e1a03202 	mov	r3, r2, lsl #4
    1e20:	e1830e20 	orr	r0, r3, r0, lsr #28
    1e24:	e3a01000 	mov	r1, #0	; 0x0
  u32_chi = (uint32_T)(roundup && (u32_clo == 0U)) + ((int32_T)u32_chi >> 28);
    1e28:	e0813e42 	add	r3, r1, r2, asr #28
  if (((int32_T)u32_chi > 0) || ((u32_chi == 0U) && (u32_clo >= 2147483648U))) {
    1e2c:	e3530000 	cmp	r3, #0	; 0x0
    1e30:	da000003 	ble	1e44 <mul_s32_s32_s32_sr28_sat_zero+0x4c>
    result = MAX_int32_T;
  } else if (((int32_T)u32_chi < -1) || (((int32_T)u32_chi == -1) && (u32_clo <
    1e34:	e3e00102 	mvn	r0, #-2147483648	; 0x80000000
               2147483648U))) {
    result = MIN_int32_T;
  } else {
    result = (int32_T)u32_clo;
  }

  return result;
}
    1e38:	e28dd008 	add	sp, sp, #8	; 0x8
    1e3c:	e49de004 	ldr	lr, [sp], #4
    1e40:	e12fff1e 	bx	lr
    1e44:	1a000001 	bne	1e50 <mul_s32_s32_s32_sr28_sat_zero+0x58>
    1e48:	e3500000 	cmp	r0, #0	; 0x0
    1e4c:	bafffff8 	blt	1e34 <mul_s32_s32_s32_sr28_sat_zero+0x3c>
    1e50:	e3730001 	cmn	r3, #1	; 0x1
    1e54:	ba000002 	blt	1e64 <mul_s32_s32_s32_sr28_sat_zero+0x6c>
    1e58:	1afffff6 	bne	1e38 <mul_s32_s32_s32_sr28_sat_zero+0x40>
    1e5c:	e3500000 	cmp	r0, #0	; 0x0
    1e60:	bafffff4 	blt	1e38 <mul_s32_s32_s32_sr28_sat_zero+0x40>
    1e64:	e3a00102 	mov	r0, #-2147483648	; 0x80000000
    1e68:	eafffff2 	b	1e38 <mul_s32_s32_s32_sr28_sat_zero+0x40>
    1e6c:	e59d0004 	ldr	r0, [sp, #4]
    1e70:	e3c0320f 	bic	r3, r0, #-268435456	; 0xf0000000
    1e74:	e3530000 	cmp	r3, #0	; 0x0
    1e78:	0affffe7 	beq	1e1c <mul_s32_s32_s32_sr28_sat_zero+0x24>
    1e7c:	e1a03e20 	mov	r3, r0, lsr #28
    1e80:	e1833202 	orr	r3, r3, r2, lsl #4
    1e84:	e3730001 	cmn	r3, #1	; 0x1
    1e88:	13a01000 	movne	r1, #0	; 0x0
    1e8c:	03a01001 	moveq	r1, #1	; 0x1
    1e90:	e2830001 	add	r0, r3, #1	; 0x1
    1e94:	eaffffe3 	b	1e28 <mul_s32_s32_s32_sr28_sat_zero+0x30>

00001e98 <mul_s32_s32_s32_sr30_sat_zero>:

int32_T mul_s32_s32_s32_sr30_sat_zero(int32_T a, int32_T b)
{
    1e98:	e52de004 	str	lr, [sp, #-4]!
    1e9c:	e24dd008 	sub	sp, sp, #8	; 0x8
  int32_T result;
  uint32_T u32_chi;
  uint32_T u32_clo;
  boolean_T roundup;
  mul_wide_s32(a, b, &u32_chi, &u32_clo);
    1ea0:	e1a0200d 	mov	r2, sp
    1ea4:	e28d3004 	add	r3, sp, #4	; 0x4
    1ea8:	ebffff8e 	bl	1ce8 <mul_wide_s32>
  roundup = (((uint32_T)((int32_T)u32_chi < 0)) && (u32_clo & 1073741823U));
    1eac:	e59d2000 	ldr	r2, [sp]
    1eb0:	e3520000 	cmp	r2, #0	; 0x0
    1eb4:	a59d0004 	ldrge	r0, [sp, #4]
    1eb8:	ba000013 	blt	1f0c <mul_s32_s32_s32_sr30_sat_zero+0x74>
  u32_clo = (u32_chi << 2U | u32_clo >> 30U) + roundup;
    1ebc:	e1a03102 	mov	r3, r2, lsl #2
    1ec0:	e1830f20 	orr	r0, r3, r0, lsr #30
    1ec4:	e3a01000 	mov	r1, #0	; 0x0
  u32_chi = (uint32_T)(roundup && (u32_clo == 0U)) + ((int32_T)u32_chi >> 30);
    1ec8:	e0813f42 	add	r3, r1, r2, asr #30
  if (((int32_T)u32_chi > 0) || ((u32_chi == 0U) && (u32_clo >= 2147483648U))) {
    1ecc:	e3530000 	cmp	r3, #0	; 0x0
    1ed0:	da000003 	ble	1ee4 <mul_s32_s32_s32_sr30_sat_zero+0x4c>
    result = MAX_int32_T;
  } else if (((int32_T)u32_chi < -1) || (((int32_T)u32_chi == -1) && (u32_clo <
    1ed4:	e3e00102 	mvn	r0, #-2147483648	; 0x80000000
               2147483648U))) {
    result = MIN_int32_T;
  } else {
    result = (int32_T)u32_clo;
  }

  return result;
}
    1ed8:	e28dd008 	add	sp, sp, #8	; 0x8
    1edc:	e49de004 	ldr	lr, [sp], #4
    1ee0:	e12fff1e 	bx	lr
    1ee4:	1a000001 	bne	1ef0 <mul_s32_s32_s32_sr30_sat_zero+0x58>
    1ee8:	e3500000 	cmp	r0, #0	; 0x0
    1eec:	bafffff8 	blt	1ed4 <mul_s32_s32_s32_sr30_sat_zero+0x3c>
    1ef0:	e3730001 	cmn	r3, #1	; 0x1
    1ef4:	ba000002 	blt	1f04 <mul_s32_s32_s32_sr30_sat_zero+0x6c>
    1ef8:	1afffff6 	bne	1ed8 <mul_s32_s32_s32_sr30_sat_zero+0x40>
    1efc:	e3500000 	cmp	r0, #0	; 0x0
    1f00:	bafffff4 	blt	1ed8 <mul_s32_s32_s32_sr30_sat_zero+0x40>
    1f04:	e3a00102 	mov	r0, #-2147483648	; 0x80000000
    1f08:	eafffff2 	b	1ed8 <mul_s32_s32_s32_sr30_sat_zero+0x40>
    1f0c:	e59d0004 	ldr	r0, [sp, #4]
    1f10:	e3c03103 	bic	r3, r0, #-1073741824	; 0xc0000000
    1f14:	e3530000 	cmp	r3, #0	; 0x0
    1f18:	0affffe7 	beq	1ebc <mul_s32_s32_s32_sr30_sat_zero+0x24>
    1f1c:	e1a03f20 	mov	r3, r0, lsr #30
    1f20:	e1833102 	orr	r3, r3, r2, lsl #2
    1f24:	e3730001 	cmn	r3, #1	; 0x1
    1f28:	13a01000 	movne	r1, #0	; 0x0
    1f2c:	03a01001 	moveq	r1, #1	; 0x1
    1f30:	e2830001 	add	r0, r3, #1	; 0x1
    1f34:	eaffffe3 	b	1ec8 <mul_s32_s32_s32_sr30_sat_zero+0x30>

00001f38 <mul_s32_s32_s32_sr31_sat_zero>:

int32_T mul_s32_s32_s32_sr31_sat_zero(int32_T a, int32_T b)
{
    1f38:	e52de004 	str	lr, [sp, #-4]!
    1f3c:	e24dd008 	sub	sp, sp, #8	; 0x8
  int32_T result;
  uint32_T u32_chi;
  uint32_T u32_clo;
  boolean_T roundup;
  mul_wide_s32(a, b, &u32_chi, &u32_clo);
    1f40:	e1a0200d 	mov	r2, sp
    1f44:	e28d3004 	add	r3, sp, #4	; 0x4
    1f48:	ebffff66 	bl	1ce8 <mul_wide_s32>
  roundup = (((uint32_T)((int32_T)u32_chi < 0)) && (u32_clo & 2147483647U));
    1f4c:	e59d2000 	ldr	r2, [sp]
    1f50:	e3520000 	cmp	r2, #0	; 0x0
    1f54:	a59d0004 	ldrge	r0, [sp, #4]
    1f58:	ba000013 	blt	1fac <mul_s32_s32_s32_sr31_sat_zero+0x74>
  u32_clo = (u32_chi << 1U | u32_clo >> 31U) + roundup;
    1f5c:	e1a03082 	mov	r3, r2, lsl #1
    1f60:	e1830fa0 	orr	r0, r3, r0, lsr #31
    1f64:	e3a01000 	mov	r1, #0	; 0x0
  u32_chi = (uint32_T)(roundup && (u32_clo == 0U)) + ((int32_T)u32_chi >> 31);
    1f68:	e0813fc2 	add	r3, r1, r2, asr #31
  if (((int32_T)u32_chi > 0) || ((u32_chi == 0U) && (u32_clo >= 2147483648U))) {
    1f6c:	e3530000 	cmp	r3, #0	; 0x0
    1f70:	da000003 	ble	1f84 <mul_s32_s32_s32_sr31_sat_zero+0x4c>
    result = MAX_int32_T;
  } else if (((int32_T)u32_chi < -1) || (((int32_T)u32_chi == -1) && (u32_clo <
    1f74:	e3e00102 	mvn	r0, #-2147483648	; 0x80000000
               2147483648U))) {
    result = MIN_int32_T;
  } else {
    result = (int32_T)u32_clo;
  }

  return result;
}
    1f78:	e28dd008 	add	sp, sp, #8	; 0x8
    1f7c:	e49de004 	ldr	lr, [sp], #4
    1f80:	e12fff1e 	bx	lr
    1f84:	1a000001 	bne	1f90 <mul_s32_s32_s32_sr31_sat_zero+0x58>
    1f88:	e3500000 	cmp	r0, #0	; 0x0
    1f8c:	bafffff8 	blt	1f74 <mul_s32_s32_s32_sr31_sat_zero+0x3c>
    1f90:	e3730001 	cmn	r3, #1	; 0x1
    1f94:	ba000002 	blt	1fa4 <mul_s32_s32_s32_sr31_sat_zero+0x6c>
    1f98:	1afffff6 	bne	1f78 <mul_s32_s32_s32_sr31_sat_zero+0x40>
    1f9c:	e3500000 	cmp	r0, #0	; 0x0
    1fa0:	bafffff4 	blt	1f78 <mul_s32_s32_s32_sr31_sat_zero+0x40>
    1fa4:	e3a00102 	mov	r0, #-2147483648	; 0x80000000
    1fa8:	eafffff2 	b	1f78 <mul_s32_s32_s32_sr31_sat_zero+0x40>
    1fac:	e59d0004 	ldr	r0, [sp, #4]
    1fb0:	e3c03102 	bic	r3, r0, #-2147483648	; 0x80000000
    1fb4:	e3530000 	cmp	r3, #0	; 0x0
    1fb8:	0affffe7 	beq	1f5c <mul_s32_s32_s32_sr31_sat_zero+0x24>
    1fbc:	e1a03fa0 	mov	r3, r0, lsr #31
    1fc0:	e1833082 	orr	r3, r3, r2, lsl #1
    1fc4:	e3730001 	cmn	r3, #1	; 0x1
    1fc8:	13a01000 	movne	r1, #0	; 0x0
    1fcc:	03a01001 	moveq	r1, #1	; 0x1
    1fd0:	e2830001 	add	r0, r3, #1	; 0x1
    1fd4:	eaffffe3 	b	1f68 <mul_s32_s32_s32_sr31_sat_zero+0x30>

00001fd8 <MultiWord2sLong>:

int32_T MultiWord2sLong(const uint32_T u[])
{
  return (int32_T)u[0];
}
    1fd8:	e5900000 	ldr	r0, [r0]
    1fdc:	e12fff1e 	bx	lr

00001fe0 <sMultiWordShr>:

void sMultiWordShr(const uint32_T u1[], int32_T n1, uint32_T n2, uint32_T y[],
                   int32_T n)
{
    1fe0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1fe4:	e1a07001 	mov	r7, r1
  int32_T nb;
  int32_T i;
  uint32_T ys;
  uint32_T yi;
  uint32_T u1i;
  int32_T nc;
  uint32_T nr;
  uint32_T nl;
  int32_T i1;
  nb = (int32_T)(n2 >> 5);
  i = 0;
  ys = (u1[n1 - 1] & 2147483648U) != 0U ? MAX_uint32_T : 0U;
    1fe8:	e0801101 	add	r1, r0, r1, lsl #2
    1fec:	e1a0a000 	mov	sl, r0
    1ff0:	e5110004 	ldr	r0, [r1, #-4]
    1ff4:	e1a012a2 	mov	r1, r2, lsr #5
    1ff8:	e3500000 	cmp	r0, #0	; 0x0
    1ffc:	a3a08000 	movge	r8, #0	; 0x0
    2000:	b3e08000 	mvnlt	r8, #0	; 0x0
  if (nb < n1) {
    2004:	e1510007 	cmp	r1, r7
    2008:	e1a05003 	mov	r5, r3
    200c:	e59db024 	ldr	fp, [sp, #36]
    2010:	aa000027 	bge	20b4 <sMultiWordShr+0xd4>
    nc = n + nb;
    if (nc > n1) {
      nc = n1;
    }

    nr = n2 - ((uint32_T)nb << 5);
    2014:	e0426281 	sub	r6, r2, r1, lsl #5
    2018:	e081300b 	add	r3, r1, fp
    201c:	e1570003 	cmp	r7, r3
    2020:	b1a04007 	movlt	r4, r7
    2024:	a1a04003 	movge	r4, r3
    if (nr > (uint32_T)0) {
    2028:	e3560000 	cmp	r6, #0	; 0x0
    202c:	0a00002b 	beq	20e0 <sMultiWordShr+0x100>
      nl = 32U - nr;
      u1i = u1[nb];
      for (i1 = nb + 1; i1 < nc; i1++) {
    2030:	e2813001 	add	r3, r1, #1	; 0x1
    2034:	e1540003 	cmp	r4, r3
    2038:	e79a2101 	ldr	r2, [sl, r1, lsl #2]
    203c:	e2669020 	rsb	r9, r6, #32	; 0x20
    2040:	d3a01000 	movle	r1, #0	; 0x0
    2044:	d3a0c001 	movle	ip, #1	; 0x1
    2048:	da00000c 	ble	2080 <sMultiWordShr+0xa0>
    204c:	e08ac101 	add	ip, sl, r1, lsl #2
    2050:	e3a0e000 	mov	lr, #0	; 0x0
    2054:	e1a01003 	mov	r1, r3
        yi = u1i >> nr;
    2058:	e1a03632 	mov	r3, r2, lsr r6
        u1i = u1[i1];
    205c:	e5bc2004 	ldr	r2, [ip, #4]!
        y[i] = u1i << nl | yi;
    2060:	e1833912 	orr	r3, r3, r2, lsl r9
        i++;
    2064:	e2811001 	add	r1, r1, #1	; 0x1
    2068:	e1540001 	cmp	r4, r1
    206c:	e785310e 	str	r3, [r5, lr, lsl #2]
    2070:	e28ee001 	add	lr, lr, #1	; 0x1
    2074:	cafffff7 	bgt	2058 <sMultiWordShr+0x78>
    2078:	e28ec001 	add	ip, lr, #1	; 0x1
    207c:	e1a0110e 	mov	r1, lr, lsl #2
      }

      yi = u1i >> nr;
      u1i = nc < n1 ? u1[nc] : ys;
    2080:	e1570004 	cmp	r7, r4
    2084:	c79a0104 	ldrgt	r0, [sl, r4, lsl #2]
    2088:	d1a00008 	movle	r0, r8
      y[i] = u1i << nl | yi;
    208c:	e1a03910 	mov	r3, r0, lsl r9
    2090:	e1833632 	orr	r3, r3, r2, lsr r6
      i++;
    } else {
      for (i1 = nb; i1 < nc; i1++) {
        y[i] = u1[i1];
        i++;
      }
    }
  }

  while (i < n) {
    2094:	e15b000c 	cmp	fp, ip
    2098:	e7853001 	str	r3, [r5, r1]
    209c:	c3a02000 	movgt	r2, #0	; 0x0
    20a0:	c06c100b 	rsbgt	r1, ip, fp
    20a4:	c085310c 	addgt	r3, r5, ip, lsl #2
    20a8:	ca000007 	bgt	20cc <sMultiWordShr+0xec>
    y[i] = ys;
    i++;
  }
}
    20ac:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    20b0:	e12fff1e 	bx	lr
    20b4:	e3a0c000 	mov	ip, #0	; 0x0
    20b8:	e15b000c 	cmp	fp, ip
    20bc:	c06c100b 	rsbgt	r1, ip, fp
    20c0:	c085310c 	addgt	r3, r5, ip, lsl #2
    20c4:	c3a02000 	movgt	r2, #0	; 0x0
    20c8:	dafffff7 	ble	20ac <sMultiWordShr+0xcc>
    20cc:	e2822001 	add	r2, r2, #1	; 0x1
    20d0:	e1520001 	cmp	r2, r1
    20d4:	e4838004 	str	r8, [r3], #4
    20d8:	1afffffb 	bne	20cc <sMultiWordShr+0xec>
    20dc:	eafffff2 	b	20ac <sMultiWordShr+0xcc>
    20e0:	e1510004 	cmp	r1, r4
    20e4:	b08a0101 	addlt	r0, sl, r1, lsl #2
    20e8:	b1a0c006 	movlt	ip, r6
    20ec:	aafffff0 	bge	20b4 <sMultiWordShr+0xd4>
    20f0:	e4903004 	ldr	r3, [r0], #4
    20f4:	e785310c 	str	r3, [r5, ip, lsl #2]
    20f8:	e28cc001 	add	ip, ip, #1	; 0x1
    20fc:	e081300c 	add	r3, r1, ip
    2100:	e1540003 	cmp	r4, r3
    2104:	cafffff9 	bgt	20f0 <sMultiWordShr+0x110>
    2108:	eaffffea 	b	20b8 <sMultiWordShr+0xd8>

0000210c <ssuMultiWordMul>:

void ssuMultiWordMul(const uint32_T u1[], int32_T n1, const uint32_T u2[],
                     int32_T n2, uint32_T y[], int32_T n)
{
    210c:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2110:	e24dd01c 	sub	sp, sp, #28	; 0x1c
    2114:	e58d1008 	str	r1, [sp, #8]
  int32_T i;
  int32_T j;
  int32_T k;
  int32_T nj;
  uint32_T u1i;
  uint32_T yk;
  uint32_T a;
  uint32_T a_0;
  uint32_T b;
  uint32_T w;
  uint32_T w_0;
  uint32_T cb;
  boolean_T isNegative;
  uint32_T cb_0;
  isNegative = ((u1[n1 - 1] & 2147483648U) != 0U);
    2118:	e0801101 	add	r1, r0, r1, lsl #2
    211c:	e58d000c 	str	r0, [sp, #12]
    2120:	e5110004 	ldr	r0, [r1, #-4]
  cb_0 = 1U;

  /* Initialize output to zero */
  for (k = 0; k < n; k++) {
    2124:	e59d1044 	ldr	r1, [sp, #68]
    2128:	e1a00fa0 	mov	r0, r0, lsr #31
    212c:	e3510000 	cmp	r1, #0	; 0x0
    2130:	e58d2004 	str	r2, [sp, #4]
    2134:	e58d3000 	str	r3, [sp]
    2138:	e58d0010 	str	r0, [sp, #16]
    213c:	da000007 	ble	2160 <ssuMultiWordMul+0x54>
    2140:	e3a03000 	mov	r3, #0	; 0x0
    2144:	e1a02003 	mov	r2, r3
    y[k] = 0U;
    2148:	e59dc040 	ldr	ip, [sp, #64]
    214c:	e78c2103 	str	r2, [ip, r3, lsl #2]
    2150:	e59d0044 	ldr	r0, [sp, #68]
    2154:	e2833001 	add	r3, r3, #1	; 0x1
    2158:	e1500003 	cmp	r0, r3
    215c:	1afffff9 	bne	2148 <ssuMultiWordMul+0x3c>
  }

  for (i = 0; i < n1; i++) {
    2160:	e59d1008 	ldr	r1, [sp, #8]
    2164:	e3510000 	cmp	r1, #0	; 0x0
    2168:	da00004a 	ble	2298 <ssuMultiWordMul+0x18c>
    216c:	e3a0b000 	mov	fp, #0	; 0x0
    2170:	e3a02001 	mov	r2, #1	; 0x1
    2174:	e58d2014 	str	r2, [sp, #20]
    2178:	e58db018 	str	fp, [sp, #24]
    cb = 0U;
    u1i = u1[i];
    if (isNegative) {
    217c:	e59d3010 	ldr	r3, [sp, #16]
    2180:	e59dc018 	ldr	ip, [sp, #24]
    2184:	e59d000c 	ldr	r0, [sp, #12]
    2188:	e3530000 	cmp	r3, #0	; 0x0
    218c:	e79c2000 	ldr	r2, [ip, r0]
    2190:	0a000005 	beq	21ac <ssuMultiWordMul+0xa0>
      u1i = ~u1i + cb_0;
      cb_0 = u1i < cb_0 ? 1U : 0U;
    2194:	e59d1014 	ldr	r1, [sp, #20]
    2198:	e1e03002 	mvn	r3, r2
    219c:	e0932001 	adds	r2, r3, r1
    21a0:	33a03000 	movcc	r3, #0	; 0x0
    21a4:	23a03001 	movcs	r3, #1	; 0x1
    21a8:	e58d3014 	str	r3, [sp, #20]
    }

    a = u1i >> 16U;
    a_0 = u1i & 65535U;
    k = n - i;
    nj = n2 <= k ? n2 : k;
    21ac:	e59dc044 	ldr	ip, [sp, #68]
    21b0:	e59da000 	ldr	sl, [sp]
    21b4:	e06b300c 	rsb	r3, fp, ip
    21b8:	e15a0003 	cmp	sl, r3
    21bc:	a1a0a003 	movge	sl, r3
    k = i;
    for (j = 0; j < nj; j++) {
    21c0:	e35a0000 	cmp	sl, #0	; 0x0
    21c4:	e1a08802 	mov	r8, r2, lsl #16
    21c8:	e1a08828 	mov	r8, r8, lsr #16
    21cc:	e1a09822 	mov	r9, r2, lsr #16
    21d0:	d1a0300b 	movle	r3, fp
    21d4:	d3a0e000 	movle	lr, #0	; 0x0
    21d8:	da000023 	ble	226c <ssuMultiWordMul+0x160>
    21dc:	e59d0040 	ldr	r0, [sp, #64]
    21e0:	e59d1018 	ldr	r1, [sp, #24]
    21e4:	e3a0e000 	mov	lr, #0	; 0x0
    21e8:	e0806001 	add	r6, r0, r1
    21ec:	e1a0700e 	mov	r7, lr
      yk = y[k];
      u1i = u2[j];
    21f0:	e59d2004 	ldr	r2, [sp, #4]
    21f4:	e7921107 	ldr	r1, [r2, r7, lsl #2]
      b = u1i >> 16U;
      u1i &= 65535U;
    21f8:	e1a03801 	mov	r3, r1, lsl #16
    21fc:	e1a03823 	mov	r3, r3, lsr #16
      w = a * u1i;
      w_0 = a_0 * b;
      yk += cb;
      cb = yk < cb ? 1U : 0U;
      u1i *= a_0;
    2200:	e0000893 	mul	r0, r3, r8
    2204:	e0040993 	mul	r4, r3, r9
    2208:	e1a01821 	mov	r1, r1, lsr #16
    220c:	e0050891 	mul	r5, r1, r8
      yk += u1i;
      cb += yk < u1i ? 1U : 0U;
      u1i = w << 16U;
      yk += u1i;
      cb += yk < u1i ? 1U : 0U;
      u1i = w_0 << 16U;
      yk += u1i;
      cb += yk < u1i ? 1U : 0U;
      y[k] = yk;
      cb += w >> 16U;
      cb += w_0 >> 16U;
    2210:	e00c0991 	mul	ip, r1, r9
    2214:	e5962000 	ldr	r2, [r6]
    2218:	e092200e 	adds	r2, r2, lr
    221c:	33a0e000 	movcc	lr, #0	; 0x0
    2220:	23a0e001 	movcs	lr, #1	; 0x1
    2224:	e1a03804 	mov	r3, r4, lsl #16
    2228:	e0922000 	adds	r2, r2, r0
    222c:	33a01000 	movcc	r1, #0	; 0x0
    2230:	23a01001 	movcs	r1, #1	; 0x1
    2234:	e0922003 	adds	r2, r2, r3
    2238:	e0a1100e 	adc	r1, r1, lr
    223c:	e1a03805 	mov	r3, r5, lsl #16
    2240:	e0822003 	add	r2, r2, r3
    2244:	e0811824 	add	r1, r1, r4, lsr #16
    2248:	e2877001 	add	r7, r7, #1	; 0x1
    224c:	e1530002 	cmp	r3, r2
    2250:	828cc001 	addhi	ip, ip, #1	; 0x1
    2254:	e0811825 	add	r1, r1, r5, lsr #16
    2258:	e15a0007 	cmp	sl, r7
      cb += a * b;
    225c:	e081e00c 	add	lr, r1, ip
    2260:	e4862004 	str	r2, [r6], #4
    2264:	1affffe1 	bne	21f0 <ssuMultiWordMul+0xe4>
    2268:	e08a300b 	add	r3, sl, fp
      k++;
    }

    if (k < n) {
    226c:	e59dc044 	ldr	ip, [sp, #68]
    2270:	e15c0003 	cmp	ip, r3
      y[k] = cb;
    2274:	c59d0040 	ldrgt	r0, [sp, #64]
    2278:	e59d2018 	ldr	r2, [sp, #24]
    227c:	e59d1008 	ldr	r1, [sp, #8]
    2280:	e28bb001 	add	fp, fp, #1	; 0x1
    2284:	c780e103 	strgt	lr, [r0, r3, lsl #2]
    2288:	e2822004 	add	r2, r2, #4	; 0x4
    228c:	e151000b 	cmp	r1, fp
    2290:	e58d2018 	str	r2, [sp, #24]
    2294:	1affffb8 	bne	217c <ssuMultiWordMul+0x70>
    }
  }

  /* Apply sign */
  if (isNegative) {
    2298:	e59d3010 	ldr	r3, [sp, #16]
    229c:	e3530000 	cmp	r3, #0	; 0x0
    22a0:	0a000013 	beq	22f4 <ssuMultiWordMul+0x1e8>
    cb = 1U;
    for (k = 0; k < n; k++) {
    22a4:	e59dc044 	ldr	ip, [sp, #68]
    22a8:	e35c0000 	cmp	ip, #0	; 0x0
    22ac:	da000010 	ble	22f4 <ssuMultiWordMul+0x1e8>
    22b0:	e3a00000 	mov	r0, #0	; 0x0
    22b4:	e3a01001 	mov	r1, #1	; 0x1
    22b8:	e1a02000 	mov	r2, r0
      yk = ~y[k] + cb;
    22bc:	e59dc040 	ldr	ip, [sp, #64]
    22c0:	e792300c 	ldr	r3, [r2, ip]
    22c4:	e59dc044 	ldr	ip, [sp, #68]
    22c8:	e1e03003 	mvn	r3, r3
    22cc:	e0833001 	add	r3, r3, r1
    22d0:	e2800001 	add	r0, r0, #1	; 0x1
      y[k] = yk;
    22d4:	e1530001 	cmp	r3, r1
    22d8:	23a01000 	movcs	r1, #0	; 0x0
    22dc:	33a01001 	movcc	r1, #1	; 0x1
    22e0:	e15c0000 	cmp	ip, r0
    22e4:	e59dc040 	ldr	ip, [sp, #64]
    22e8:	e782300c 	str	r3, [r2, ip]
    22ec:	e2822004 	add	r2, r2, #4	; 0x4
    22f0:	1afffff1 	bne	22bc <ssuMultiWordMul+0x1b0>
      cb = yk < cb ? 1U : 0U;
    }
  }
}
    22f4:	e28dd01c 	add	sp, sp, #28	; 0x1c
    22f8:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    22fc:	e12fff1e 	bx	lr

00002300 <sMultiWordMul>:

void sMultiWordMul(const uint32_T u1[], int32_T n1, const uint32_T u2[], int32_T
                   n2, uint32_T y[], int32_T n)
{
    2300:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2304:	e24dd024 	sub	sp, sp, #36	; 0x24
    2308:	e58d3000 	str	r3, [sp]
    230c:	e58d000c 	str	r0, [sp, #12]
  int32_T i;
  int32_T j;
  int32_T k;
  int32_T nj;
  uint32_T u1i;
  uint32_T yk;
  uint32_T a;
  uint32_T a_0;
  uint32_T b;
  uint32_T w;
  uint32_T w_0;
  uint32_T cb;
  boolean_T isNegative;
  boolean_T isNegative_0;
  uint32_T cb_0;
  uint32_T cb_1;
  isNegative = ((u1[n1 - 1] & 2147483648U) != 0U);
    2310:	e0803101 	add	r3, r0, r1, lsl #2
  isNegative_0 = ((u2[n2 - 1] & 2147483648U) != 0U);
    2314:	e59d0000 	ldr	r0, [sp]
    2318:	e58d2004 	str	r2, [sp, #4]
    231c:	e0822100 	add	r2, r2, r0, lsl #2
    2320:	e5120004 	ldr	r0, [r2, #-4]
    2324:	e58d1008 	str	r1, [sp, #8]
  cb_0 = 1U;

  /* Initialize output to zero */
  for (k = 0; k < n; k++) {
    2328:	e59d204c 	ldr	r2, [sp, #76]
    232c:	e5131004 	ldr	r1, [r3, #-4]
    2330:	e1a00fa0 	mov	r0, r0, lsr #31
    2334:	e1a01fa1 	mov	r1, r1, lsr #31
    2338:	e3520000 	cmp	r2, #0	; 0x0
    233c:	e58d1014 	str	r1, [sp, #20]
    2340:	e58d0018 	str	r0, [sp, #24]
    2344:	da000007 	ble	2368 <sMultiWordMul+0x68>
    2348:	e3a03000 	mov	r3, #0	; 0x0
    234c:	e1a02003 	mov	r2, r3
    y[k] = 0U;
    2350:	e59dc048 	ldr	ip, [sp, #72]
    2354:	e78c2103 	str	r2, [ip, r3, lsl #2]
    2358:	e59d004c 	ldr	r0, [sp, #76]
    235c:	e2833001 	add	r3, r3, #1	; 0x1
    2360:	e1500003 	cmp	r0, r3
    2364:	1afffff9 	bne	2350 <sMultiWordMul+0x50>
  }

  for (i = 0; i < n1; i++) {
    2368:	e59d1008 	ldr	r1, [sp, #8]
    236c:	e3510000 	cmp	r1, #0	; 0x0
    2370:	da000057 	ble	24d4 <sMultiWordMul+0x1d4>
    2374:	e3a02000 	mov	r2, #0	; 0x0
    2378:	e3a03001 	mov	r3, #1	; 0x1
    237c:	e58d2010 	str	r2, [sp, #16]
    2380:	e58d301c 	str	r3, [sp, #28]
    2384:	e58d2020 	str	r2, [sp, #32]
    cb = 0U;
    u1i = u1[i];
    if (isNegative) {
    2388:	e59dc014 	ldr	ip, [sp, #20]
    238c:	e59d0020 	ldr	r0, [sp, #32]
    2390:	e59d100c 	ldr	r1, [sp, #12]
    2394:	e35c0000 	cmp	ip, #0	; 0x0
    2398:	e7902001 	ldr	r2, [r0, r1]
    239c:	0a000005 	beq	23b8 <sMultiWordMul+0xb8>
      u1i = ~u1i + cb_0;
      cb_0 = u1i < cb_0 ? 1U : 0U;
    23a0:	e59dc01c 	ldr	ip, [sp, #28]
    23a4:	e1e03002 	mvn	r3, r2
    23a8:	e093200c 	adds	r2, r3, ip
    23ac:	33a00000 	movcc	r0, #0	; 0x0
    23b0:	23a00001 	movcs	r0, #1	; 0x1
    23b4:	e58d001c 	str	r0, [sp, #28]
    }

    a = u1i >> 16U;
    a_0 = u1i & 65535U;
    cb_1 = 1U;
    k = n - i;
    nj = n2 <= k ? n2 : k;
    23b8:	e59dc010 	ldr	ip, [sp, #16]
    23bc:	e59d104c 	ldr	r1, [sp, #76]
    23c0:	e59d9000 	ldr	r9, [sp]
    23c4:	e06c3001 	rsb	r3, ip, r1
    23c8:	e1590003 	cmp	r9, r3
    23cc:	a1a09003 	movge	r9, r3
    k = i;
    for (j = 0; j < nj; j++) {
    23d0:	e3590000 	cmp	r9, #0	; 0x0
    23d4:	e1a08802 	mov	r8, r2, lsl #16
    23d8:	d1a0300c 	movle	r3, ip
    23dc:	e1a08828 	mov	r8, r8, lsr #16
    23e0:	e1a0b822 	mov	fp, r2, lsr #16
    23e4:	d3a0c000 	movle	ip, #0	; 0x0
    23e8:	da00002c 	ble	24a0 <sMultiWordMul+0x1a0>
    23ec:	e59d0048 	ldr	r0, [sp, #72]
    23f0:	e59d1020 	ldr	r1, [sp, #32]
    23f4:	e3a0c000 	mov	ip, #0	; 0x0
    23f8:	e0806001 	add	r6, r0, r1
    23fc:	e1a0700c 	mov	r7, ip
    2400:	e3a0a001 	mov	sl, #1	; 0x1
      yk = y[k];
      u1i = u2[j];
    2404:	e59d3004 	ldr	r3, [sp, #4]
      if (isNegative_0) {
    2408:	e59d2018 	ldr	r2, [sp, #24]
    240c:	e7935107 	ldr	r5, [r3, r7, lsl #2]
    2410:	e3520000 	cmp	r2, #0	; 0x0
    2414:	e2877001 	add	r7, r7, #1	; 0x1
        u1i = ~u1i + cb_1;
    2418:	e1e03005 	mvn	r3, r5
    241c:	e5962000 	ldr	r2, [r6]
    2420:	0a000002 	beq	2430 <sMultiWordMul+0x130>
        cb_1 = u1i < cb_1 ? 1U : 0U;
    2424:	e093500a 	adds	r5, r3, sl
    2428:	33a0a000 	movcc	sl, #0	; 0x0
    242c:	23a0a001 	movcs	sl, #1	; 0x1
      }

      b = u1i >> 16U;
      u1i &= 65535U;
    2430:	e1a03805 	mov	r3, r5, lsl #16
    2434:	e1a03823 	mov	r3, r3, lsr #16
      w = a * u1i;
      w_0 = a_0 * b;
      yk += cb;
      cb = yk < cb ? 1U : 0U;
      u1i *= a_0;
    2438:	e0010893 	mul	r1, r3, r8
    243c:	e1a05825 	mov	r5, r5, lsr #16
    2440:	e0000b93 	mul	r0, r3, fp
    2444:	e0040895 	mul	r4, r5, r8
    2448:	e092200c 	adds	r2, r2, ip
      yk += u1i;
      cb += yk < u1i ? 1U : 0U;
      u1i = w << 16U;
    244c:	e1a03800 	mov	r3, r0, lsl #16
    2450:	33a0e000 	movcc	lr, #0	; 0x0
    2454:	23a0e001 	movcs	lr, #1	; 0x1
    2458:	e0922001 	adds	r2, r2, r1
      yk += u1i;
      cb += yk < u1i ? 1U : 0U;
      u1i = w_0 << 16U;
    245c:	e1a0c804 	mov	ip, r4, lsl #16
    2460:	33a01000 	movcc	r1, #0	; 0x0
    2464:	23a01001 	movcs	r1, #1	; 0x1
    2468:	e0922003 	adds	r2, r2, r3
      yk += u1i;
    246c:	e082200c 	add	r2, r2, ip
      cb += yk < u1i ? 1U : 0U;
    2470:	e1a00820 	mov	r0, r0, lsr #16
    2474:	e0a1100e 	adc	r1, r1, lr
    2478:	e15c0002 	cmp	ip, r2
    247c:	82800001 	addhi	r0, r0, #1	; 0x1
      y[k] = yk;
      cb += w >> 16U;
      cb += w_0 >> 16U;
    2480:	e0230b95 	mla	r3, r5, fp, r0
    2484:	e0811824 	add	r1, r1, r4, lsr #16
    2488:	e1590007 	cmp	r9, r7
      cb += a * b;
    248c:	e081c003 	add	ip, r1, r3
    2490:	e4862004 	str	r2, [r6], #4
    2494:	1affffda 	bne	2404 <sMultiWordMul+0x104>
    2498:	e59d0010 	ldr	r0, [sp, #16]
    249c:	e0803009 	add	r3, r0, r9
      k++;
    }

    if (k < n) {
    24a0:	e59d104c 	ldr	r1, [sp, #76]
    24a4:	e1510003 	cmp	r1, r3
      y[k] = cb;
    24a8:	c59d2048 	ldrgt	r2, [sp, #72]
    24ac:	c782c103 	strgt	ip, [r2, r3, lsl #2]
    24b0:	e59d3010 	ldr	r3, [sp, #16]
    24b4:	e59d0020 	ldr	r0, [sp, #32]
    24b8:	e59dc008 	ldr	ip, [sp, #8]
    24bc:	e2833001 	add	r3, r3, #1	; 0x1
    24c0:	e2800004 	add	r0, r0, #4	; 0x4
    24c4:	e15c0003 	cmp	ip, r3
    24c8:	e58d3010 	str	r3, [sp, #16]
    24cc:	e58d0020 	str	r0, [sp, #32]
    24d0:	1affffac 	bne	2388 <sMultiWordMul+0x88>
    }
  }

  /* Apply sign */
  if (isNegative != isNegative_0) {
    24d4:	e28d1014 	add	r1, sp, #20	; 0x14
    24d8:	e8910006 	ldmia	r1, {r1, r2}
    24dc:	e1510002 	cmp	r1, r2
    24e0:	0a000013 	beq	2534 <sMultiWordMul+0x234>
    cb = 1U;
    for (k = 0; k < n; k++) {
    24e4:	e59d304c 	ldr	r3, [sp, #76]
    24e8:	e3530000 	cmp	r3, #0	; 0x0
    24ec:	da000010 	ble	2534 <sMultiWordMul+0x234>
    24f0:	e3a00000 	mov	r0, #0	; 0x0
    24f4:	e3a01001 	mov	r1, #1	; 0x1
    24f8:	e1a02000 	mov	r2, r0
      yk = ~y[k] + cb;
    24fc:	e59dc048 	ldr	ip, [sp, #72]
    2500:	e792300c 	ldr	r3, [r2, ip]
    2504:	e59dc04c 	ldr	ip, [sp, #76]
    2508:	e1e03003 	mvn	r3, r3
    250c:	e0833001 	add	r3, r3, r1
    2510:	e2800001 	add	r0, r0, #1	; 0x1
      y[k] = yk;
    2514:	e1530001 	cmp	r3, r1
    2518:	23a01000 	movcs	r1, #0	; 0x0
    251c:	33a01001 	movcc	r1, #1	; 0x1
    2520:	e15c0000 	cmp	ip, r0
    2524:	e59dc048 	ldr	ip, [sp, #72]
    2528:	e782300c 	str	r3, [r2, ip]
    252c:	e2822004 	add	r2, r2, #4	; 0x4
    2530:	1afffff1 	bne	24fc <sMultiWordMul+0x1fc>
      cb = yk < cb ? 1U : 0U;
    }
  }
}
    2534:	e28dd024 	add	sp, sp, #36	; 0x24
    2538:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    253c:	e12fff1e 	bx	lr

00002540 <sMultiWord2sMultiWordSat>:

void sMultiWord2sMultiWordSat(const uint32_T u1[], int32_T n1, uint32_T y[],
  int32_T n)
{
  int32_T nm;
  uint32_T ys;
  int32_T n1m1;
  boolean_T doSaturation = FALSE;
  nm = n - 1;
  n1m1 = n1 - 1;
    2540:	e241c001 	sub	ip, r1, #1	; 0x1
    2544:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ys = (u1[n1m1] & 2147483648U) != 0U ? MAX_uint32_T : 0U;
    2548:	e790e10c 	ldr	lr, [r0, ip, lsl #2]
    254c:	e35e0000 	cmp	lr, #0	; 0x0
    2550:	a3a05000 	movge	r5, #0	; 0x0
    2554:	b3e05000 	mvnlt	r5, #0	; 0x0
  if (n1 > n) {
    2558:	e1530001 	cmp	r3, r1
    255c:	e1a04003 	mov	r4, r3
    2560:	e1a06002 	mov	r6, r2
    2564:	aa000017 	bge	25c8 <sMultiWord2sMultiWordSat+0x88>
    2568:	e2437001 	sub	r7, r3, #1	; 0x1
    doSaturation = (((u1[n1m1] ^ u1[nm]) & 2147483648U) != 0U);
    256c:	e1a08107 	mov	r8, r7, lsl #2
    2570:	e7903008 	ldr	r3, [r0, r8]
    2574:	e02e3003 	eor	r3, lr, r3
    while ((!doSaturation) && (n1m1 >= n)) {
    2578:	e1e02003 	mvn	r2, r3
    257c:	e1a02fa2 	mov	r2, r2, lsr #31
    2580:	e154000c 	cmp	r4, ip
    2584:	c3a02000 	movgt	r2, #0	; 0x0
    2588:	e3520000 	cmp	r2, #0	; 0x0
    258c:	e1a02fa3 	mov	r2, r3, lsr #31
    2590:	0a00000a 	beq	25c0 <sMultiWord2sMultiWordSat+0x80>
    2594:	e080e101 	add	lr, r0, r1, lsl #2
      doSaturation = (u1[n1m1] != ys);
    2598:	e53e3004 	ldr	r3, [lr, #-4]!
    259c:	e0532005 	subs	r2, r3, r5
    25a0:	13a02001 	movne	r2, #1	; 0x1
      n1m1--;
    25a4:	e24cc001 	sub	ip, ip, #1	; 0x1
    25a8:	e2223001 	eor	r3, r2, #1	; 0x1
    25ac:	e154000c 	cmp	r4, ip
    25b0:	c3a03000 	movgt	r3, #0	; 0x0
    25b4:	d2033001 	andle	r3, r3, #1	; 0x1
    25b8:	e3530000 	cmp	r3, #0	; 0x0
    25bc:	1afffff5 	bne	2598 <sMultiWord2sMultiWordSat+0x58>
    }
  }

  if (doSaturation) {
    25c0:	e3520000 	cmp	r2, #0	; 0x0
    25c4:	1a000017 	bne	2628 <sMultiWord2sMultiWordSat+0xe8>
    ys = ~ys;
    for (n1m1 = 0; n1m1 < nm; n1m1++) {
      y[n1m1] = ys;
    }

    y[n1m1] = ys ^ 2147483648U;
  } else {
    nm = n1 < n ? n1 : n;
    25c8:	e1540001 	cmp	r4, r1
    25cc:	b1a01004 	movlt	r1, r4
    for (n1m1 = 0; n1m1 < nm; n1m1++) {
    25d0:	e3510000 	cmp	r1, #0	; 0x0
    25d4:	d3a01000 	movle	r1, #0	; 0x0
    25d8:	da000007 	ble	25fc <sMultiWord2sMultiWordSat+0xbc>
    25dc:	e3a0c000 	mov	ip, #0	; 0x0
    25e0:	e1a0200c 	mov	r2, ip
      y[n1m1] = u1[n1m1];
    25e4:	e7923000 	ldr	r3, [r2, r0]
    25e8:	e28cc001 	add	ip, ip, #1	; 0x1
    25ec:	e151000c 	cmp	r1, ip
    25f0:	e7823006 	str	r3, [r2, r6]
    25f4:	e2822004 	add	r2, r2, #4	; 0x4
    25f8:	1afffff9 	bne	25e4 <sMultiWord2sMultiWordSat+0xa4>
    }

    while (n1m1 < n) {
    25fc:	e1540001 	cmp	r4, r1
    2600:	da000006 	ble	2620 <sMultiWord2sMultiWordSat+0xe0>
    2604:	e0613004 	rsb	r3, r1, r4
    2608:	e3a00000 	mov	r0, #0	; 0x0
    260c:	e0861101 	add	r1, r6, r1, lsl #2
      y[n1m1] = ys;
    2610:	e2800001 	add	r0, r0, #1	; 0x1
    2614:	e1500003 	cmp	r0, r3
    2618:	e4815004 	str	r5, [r1], #4
    261c:	1afffffb 	bne	2610 <sMultiWord2sMultiWordSat+0xd0>
      n1m1++;
    }
  }
}
    2620:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    2624:	e12fff1e 	bx	lr
    2628:	e3570000 	cmp	r7, #0	; 0x0
    262c:	e1e03005 	mvn	r3, r5
    2630:	d3a02000 	movle	r2, #0	; 0x0
    2634:	da000007 	ble	2658 <sMultiWord2sMultiWordSat+0x118>
    2638:	e3a00001 	mov	r0, #1	; 0x1
    263c:	e3a02000 	mov	r2, #0	; 0x0
    2640:	e2800001 	add	r0, r0, #1	; 0x1
    2644:	e1500004 	cmp	r0, r4
    2648:	e7823006 	str	r3, [r2, r6]
    264c:	e2822004 	add	r2, r2, #4	; 0x4
    2650:	1afffffa 	bne	2640 <sMultiWord2sMultiWordSat+0x100>
    2654:	e1a02008 	mov	r2, r8
    2658:	e2833102 	add	r3, r3, #-2147483648	; 0x80000000
    265c:	e7863002 	str	r3, [r6, r2]
    2660:	eaffffee 	b	2620 <sMultiWord2sMultiWordSat+0xe0>

00002664 <MultiWordAdd>:

void MultiWordAdd(const uint32_T u1[], const uint32_T u2[], uint32_T y[],
                  int32_T n)
{
    2664:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
  uint32_T yi;
  uint32_T u1i;
  uint32_T carry = 0U;
  int32_T i;
  for (i = 0; i < n; i++) {
    2668:	e2537000 	subs	r7, r3, #0	; 0x0
    266c:	e1a06000 	mov	r6, r0
    2670:	e1a05001 	mov	r5, r1
    2674:	e1a04002 	mov	r4, r2
    2678:	da000018 	ble	26e0 <MultiWordAdd+0x7c>
    267c:	e3a00000 	mov	r0, #0	; 0x0
    2680:	e1a01000 	mov	r1, r0
    2684:	e1a0e000 	mov	lr, r0
    2688:	ea000006 	b	26a8 <MultiWordAdd+0x44>
    268c:	e2800001 	add	r0, r0, #1	; 0x1
    u1i = u1[i];
    yi = (u1i + u2[i]) + carry;
    y[i] = yi;
    carry = carry != 0U ? yi <= u1i ? 1U : 0U : yi < u1i ? 1U : 0U;
    2690:	e15c0003 	cmp	ip, r3
    2694:	33a01000 	movcc	r1, #0	; 0x0
    2698:	23a01001 	movcs	r1, #1	; 0x1
    269c:	e1570000 	cmp	r7, r0
    26a0:	e28ee004 	add	lr, lr, #4	; 0x4
    26a4:	0a00000d 	beq	26e0 <MultiWordAdd+0x7c>
    26a8:	e79ec006 	ldr	ip, [lr, r6]
    26ac:	e79e2005 	ldr	r2, [lr, r5]
    26b0:	e08c3001 	add	r3, ip, r1
    26b4:	e0833002 	add	r3, r3, r2
    26b8:	e3510000 	cmp	r1, #0	; 0x0
    26bc:	e78e3004 	str	r3, [lr, r4]
    26c0:	1afffff1 	bne	268c <MultiWordAdd+0x28>
    26c4:	e2800001 	add	r0, r0, #1	; 0x1
    26c8:	e15c0003 	cmp	ip, r3
    26cc:	93a01000 	movls	r1, #0	; 0x0
    26d0:	83a01001 	movhi	r1, #1	; 0x1
    26d4:	e1570000 	cmp	r7, r0
    26d8:	e28ee004 	add	lr, lr, #4	; 0x4
    26dc:	1afffff1 	bne	26a8 <MultiWordAdd+0x44>
  }
}
    26e0:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    26e4:	e12fff1e 	bx	lr

000026e8 <sMultiWord2MultiWord>:

void sMultiWord2MultiWord(const uint32_T u1[], int32_T n1, uint32_T y[], int32_T
  n)
{
    26e8:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  uint32_T u1i;
  int32_T nm;
  int32_T i;
  nm = n1 < n ? n1 : n;
    26ec:	e1530001 	cmp	r3, r1
    26f0:	b1a0e003 	movlt	lr, r3
    26f4:	a1a0e001 	movge	lr, r1
  for (i = 0; i < nm; i++) {
    26f8:	e35e0000 	cmp	lr, #0	; 0x0
    26fc:	e1a04001 	mov	r4, r1
    2700:	e1a05003 	mov	r5, r3
    2704:	e1a01002 	mov	r1, r2
    2708:	da000007 	ble	272c <sMultiWord2MultiWord+0x44>
    270c:	e3a0c000 	mov	ip, #0	; 0x0
    2710:	e1a0200c 	mov	r2, ip
    y[i] = u1[i];
    2714:	e7923000 	ldr	r3, [r2, r0]
    2718:	e28cc001 	add	ip, ip, #1	; 0x1
    271c:	e15e000c 	cmp	lr, ip
    2720:	e7823001 	str	r3, [r2, r1]
    2724:	e2822004 	add	r2, r2, #4	; 0x4
    2728:	1afffff9 	bne	2714 <sMultiWord2MultiWord+0x2c>
  }

  if (n > n1) {
    272c:	e1550004 	cmp	r5, r4
    2730:	da00000d 	ble	276c <sMultiWord2MultiWord+0x84>
    u1i = (u1[n1 - 1] & 2147483648U) != 0U ? MAX_uint32_T : 0U;
    2734:	e0803104 	add	r3, r0, r4, lsl #2
    2738:	e5132004 	ldr	r2, [r3, #-4]
    273c:	e3520000 	cmp	r2, #0	; 0x0
    2740:	a3a00000 	movge	r0, #0	; 0x0
    2744:	b3e00000 	mvnlt	r0, #0	; 0x0
    for (i = nm; i < n; i++) {
    2748:	e155000e 	cmp	r5, lr
    274c:	da000006 	ble	276c <sMultiWord2MultiWord+0x84>
    2750:	e081210e 	add	r2, r1, lr, lsl #2
    2754:	e06e3005 	rsb	r3, lr, r5
    2758:	e3a01000 	mov	r1, #0	; 0x0
      y[i] = u1i;
    275c:	e2811001 	add	r1, r1, #1	; 0x1
    2760:	e1510003 	cmp	r1, r3
    2764:	e4820004 	str	r0, [r2], #4
    2768:	1afffffb 	bne	275c <sMultiWord2MultiWord+0x74>
    }
  }
}
    276c:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    2770:	e12fff1e 	bx	lr

00002774 <sMultiWordShl>:

void sMultiWordShl(const uint32_T u1[], int32_T n1, uint32_T n2, uint32_T y[],
                   int32_T n)
{
    2774:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    2778:	e1a06001 	mov	r6, r1
  int32_T nb;
  int32_T nc;
  int32_T i;
  uint32_T ys;
  uint32_T u1i;
  uint32_T yi;
  uint32_T nr;
  uint32_T nl;
  nb = (int32_T)(n2 >> 5);
  ys = (u1[n1 - 1] & 2147483648U) != 0U ? MAX_uint32_T : 0U;
    277c:	e0801101 	add	r1, r0, r1, lsl #2
    2780:	e1a04000 	mov	r4, r0
    2784:	e5110004 	ldr	r0, [r1, #-4]
    2788:	e59da01c 	ldr	sl, [sp, #28]
    278c:	e3500000 	cmp	r0, #0	; 0x0
    2790:	e1a0c002 	mov	ip, r2
    2794:	e1a022a2 	mov	r2, r2, lsr #5
    2798:	a3a07000 	movge	r7, #0	; 0x0
    279c:	b3e07000 	mvnlt	r7, #0	; 0x0
  nc = nb > n ? n : nb;
    27a0:	e152000a 	cmp	r2, sl
    27a4:	b1a01002 	movlt	r1, r2
    27a8:	a1a0100a 	movge	r1, sl
  u1i = 0U;
  for (i = 0; i < nc; i++) {
    27ac:	e3510000 	cmp	r1, #0	; 0x0
    27b0:	e1a0e003 	mov	lr, r3
    27b4:	d3a05000 	movle	r5, #0	; 0x0
    27b8:	da000006 	ble	27d8 <sMultiWordShl+0x64>
    27bc:	e3a03000 	mov	r3, #0	; 0x0
    27c0:	e1a00003 	mov	r0, r3
    y[i] = 0U;
    27c4:	e78e0103 	str	r0, [lr, r3, lsl #2]
    27c8:	e2833001 	add	r3, r3, #1	; 0x1
    27cc:	e1510003 	cmp	r1, r3
    27d0:	1afffffb 	bne	27c4 <sMultiWordShl+0x50>
    27d4:	e1a05001 	mov	r5, r1
  }

  if (nb < n) {
    27d8:	e152000a 	cmp	r2, sl
    27dc:	aa00001b 	bge	2850 <sMultiWordShl+0xdc>
    nl = n2 - ((uint32_T)nb << 5);
    nb += n1;
    27e0:	e0823006 	add	r3, r2, r6
    27e4:	e04c2282 	sub	r2, ip, r2, lsl #5
    if (nb > n) {
      nb = n;
    }

    nb -= i;
    27e8:	e15a0003 	cmp	sl, r3
    27ec:	d065100a 	rsble	r1, r5, sl
    27f0:	c0651003 	rsbgt	r1, r5, r3
    if (nl > 0U) {
    27f4:	e3520000 	cmp	r2, #0	; 0x0
    27f8:	0a00001f 	beq	287c <sMultiWordShl+0x108>
      nr = 32U - nl;
      for (nc = 0; nc < nb; nc++) {
    27fc:	e3510000 	cmp	r1, #0	; 0x0
    2800:	e2628020 	rsb	r8, r2, #32	; 0x20
    2804:	d3a06000 	movle	r6, #0	; 0x0
    2808:	da00000a 	ble	2838 <sMultiWordShl+0xc4>
    280c:	e3a06000 	mov	r6, #0	; 0x0
    2810:	e08ec105 	add	ip, lr, r5, lsl #2
    2814:	e1a00006 	mov	r0, r6
        yi = u1i >> nr;
    2818:	e1a03836 	mov	r3, r6, lsr r8
        u1i = u1[nc];
    281c:	e7946100 	ldr	r6, [r4, r0, lsl #2]
        y[i] = u1i << nl | yi;
    2820:	e1833216 	orr	r3, r3, r6, lsl r2
    2824:	e2800001 	add	r0, r0, #1	; 0x1
    2828:	e1510000 	cmp	r1, r0
    282c:	e48c3004 	str	r3, [ip], #4
    2830:	1afffff8 	bne	2818 <sMultiWordShl+0xa4>
    2834:	e0855001 	add	r5, r5, r1
        i++;
      }

      if (i < n) {
    2838:	e15a0005 	cmp	sl, r5
        y[i] = u1i >> nr | ys << nl;
    283c:	c1a03217 	movgt	r3, r7, lsl r2
    2840:	c1833836 	orrgt	r3, r3, r6, lsr r8
    2844:	c78e3105 	strgt	r3, [lr, r5, lsl #2]
        i++;
    2848:	c2855001 	addgt	r5, r5, #1	; 0x1
    284c:	da000008 	ble	2874 <sMultiWordShl+0x100>
      }
    } else {
      for (nc = 0; nc < nb; nc++) {
        y[i] = u1[nc];
        i++;
      }
    }
  }

  while (i < n) {
    2850:	e15a0005 	cmp	sl, r5
    2854:	c065100a 	rsbgt	r1, r5, sl
    2858:	c08e3105 	addgt	r3, lr, r5, lsl #2
    285c:	c3a02000 	movgt	r2, #0	; 0x0
    2860:	da000003 	ble	2874 <sMultiWordShl+0x100>
    y[i] = ys;
    2864:	e2822001 	add	r2, r2, #1	; 0x1
    2868:	e1520001 	cmp	r2, r1
    286c:	e4837004 	str	r7, [r3], #4
    2870:	1afffffb 	bne	2864 <sMultiWordShl+0xf0>
    i++;
  }
}
    2874:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
    2878:	e12fff1e 	bx	lr
    287c:	e3510000 	cmp	r1, #0	; 0x0
    2880:	c08e0105 	addgt	r0, lr, r5, lsl #2
    2884:	dafffff1 	ble	2850 <sMultiWordShl+0xdc>
    2888:	e7943102 	ldr	r3, [r4, r2, lsl #2]
    288c:	e2822001 	add	r2, r2, #1	; 0x1
    2890:	e1510002 	cmp	r1, r2
    2894:	e4803004 	str	r3, [r0], #4
    2898:	1afffffa 	bne	2888 <sMultiWordShl+0x114>
    289c:	e0855001 	add	r5, r5, r1
    28a0:	eaffffea 	b	2850 <sMultiWordShl+0xdc>

000028a4 <sLong2MultiWord>:

void sLong2MultiWord(int32_T u, uint32_T y[], int32_T n)
{
  uint32_T yi;
  int32_T i;
  y[0] = (uint32_T)u;
  yi = u < 0 ? MAX_uint32_T : 0U;
    28a4:	e3500000 	cmp	r0, #0	; 0x0
    28a8:	a3a0c000 	movge	ip, #0	; 0x0
    28ac:	b3e0c000 	mvnlt	ip, #0	; 0x0
  for (i = 1; i < n; i++) {
    28b0:	e3520001 	cmp	r2, #1	; 0x1
    28b4:	e5810000 	str	r0, [r1]
    28b8:	d12fff1e 	bxle	lr
    28bc:	e3a03001 	mov	r3, #1	; 0x1
    y[i] = yi;
    28c0:	e781c103 	str	ip, [r1, r3, lsl #2]
    28c4:	e2833001 	add	r3, r3, #1	; 0x1
    28c8:	e1520003 	cmp	r2, r3
    28cc:	1afffffb 	bne	28c0 <sLong2MultiWord+0x1c>
    28d0:	e12fff1e 	bx	lr

000028d4 <sMultiWordCmp>:
  }
}

boolean_T sMultiWordGe(const uint32_T u1[], const uint32_T u2[], int32_T n)
{
  return sMultiWordCmp(u1, u2, n) >= 0 ? (int32_T)TRUE : (int32_T)FALSE;
}

int32_T sMultiWordCmp(const uint32_T u1[], const uint32_T u2[], int32_T n)
{
  uint32_T su;
  uint32_T su_0;
  int32_T i;
  int32_T cmp;
  su = u1[n - 1] & 2147483648U;
    28d4:	e1a03102 	mov	r3, r2, lsl #2
  su_0 = u2[n - 1] & 2147483648U;
  if ((su ^ su_0) != 0U) {
    28d8:	e083c001 	add	ip, r3, r1
    28dc:	e0831000 	add	r1, r3, r0
    28e0:	e92d4010 	stmdb	sp!, {r4, lr}
    28e4:	e51c3004 	ldr	r3, [ip, #-4]
    28e8:	e1a04002 	mov	r4, r2
    28ec:	e5112004 	ldr	r2, [r1, #-4]
    28f0:	e2033102 	and	r3, r3, #-2147483648	; 0x80000000
    28f4:	e2022102 	and	r2, r2, #-2147483648	; 0x80000000
    28f8:	e0320003 	eors	r0, r2, r3
    28fc:	01a0e001 	moveq	lr, r1
    2900:	01a01004 	moveq	r1, r4
    2904:	0a00000d 	beq	2940 <sMultiWordCmp+0x6c>
    cmp = su != 0U ? -1 : 1;
    2908:	e3520000 	cmp	r2, #0	; 0x0
    290c:	03a00001 	moveq	r0, #1	; 0x1
    2910:	13e00000 	mvnne	r0, #0	; 0x0
  } else {
    cmp = 0;
    i = n;
    while ((cmp == 0) && (i > 0)) {
      i--;
      su = u1[i];
      su_0 = u2[i];
      if (su != su_0) {
        cmp = su > su_0 ? 1 : -1;
      }
    }
  }

  return cmp;
}
    2914:	e8bd4010 	ldmia	sp!, {r4, lr}
    2918:	e12fff1e 	bx	lr
    291c:	e51e2004 	ldr	r2, [lr, #-4]
    2920:	e51c3004 	ldr	r3, [ip, #-4]
    2924:	e1520003 	cmp	r2, r3
    2928:	e2411001 	sub	r1, r1, #1	; 0x1
    292c:	0a000001 	beq	2938 <sMultiWordCmp+0x64>
    2930:	e3a00001 	mov	r0, #1	; 0x1
    2934:	93e00000 	mvnls	r0, #0	; 0x0
    2938:	e24ee004 	sub	lr, lr, #4	; 0x4
    293c:	e24cc004 	sub	ip, ip, #4	; 0x4
    2940:	e2703001 	rsbs	r3, r0, #1	; 0x1
    2944:	33a03000 	movcc	r3, #0	; 0x0
    2948:	e3510000 	cmp	r1, #0	; 0x0
    294c:	d3a03000 	movle	r3, #0	; 0x0
    2950:	e3530000 	cmp	r3, #0	; 0x0
    2954:	1afffff0 	bne	291c <sMultiWordCmp+0x48>
    2958:	eaffffed 	b	2914 <sMultiWordCmp+0x40>

0000295c <sMultiWordGe>:
    295c:	e52de004 	str	lr, [sp, #-4]!
    2960:	ebffffdb 	bl	28d4 <sMultiWordCmp>
    2964:	e1e00000 	mvn	r0, r0
    2968:	e1a00fa0 	mov	r0, r0, lsr #31
    296c:	e49de004 	ldr	lr, [sp], #4
    2970:	e12fff1e 	bx	lr

00002974 <sMultiWordLe>:

boolean_T sMultiWordLe(const uint32_T u1[], const uint32_T u2[], int32_T n)
{
    2974:	e52de004 	str	lr, [sp, #-4]!
  return sMultiWordCmp(u1, u2, n) <= 0 ? (int32_T)TRUE : (int32_T)FALSE;
    2978:	ebffffd5 	bl	28d4 <sMultiWordCmp>
}
    297c:	e3500000 	cmp	r0, #0	; 0x0
    2980:	c3a00000 	movgt	r0, #0	; 0x0
    2984:	d3a00001 	movle	r0, #1	; 0x1
    2988:	e49de004 	ldr	lr, [sp], #4
    298c:	e12fff1e 	bx	lr

00002990 <sMultiWordShrZero>:

void sMultiWordShrZero(const uint32_T u1[], int32_T n1, uint32_T n2, uint32_T y[],
  int32_T n)
{
    2990:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_T ys;
  boolean_T doRounding = FALSE;
  int32_T nb;
  int32_T i;
  ys = (u1[n1 - 1] & 2147483648U) != 0U ? MAX_uint32_T : 0U;
    2994:	e080c101 	add	ip, r0, r1, lsl #2
    2998:	e51ce004 	ldr	lr, [ip, #-4]
    299c:	e24dd004 	sub	sp, sp, #4	; 0x4
    29a0:	e35e0000 	cmp	lr, #0	; 0x0
    29a4:	e1a04000 	mov	r4, r0
    29a8:	e1a06001 	mov	r6, r1
    29ac:	e1a0c002 	mov	ip, r2
    29b0:	e1a08003 	mov	r8, r3
    29b4:	e59d701c 	ldr	r7, [sp, #28]
    29b8:	ba000003 	blt	29cc <sMultiWordShrZero+0x3c>
  if (ys != 0U) {
    ys = n2 - 1U;
    nb = (int32_T)(ys >> 5);
    if (nb < n1) {
      doRounding = ((((2U << (ys - (nb << 5))) - 1U) & u1[nb]) != 0U);
    } else {
      nb = n1;
    }

    i = 0;
    while ((!doRounding) && (i < nb)) {
      doRounding = (u1[i] != 0U);
      i++;
    }
  }

  sMultiWordShr(u1, n1, n2, y, n);
    29bc:	e58d701c 	str	r7, [sp, #28]
  nb = 0;
  while (doRounding && (nb < n)) {
    y[nb]++;
    if (y[nb] != 0U) {
      doRounding = FALSE;
    }

    nb++;
  }
}
    29c0:	e28dd004 	add	sp, sp, #4	; 0x4
    29c4:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    29c8:	eafffd84 	b	1fe0 <sMultiWordShr>
    29cc:	e2423001 	sub	r3, r2, #1	; 0x1
    29d0:	e1a002a3 	mov	r0, r3, lsr #5
    29d4:	e1510000 	cmp	r1, r0
    29d8:	d1a00001 	movle	r0, r1
    29dc:	d3a05000 	movle	r5, #0	; 0x0
    29e0:	d3a03001 	movle	r3, #1	; 0x1
    29e4:	ca00002c 	bgt	2a9c <sMultiWordShrZero+0x10c>
    29e8:	e3500000 	cmp	r0, #0	; 0x0
    29ec:	d3a03000 	movle	r3, #0	; 0x0
    29f0:	c2033001 	andgt	r3, r3, #1	; 0x1
    29f4:	e3530000 	cmp	r3, #0	; 0x0
    29f8:	0a00000a 	beq	2a28 <sMultiWordShrZero+0x98>
    29fc:	e3a02000 	mov	r2, #0	; 0x0
    2a00:	e7943102 	ldr	r3, [r4, r2, lsl #2]
    2a04:	e2535000 	subs	r5, r3, #0	; 0x0
    2a08:	13a05001 	movne	r5, #1	; 0x1
    2a0c:	e2822001 	add	r2, r2, #1	; 0x1
    2a10:	e2253001 	eor	r3, r5, #1	; 0x1
    2a14:	e1500002 	cmp	r0, r2
    2a18:	d3a03000 	movle	r3, #0	; 0x0
    2a1c:	c2033001 	andgt	r3, r3, #1	; 0x1
    2a20:	e3530000 	cmp	r3, #0	; 0x0
    2a24:	1afffff5 	bne	2a00 <sMultiWordShrZero+0x70>
    2a28:	e1a00004 	mov	r0, r4
    2a2c:	e1a03008 	mov	r3, r8
    2a30:	e1a01006 	mov	r1, r6
    2a34:	e1a0200c 	mov	r2, ip
    2a38:	e58d7000 	str	r7, [sp]
    2a3c:	ebfffd67 	bl	1fe0 <sMultiWordShr>
    2a40:	e3570000 	cmp	r7, #0	; 0x0
    2a44:	d3a03000 	movle	r3, #0	; 0x0
    2a48:	c2053001 	andgt	r3, r5, #1	; 0x1
    2a4c:	e3530000 	cmp	r3, #0	; 0x0
    2a50:	e1a00005 	mov	r0, r5
    2a54:	0a00000d 	beq	2a90 <sMultiWordShrZero+0x100>
    2a58:	e3a01000 	mov	r1, #0	; 0x0
    2a5c:	e1a02001 	mov	r2, r1
    2a60:	e7923008 	ldr	r3, [r2, r8]
    2a64:	e2833001 	add	r3, r3, #1	; 0x1
    2a68:	e3530000 	cmp	r3, #0	; 0x0
    2a6c:	e2811001 	add	r1, r1, #1	; 0x1
    2a70:	e7823008 	str	r3, [r2, r8]
    2a74:	1a000005 	bne	2a90 <sMultiWordShrZero+0x100>
    2a78:	e1570001 	cmp	r7, r1
    2a7c:	d3a03000 	movle	r3, #0	; 0x0
    2a80:	c2003001 	andgt	r3, r0, #1	; 0x1
    2a84:	e3530000 	cmp	r3, #0	; 0x0
    2a88:	e2822004 	add	r2, r2, #4	; 0x4
    2a8c:	1afffff3 	bne	2a60 <sMultiWordShrZero+0xd0>
    2a90:	e28dd004 	add	sp, sp, #4	; 0x4
    2a94:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    2a98:	e12fff1e 	bx	lr
    2a9c:	e0433280 	sub	r3, r3, r0, lsl #5
    2aa0:	e3a02002 	mov	r2, #2	; 0x2
    2aa4:	e1a02312 	mov	r2, r2, lsl r3
    2aa8:	e7941100 	ldr	r1, [r4, r0, lsl #2]
    2aac:	e2422001 	sub	r2, r2, #1	; 0x1
    2ab0:	e1120001 	tst	r2, r1
    2ab4:	03a05000 	moveq	r5, #0	; 0x0
    2ab8:	13a05001 	movne	r5, #1	; 0x1
    2abc:	e2253001 	eor	r3, r5, #1	; 0x1
    2ac0:	e3500000 	cmp	r0, #0	; 0x0
    2ac4:	d3a03000 	movle	r3, #0	; 0x0
    2ac8:	c2033001 	andgt	r3, r3, #1	; 0x1
    2acc:	e3530000 	cmp	r3, #0	; 0x0
    2ad0:	1affffc9 	bne	29fc <sMultiWordShrZero+0x6c>
    2ad4:	eaffffd3 	b	2a28 <sMultiWordShrZero+0x98>

00002ad8 <onboard_matlab_step0>:

/* Model step function for TID0 */
void onboard_matlab_step0(void)        /* Sample time: [0.001s, 0.0s] */
{
    2ad8:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* local block i/o variables */
  int32_T rtb_Sum3_h;
  int8_T rtb_Sum2;
  boolean_T negate;
  int32_T yn;
  int32_T xtmp;
  int32_T ytmp;
  int32_T rtb_angle_roll;
  int16_T rtb_DataTypeConversion;
  int16_T rtb_Gain10;
  int16_T rtb_Gain14;
  int16_T rtb_Gain15;
  int16_T rtb_Gain16;
  int16_T rtb_Gain17;
  int64m_T rtb_Sum3;
  static const int32_T cordicLUT_n11_s32En[11] = { 843314857, 497837829,
    263043837, 133525159, 67021687, 33543516, 16775851, 8388437, 4194283,
    2097149, 1048576 };

  uint8_T tmp;
  int32_T rtb_IndexVector_idx;
  int16_T rtb_MultiportSwitch_idx;
  int16_T rtb_MultiportSwitch_idx_0;
  int16_T rtb_MultiportSwitch_idx_1;
  int16_T rtb_MultiportSwitch_idx_2;
  int16_T rtb_Saturation4_idx;
  int16_T rtb_Saturation4_idx_0;
  int16_T rtb_Saturation4_idx_1;
  int8_T tmp_0;
  int64m_T tmp_1;
  int64m_T tmp_2;
  uint32_T tmp_3;
  uint32_T tmp_4;
  int224m_T tmp_5;
  int224m_T tmp_6;
  int128m_T tmp_7;
  int128m_T tmp_8;
  int96m_T tmp_9;
  int96m_T tmp_a;
  int64m_T tmp_b;
  int96m_T tmp_c;
  int64m_T tmp_d;
  int64m_T tmp_e;
  int64m_T tmp_f;

  /* Switch: '<S9>/ 2' incorporates:
   *  BusSelector: '<S4>/Bus Selector1'
   *  Constant: '<S9>/   1'
   *  Constant: '<S9>/   2'
   *  Gain: '<S9>/Gain6'
   *  Inport: '<Root>/RC_Data_In'
   */
  if ((onboard_matlab_U.RC_Data_In.CMD_3 << 2) >= 0) {
    2adc:	e59fadb4 	ldr	sl, [pc, #3508]	; 3898 <.text+0x3898>
    2ae0:	e1da37f8 	ldrsh	r3, [sl, #120]
    2ae4:	e3130202 	tst	r3, #536870912	; 0x20000000
    2ae8:	13a02102 	movne	r2, #-2147483648	; 0x80000000
    rtb_angle_roll = 65536;
  } else {
    rtb_angle_roll = 0;
  }

  /* End of Switch: '<S9>/ 2' */

  /* Sum: '<S9>/Sum3' */
  rtb_Sum3_h = rtb_angle_roll - 65536;

  /* Sum: '<S11>/Sum2' incorporates:
   *  RelationalOperator: '<S12>/Compare'
   *  RelationalOperator: '<S13>/Compare'
   *  Sum: '<S11>/Sum4'
   */
  rtb_IndexVector_idx = rtb_Sum3_h >> 16;
  if (rtb_IndexVector_idx > 127) {
    rtb_IndexVector_idx = 127;
  } else {
    if (rtb_IndexVector_idx < -128) {
      rtb_IndexVector_idx = -128;
    }
  }

  rtb_IndexVector_idx += (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE >=
    2aec:	e59f3da8 	ldr	r3, [pc, #3496]	; 389c <.text+0x389c>
    2af0:	03a01000 	moveq	r1, #0	; 0x0
    2af4:	11a027c2 	movne	r2, r2, asr #15
    2af8:	e24dd0e8 	sub	sp, sp, #232	; 0xe8
    2afc:	01a0c001 	moveq	ip, r1
    2b00:	058d1024 	streq	r1, [sp, #36]
    2b04:	158d2024 	strne	r2, [sp, #36]
    2b08:	e59f1d90 	ldr	r1, [pc, #3472]	; 38a0 <.text+0x38a0>
    2b0c:	e5932000 	ldr	r2, [r3]
    2b10:	e59f0d8c 	ldr	r0, [pc, #3468]	; 38a4 <.text+0x38a4>
    2b14:	13e0c000 	mvnne	ip, #0	; 0x0
    2b18:	03a0e801 	moveq	lr, #65536	; 0x10000
    2b1c:	13a0e000 	movne	lr, #0	; 0x0
    2b20:	e1520001 	cmp	r2, r1
    2b24:	c3a03000 	movgt	r3, #0	; 0x0
    2b28:	d3a03001 	movle	r3, #1	; 0x1
    2b2c:	e1520000 	cmp	r2, r0
    2b30:	c2833001 	addgt	r3, r3, #1	; 0x1
    2b34:	e083300c 	add	r3, r3, ip
    1686629713) + (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE <=
                   -1686629713);
  if (rtb_IndexVector_idx > 127) {
    2b38:	e353007f 	cmp	r3, #127	; 0x7f
    2b3c:	c3a0707f 	movgt	r7, #127	; 0x7f
    2b40:	c58d7008 	strgt	r7, [sp, #8]
    2b44:	ca000002 	bgt	2b54 <onboard_matlab_step0+0x7c>
    rtb_IndexVector_idx = 127;
  }

  rtb_Sum2 = (int8_T)rtb_IndexVector_idx;

  /* End of Sum: '<S11>/Sum2' */

  /* DiscreteIntegrator: '<S11>/Discrete-Time Integrator1' */
  if ((rtb_Sum2 != 0) || (onboard_matlab_DWork.DiscreteTimeIntegrator1_PrevRes
    2b48:	e21330ff 	ands	r3, r3, #255	; 0xff
    2b4c:	e58d3008 	str	r3, [sp, #8]
    2b50:	0a0001dc 	beq	32c8 <.text+0x32c8>
                          != 0)) {
    onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE = 0;
    2b54:	e59f1d40 	ldr	r1, [pc, #3392]	; 389c <.text+0x389c>
    2b58:	e3a03000 	mov	r3, #0	; 0x0
    2b5c:	e5813000 	str	r3, [r1]
  }

  if (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE >= 1686629713) {
    onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE = 1686629713;
  } else {
    if (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE <= -1686629713) {
      onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE = -1686629713;
    }
  }

  /* DiscreteIntegrator: '<S11>/Discrete-Time Integrator2' */
  if ((rtb_Sum3_h != 0) || (onboard_matlab_DWork.DiscreteTimeIntegrator2_PrevRes
    2b60:	e59d7024 	ldr	r7, [sp, #36]
    2b64:	e3570000 	cmp	r7, #0	; 0x0
    2b68:	1a000152 	bne	30b8 <.text+0x30b8>
    2b6c:	e59fcd28 	ldr	ip, [pc, #3368]	; 389c <.text+0x389c>
    2b70:	e1dc30db 	ldrsb	r3, [ip, #11]
    2b74:	e3530000 	cmp	r3, #0	; 0x0
    2b78:	1a00014e 	bne	30b8 <.text+0x30b8>
       != 0)) {
    onboard_matlab_DWork.DiscreteTimeIntegrator2_DSTATE = 0;
  }

  /* Saturate: '<S9>/Saturation4' incorporates:
   *  BusSelector: '<S7>/Bus Selector'
   *  Inport: '<Root>/UART_Data_In'
   */
  if (onboard_matlab_U.UART_Data_In.uart_ctrl_11 >= 2048) {
    2b7c:	e1da39b8 	ldrh	r3, [sl, #152]
    2b80:	e1a03803 	mov	r3, r3, lsl #16
    2b84:	e1a02843 	mov	r2, r3, asr #16
    2b88:	e3520b02 	cmp	r2, #2048	; 0x800
    2b8c:	a3a0c002 	movge	ip, #2	; 0x2
    2b90:	aa000003 	bge	2ba4 <onboard_matlab_step0+0xcc>
    tmp = 2U;
  } else if (onboard_matlab_U.UART_Data_In.uart_ctrl_11 <= 0) {
    2b94:	e3520000 	cmp	r2, #0	; 0x0
    2b98:	c1a03d43 	movgt	r3, r3, asr #26
    2b9c:	d3a0c000 	movle	ip, #0	; 0x0
    2ba0:	c203c0ff 	andgt	ip, r3, #255	; 0xff
    tmp = 0U;
  } else {
    tmp = (uint8_T)((int16_T)((onboard_matlab_U.UART_Data_In.uart_ctrl_11 < 0 ?
      1023 : 0) + onboard_matlab_U.UART_Data_In.uart_ctrl_11) >> 10);
  }

  /* End of Saturate: '<S9>/Saturation4' */

  /* Product: '<S9>/Product' */
  tmp_3 = (uint32_T)rtb_angle_roll;
  tmp_4 = tmp;
  ssuMultiWordMul(&tmp_3, 1, &tmp_4, 1, &tmp_2.chunks[0U], 2);
    2ba4:	e3a01001 	mov	r1, #1	; 0x1
    2ba8:	e3a04002 	mov	r4, #2	; 0x2
    2bac:	e1a03001 	mov	r3, r1
    2bb0:	e28d00e4 	add	r0, sp, #228	; 0xe4
    2bb4:	e28d20e0 	add	r2, sp, #224	; 0xe0

  /* MultiPortSwitch: '<S9>/Index Vector' incorporates:
   *  BusSelector: '<S7>/Bus Selector'
   *  Constant: '<S11>/Amplitude5'
   *  Constant: '<S11>/Amplitude6'
   *  Constant: '<S11>/Amplitude7'
   *  Constant: '<S9>/   '
   *  Gain: '<S11>/Gain9'
   *  Gain: '<S9>/Gain4'
   *  Inport: '<Root>/UART_Data_In'
   */
  sMultiWordShr(&tmp_2.chunks[0U], 2, 16U, &tmp_1.chunks[0U], 2);
    2bb8:	e28d50d0 	add	r5, sp, #208	; 0xd0
    2bbc:	e28d70d8 	add	r7, sp, #216	; 0xd8
    2bc0:	e58de0e4 	str	lr, [sp, #228]
    2bc4:	e58dc0e0 	str	ip, [sp, #224]
    2bc8:	e58d7000 	str	r7, [sp]
    2bcc:	e58d4004 	str	r4, [sp, #4]
    2bd0:	ebfffd4d 	bl	210c <ssuMultiWordMul>
    2bd4:	e1a01004 	mov	r1, r4
    2bd8:	e3a02010 	mov	r2, #16	; 0x10
    2bdc:	e1a03005 	mov	r3, r5
    2be0:	e28d00d8 	add	r0, sp, #216	; 0xd8
    2be4:	e58d4000 	str	r4, [sp]
    2be8:	ebfffcfc 	bl	1fe0 <sMultiWordShr>
  switch (MultiWord2sLong(&tmp_1.chunks[0U])) {
    2bec:	e1a00005 	mov	r0, r5
    2bf0:	ebfffcf8 	bl	1fd8 <MultiWord2sLong>
    2bf4:	e3500000 	cmp	r0, #0	; 0x0
    2bf8:	01a01000 	moveq	r1, r0
    2bfc:	01a03000 	moveq	r3, r0
    2c00:	01a02000 	moveq	r2, r0
    2c04:	0a00009d 	beq	2e80 <onboard_matlab_step0+0x3a8>
    2c08:	e3500001 	cmp	r0, #1	; 0x1
    2c0c:	0a0002ed 	beq	37c8 <.text+0x37c8>
   case 0:
    rtb_angle_roll = 0;
    rtb_IndexVector_idx = 0;
    xtmp = 0;
    ytmp = 0;
    break;

   case 1:
    rtb_angle_roll = 1280 * onboard_matlab_U.UART_Data_In.uart_ctrl_02;
    rtb_IndexVector_idx = 1280 * onboard_matlab_U.UART_Data_In.uart_ctrl_03;
    xtmp = 1280 * onboard_matlab_U.UART_Data_In.uart_ctrl_04;
    ytmp = 1280 * onboard_matlab_U.UART_Data_In.uart_ctrl_05;
    break;

   default:
    /* Trigonometry: '<S11>/Trigonometric Function1' incorporates:
     *  DiscreteIntegrator: '<S11>/Discrete-Time Integrator1'
     */
    if (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE > 421657428) {
    2c10:	e59fcc84 	ldr	ip, [pc, #3204]	; 389c <.text+0x389c>
    2c14:	e59f3c8c 	ldr	r3, [pc, #3212]	; 38a8 <.text+0x38a8>
    2c18:	e59c2000 	ldr	r2, [ip]
    2c1c:	e1520003 	cmp	r2, r3
    2c20:	da000210 	ble	3468 <.text+0x3468>
      if (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE - 843314857 <=
    2c24:	e3e033ad 	mvn	r3, #-1275068414	; 0xb4000002
    2c28:	e243389a 	sub	r3, r3, #10092544	; 0x9a0000
    2c2c:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    2c30:	e1520003 	cmp	r2, r3
          421657428) {
        rtb_angle_roll = onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE -
    2c34:	d24225c9 	suble	r2, r2, #843055104	; 0x32400000
          843314857;
        negate = TRUE;
      } else {
        rtb_angle_roll = onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE -
    2c38:	c2822327 	addgt	r2, r2, #-1677721600	; 0x9c000000
    2c3c:	d2422bfd 	suble	r2, r2, #259072	; 0x3f400
    2c40:	c2422887 	subgt	r2, r2, #8847360	; 0x870000
    2c44:	d2422faa 	suble	r2, r2, #680	; 0x2a8
    2c48:	c2422ced 	subgt	r2, r2, #60672	; 0xed00
    2c4c:	d2422001 	suble	r2, r2, #1	; 0x1
    2c50:	d3a06001 	movle	r6, #1	; 0x1
    2c54:	c2422051 	subgt	r2, r2, #81	; 0x51
    2c58:	c3a06000 	movgt	r6, #0	; 0x0
          1686629713;
        negate = FALSE;
      }
    } else if (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE < -421657428)
    {
      if (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE + 843314857 >=
          -421657428) {
        rtb_angle_roll = onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE +
          843314857;
        negate = TRUE;
      } else {
        rtb_angle_roll = onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE +
          1686629713;
        negate = FALSE;
      }
    } else {
      rtb_angle_roll = onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE;
      negate = FALSE;
    }

    rtb_angle_roll <<= 2;
    2c5c:	e59f4c48 	ldr	r4, [pc, #3144]	; 38ac <.text+0x38ac>
    2c60:	e3a08000 	mov	r8, #0	; 0x0
    2c64:	e59f5c44 	ldr	r5, [pc, #3140]	; 38b0 <.text+0x38b0>
    2c68:	e1a01102 	mov	r1, r2, lsl #2
    2c6c:	e1a0c008 	mov	ip, r8
    2c70:	e1a0e004 	mov	lr, r4
    2c74:	e1a00008 	mov	r0, r8
    2c78:	ea000001 	b	2c84 <onboard_matlab_step0+0x1ac>
    yn = 0;
    rtb_IndexVector_idx = 652032978;
    xtmp = 652032978;
    ytmp = 0;
    for (rtb_Gain10 = 0; rtb_Gain10 < 11; rtb_Gain10++) {
      if (rtb_angle_roll < 0) {
        rtb_angle_roll += cordicLUT_n11_s32En[rtb_Gain10];
        rtb_IndexVector_idx += ytmp;
        yn -= xtmp;
      } else {
        rtb_angle_roll -= cordicLUT_n11_s32En[rtb_Gain10];
        rtb_IndexVector_idx -= ytmp;
        yn += xtmp;
      }

      xtmp = rtb_IndexVector_idx >> (rtb_Gain10 + 1);
      ytmp = yn >> (rtb_Gain10 + 1);
    2c7c:	e1a0c358 	mov	ip, r8, asr r3
    2c80:	e1a0435e 	mov	r4, lr, asr r3
    2c84:	e3510000 	cmp	r1, #0	; 0x0
    2c88:	b5953000 	ldrlt	r3, [r5]
    2c8c:	a5953000 	ldrge	r3, [r5]
    2c90:	e1a02000 	mov	r2, r0
    2c94:	a1a02000 	movge	r2, r0
    2c98:	e2800001 	add	r0, r0, #1	; 0x1
    2c9c:	b0811003 	addlt	r1, r1, r3
    2ca0:	a0631001 	rsbge	r1, r3, r1
    2ca4:	b08ee00c 	addlt	lr, lr, ip
    2ca8:	b0648008 	rsblt	r8, r4, r8
    2cac:	a06ce00e 	rsbge	lr, ip, lr
    2cb0:	a0888004 	addge	r8, r8, r4
    2cb4:	e350000b 	cmp	r0, #11	; 0xb
    2cb8:	e2823001 	add	r3, r2, #1	; 0x1
    2cbc:	e2855004 	add	r5, r5, #4	; 0x4
    2cc0:	1affffed 	bne	2c7c <onboard_matlab_step0+0x1a4>
    }

    if (negate) {
      yn = -yn;
    }

    /* RelationalOperator: '<S11>/Relational Operator' incorporates:
     *  DiscreteIntegrator: '<S11>/Discrete-Time Integrator2'
     */
    rtb_IndexVector_idx = onboard_matlab_DWork.DiscreteTimeIntegrator2_DSTATE;

    /* Sum: '<S11>/Sum5' */
    rtb_angle_roll = 65536 + rtb_Sum3_h;
    if ((rtb_Sum3_h > 0) && (rtb_angle_roll <= 0)) {
      rtb_angle_roll = MAX_int32_T;
    }

    /* Gain: '<S11>/Gain9' */
    tmp_7 = onboard_matlab_ConstP.Gain9_Gain;
    2cc4:	e59fcbe8 	ldr	ip, [pc, #3048]	; 38b4 <.text+0x38b4>
    2cc8:	e59de024 	ldr	lr, [sp, #36]
    2ccc:	e89c000f 	ldmia	ip, {r0, r1, r2, r3}

    /* Product: '<S11>/Product1' incorporates:
     *  Trigonometry: '<S11>/Trigonometric Function1'
     */
    tmp_3 = 29491U;
    2cd0:	e3a0cc73 	mov	ip, #29440	; 0x7300
    2cd4:	e3560000 	cmp	r6, #0	; 0x0
    2cd8:	e28d7064 	add	r7, sp, #100	; 0x64
    2cdc:	e28e6801 	add	r6, lr, #65536	; 0x10000
    2ce0:	e28cc033 	add	ip, ip, #51	; 0x33
    tmp_4 = (uint32_T)yn;
    sMultiWordMul(&tmp_3, 1, &tmp_4, 1, &tmp_b.chunks[0U], 2);
    2ce4:	e3a05002 	mov	r5, #2	; 0x2
    2ce8:	e887000f 	stmia	r7, {r0, r1, r2, r3}
    2cec:	12688000 	rsbne	r8, r8, #0	; 0x0
    2cf0:	e58dc0e4 	str	ip, [sp, #228]
    2cf4:	e35e0000 	cmp	lr, #0	; 0x0
    2cf8:	d3a03000 	movle	r3, #0	; 0x0
    2cfc:	c3a03001 	movgt	r3, #1	; 0x1
    2d00:	e28dc0b0 	add	ip, sp, #176	; 0xb0
    2d04:	e3560000 	cmp	r6, #0	; 0x0
    2d08:	e59feb8c 	ldr	lr, [pc, #2956]	; 389c <.text+0x389c>
    2d0c:	e58dc000 	str	ip, [sp]
    2d10:	e3a01001 	mov	r1, #1	; 0x1
    2d14:	e58d5004 	str	r5, [sp, #4]
    2d18:	c3a03000 	movgt	r3, #0	; 0x0
    2d1c:	e3530000 	cmp	r3, #0	; 0x0
    2d20:	e28d00e4 	add	r0, sp, #228	; 0xe4
    2d24:	e1a03001 	mov	r3, r1
    2d28:	e28d20e0 	add	r2, sp, #224	; 0xe0
    2d2c:	13e06102 	mvnne	r6, #-2147483648	; 0x80000000
    2d30:	e58d80e0 	str	r8, [sp, #224]
    2d34:	e59e8004 	ldr	r8, [lr, #4]
    2d38:	ebfffd70 	bl	2300 <sMultiWordMul>

    /* Sum: '<S11>/Sum1' incorporates:
     *  Constant: '<S11>/Amplitude2'
     */
    sMultiWord2MultiWord(&tmp_b.chunks[0U], 2, &tmp_a.chunks[0U], 3);
    2d3c:	e1a01005 	mov	r1, r5
    2d40:	e3a03003 	mov	r3, #3	; 0x3
    2d44:	e28d00b0 	add	r0, sp, #176	; 0xb0
    2d48:	e28d209c 	add	r2, sp, #156	; 0x9c
    2d4c:	ebfffe65 	bl	26e8 <sMultiWord2MultiWord>
    sLong2MultiWord(uart_up_p_11, &tmp_d.chunks[0U], 2);
    2d50:	e59f3b60 	ldr	r3, [pc, #2912]	; 38b8 <.text+0x38b8>
    2d54:	e28d40b8 	add	r4, sp, #184	; 0xb8
    2d58:	e5930000 	ldr	r0, [r3]
    2d5c:	e1a01004 	mov	r1, r4
    2d60:	e1a02005 	mov	r2, r5
    2d64:	ebfffece 	bl	28a4 <sLong2MultiWord>
    sMultiWordShl(&tmp_d.chunks[0U], 2, 30U, &tmp_b.chunks[0U], 2);
    2d68:	e1a00004 	mov	r0, r4
    2d6c:	e1a01005 	mov	r1, r5
    2d70:	e3a0201e 	mov	r2, #30	; 0x1e
    2d74:	e28d30b0 	add	r3, sp, #176	; 0xb0
    2d78:	e58d5000 	str	r5, [sp]
    2d7c:	ebfffe7c 	bl	2774 <sMultiWordShl>
    sMultiWord2MultiWord(&tmp_b.chunks[0U], 2, &tmp_c.chunks[0U], 3);
    2d80:	e1a01005 	mov	r1, r5
    2d84:	e28d00b0 	add	r0, sp, #176	; 0xb0
    2d88:	e28d2090 	add	r2, sp, #144	; 0x90
    2d8c:	e3a03003 	mov	r3, #3	; 0x3
    2d90:	ebfffe54 	bl	26e8 <sMultiWord2MultiWord>
    MultiWordAdd(&tmp_a.chunks[0U], &tmp_c.chunks[0U], &tmp_9.chunks[0U], 3);
    2d94:	e28d1090 	add	r1, sp, #144	; 0x90
    2d98:	e28d2084 	add	r2, sp, #132	; 0x84
    2d9c:	e3a03003 	mov	r3, #3	; 0x3
    2da0:	e28d009c 	add	r0, sp, #156	; 0x9c
    2da4:	ebfffe2e 	bl	2664 <MultiWordAdd>
    sMultiWord2sMultiWordSat(&tmp_9.chunks[0U], 3, &tmp_2.chunks[0U], 2);
    2da8:	e1a03005 	mov	r3, r5
    2dac:	e28d0084 	add	r0, sp, #132	; 0x84
    2db0:	e3a01003 	mov	r1, #3	; 0x3
    2db4:	e28d20d8 	add	r2, sp, #216	; 0xd8
    2db8:	ebfffde0 	bl	2540 <sMultiWord2sMultiWordSat>

    /* Product: '<S11>/Product2' incorporates:
     *  Constant: '<S11>/Sweep sinyal suresi'
     *  RelationalOperator: '<S11>/Relational Operator'
     *  Sum: '<S11>/Sum5'
     */
    tmp_3 = (uint32_T)(((rtb_IndexVector_idx & 16) != 0) + (rtb_IndexVector_idx >>
    2dbc:	e59f3af8 	ldr	r3, [pc, #2808]	; 38bc <.text+0x38bc>
    2dc0:	e1a0c228 	mov	ip, r8, lsr #4
    2dc4:	e5932000 	ldr	r2, [r3]
    2dc8:	e20cc001 	and	ip, ip, #1	; 0x1
    2dcc:	e08cc2c8 	add	ip, ip, r8, asr #5
      5) <= uart_up_p_14);
    tmp_4 = (uint32_T)rtb_angle_roll;
    sMultiWordMul(&tmp_3, 1, &tmp_4, 1, &tmp_b.chunks[0U], 2);
    2dd0:	e3a01001 	mov	r1, #1	; 0x1
    2dd4:	e15c0002 	cmp	ip, r2
    2dd8:	c3a0c000 	movgt	ip, #0	; 0x0
    2ddc:	d3a0c001 	movle	ip, #1	; 0x1
    2de0:	e1a03001 	mov	r3, r1
    2de4:	e28d00e4 	add	r0, sp, #228	; 0xe4
    2de8:	e28d20e0 	add	r2, sp, #224	; 0xe0
    2dec:	e58dc0e4 	str	ip, [sp, #228]
    2df0:	e28dc0b0 	add	ip, sp, #176	; 0xb0
    2df4:	e58dc000 	str	ip, [sp]

    /* Product: '<S11>/Product3' */
    sMultiWordMul(&tmp_2.chunks[0U], 2, &tmp_b.chunks[0U], 2, &tmp_8.chunks[0U],
    2df8:	e3a04004 	mov	r4, #4	; 0x4
    2dfc:	e58d60e0 	str	r6, [sp, #224]
    2e00:	e58d5004 	str	r5, [sp, #4]
    2e04:	ebfffd3d 	bl	2300 <sMultiWordMul>
    2e08:	e1a01005 	mov	r1, r5
    2e0c:	e1a03005 	mov	r3, r5
    2e10:	e28d00d8 	add	r0, sp, #216	; 0xd8
    2e14:	e28d5074 	add	r5, sp, #116	; 0x74
    2e18:	e28d20b0 	add	r2, sp, #176	; 0xb0
    2e1c:	e58d5000 	str	r5, [sp]
    2e20:	e58d4004 	str	r4, [sp, #4]
    2e24:	ebfffd35 	bl	2300 <sMultiWordMul>
                  4);

    /* Gain: '<S11>/Gain9' */
    sMultiWordMul(&tmp_7.chunks[0U], 4, &tmp_8.chunks[0U], 4, &tmp_6.chunks[0U],
    2e28:	e1a01004 	mov	r1, r4
    2e2c:	e1a02005 	mov	r2, r5
    2e30:	e2844003 	add	r4, r4, #3	; 0x3
    2e34:	e1a03001 	mov	r3, r1
    2e38:	e1a00007 	mov	r0, r7
    2e3c:	e28d502c 	add	r5, sp, #44	; 0x2c
                  7);
    sMultiWordShr(&tmp_6.chunks[0U], 7, 150U, &tmp_5.chunks[0U], 7);
    2e40:	e28d6048 	add	r6, sp, #72	; 0x48
    2e44:	e58d5000 	str	r5, [sp]
    2e48:	e58d4004 	str	r4, [sp, #4]
    2e4c:	ebfffd2b 	bl	2300 <sMultiWordMul>
    2e50:	e1a01004 	mov	r1, r4
    2e54:	e3a02096 	mov	r2, #150	; 0x96
    2e58:	e1a03006 	mov	r3, r6
    2e5c:	e1a00005 	mov	r0, r5
    2e60:	e58d4000 	str	r4, [sp]
    2e64:	ebfffc5d 	bl	1fe0 <sMultiWordShr>
    rtb_angle_roll = MultiWord2sLong(&tmp_5.chunks[0U]);
    2e68:	e1a00006 	mov	r0, r6
    2e6c:	ebfffc59 	bl	1fd8 <MultiWord2sLong>
    2e70:	e3a01000 	mov	r1, #0	; 0x0
    2e74:	e1a03000 	mov	r3, r0
    2e78:	e1a02001 	mov	r2, r1
    2e7c:	e3a00832 	mov	r0, #3276800	; 0x320000
    rtb_IndexVector_idx = 0;
    xtmp = 0;
    ytmp = 3276800;
    break;
  }

  /* End of MultiPortSwitch: '<S9>/Index Vector' */

  /* Saturate: '<S2>/Saturation4' */
  if (rtb_angle_roll >= 13107200) {
    2e80:	e3530732 	cmp	r3, #13107200	; 0xc80000
    2e84:	a3a0b0c8 	movge	fp, #200	; 0xc8
    2e88:	aa000002 	bge	2e98 <onboard_matlab_step0+0x3c0>
    rtb_Saturation4_idx = 200;
  } else if (rtb_angle_roll <= 65536) {
    2e8c:	e3530801 	cmp	r3, #65536	; 0x10000
    2e90:	d3a0b001 	movle	fp, #1	; 0x1
    rtb_Saturation4_idx = 1;
  } else {
    rtb_Saturation4_idx = (int16_T)(rtb_angle_roll >> 16);
    2e94:	c1a0b823 	movgt	fp, r3, lsr #16
  }

  if (xtmp >= 13107200) {
    2e98:	e3510732 	cmp	r1, #13107200	; 0xc80000
    2e9c:	a3a090c8 	movge	r9, #200	; 0xc8
    2ea0:	aa000002 	bge	2eb0 <onboard_matlab_step0+0x3d8>
    rtb_Saturation4_idx_0 = 200;
  } else if (xtmp <= 65536) {
    2ea4:	e3510801 	cmp	r1, #65536	; 0x10000
    2ea8:	d3a09001 	movle	r9, #1	; 0x1
    rtb_Saturation4_idx_0 = 1;
  } else {
    rtb_Saturation4_idx_0 = (int16_T)(xtmp >> 16);
    2eac:	c1a09821 	movgt	r9, r1, lsr #16
  }

  if (ytmp >= 13107200) {
    2eb0:	e3500732 	cmp	r0, #13107200	; 0xc80000
    2eb4:	a3a070c8 	movge	r7, #200	; 0xc8
    2eb8:	aa000002 	bge	2ec8 <onboard_matlab_step0+0x3f0>
    rtb_Saturation4_idx_1 = 200;
  } else if (ytmp <= 65536) {
    2ebc:	e3500801 	cmp	r0, #65536	; 0x10000
    2ec0:	d3a07001 	movle	r7, #1	; 0x1
    rtb_Saturation4_idx_1 = 1;
  } else {
    rtb_Saturation4_idx_1 = (int16_T)(ytmp >> 16);
    2ec4:	c1a07820 	movgt	r7, r0, lsr #16
  }

  if (rtb_IndexVector_idx >= 13107200) {
    2ec8:	e3520732 	cmp	r2, #13107200	; 0xc80000
    2ecc:	a3a0c0c8 	movge	ip, #200	; 0xc8
    2ed0:	aa000002 	bge	2ee0 <onboard_matlab_step0+0x408>
    rtb_Gain10 = 200;
  } else if (rtb_IndexVector_idx <= 65536) {
    2ed4:	e3520801 	cmp	r2, #65536	; 0x10000
    2ed8:	d3a0c001 	movle	ip, #1	; 0x1
    rtb_Gain10 = 1;
  } else {
    rtb_Gain10 = (int16_T)(rtb_IndexVector_idx >> 16);
    2edc:	c1a0c822 	movgt	ip, r2, lsr #16
  }

  /* End of Saturate: '<S2>/Saturation4' */

  /* Outport: '<Root>/LL_CMD_Out' incorporates:
   *  BusCreator: '<Root>/BusConversion_InsertedFor_LL_CMD_Out_at_inport_0'
   *  Constant: '<S2>/Constant'
   *  Constant: '<S2>/Constant1'
   *  Constant: '<S2>/Constant10'
   *  Constant: '<S2>/Constant11'
   *  Constant: '<S2>/Constant12'
   *  Constant: '<S2>/Constant5'
   *  Constant: '<S2>/Constant6'
   *  Constant: '<S2>/Constant7'
   *  Constant: '<S2>/Constant8'
   *  Constant: '<S2>/Constant9'
   */
  onboard_matlab_Y.LL_CMD_Out.motor_rpm_1 = rtb_Saturation4_idx;
    2ee0:	e59f89d8 	ldr	r8, [pc, #2520]	; 38c0 <.text+0x38c0>
  onboard_matlab_Y.LL_CMD_Out.motor_rpm_2 = rtb_Saturation4_idx_0;
  onboard_matlab_Y.LL_CMD_Out.motor_rpm_3 = rtb_Saturation4_idx_1;
  onboard_matlab_Y.LL_CMD_Out.motor_rpm_4 = rtb_Gain10;
  onboard_matlab_Y.LL_CMD_Out.motor_rpm_5 = 0;
  onboard_matlab_Y.LL_CMD_Out.motor_rpm_6 = 0;
  onboard_matlab_Y.LL_CMD_Out.motor_mapped_roll = 100;
  onboard_matlab_Y.LL_CMD_Out.motor_mapped_pitch = 100;
  onboard_matlab_Y.LL_CMD_Out.motor_mapped_yaw = 100;
  onboard_matlab_Y.LL_CMD_Out.motor_mapped_thrust = 0;
  onboard_matlab_Y.LL_CMD_Out.att_cmd_roll = 0;
  onboard_matlab_Y.LL_CMD_Out.att_cmd_pitch = 0;
  onboard_matlab_Y.LL_CMD_Out.att_cmd_yaw = 0;
  onboard_matlab_Y.LL_CMD_Out.att_cmd_thrust = 0;

  /* Outport: '<Root>/CTRL_mode' incorporates:
   *  BusCreator: '<Root>/BusConversion_InsertedFor_CTRL_mode_at_inport_0'
   *  Constant: '<S2>/Constant13'
   *  Constant: '<S2>/Constant2'
   *  Constant: '<S2>/Constant3'
   *  Constant: '<S2>/Constant4'
   */
  onboard_matlab_Y.CTRL_mode.ctrl_mode = 0U;
  onboard_matlab_Y.CTRL_mode.ctrl_enabled = 1U;
  onboard_matlab_Y.CTRL_mode.disable_motor_onoff_by_stick = 0U;
  onboard_matlab_Y.CTRL_mode.flight_mode = 31;

  /* Gain: '<S11>/Gain' incorporates:
   *  DiscreteIntegrator: '<S11>/Discrete-Time Integrator2'
   */
  tmp_3 = 1700807049U;
  tmp_4 = (uint32_T)onboard_matlab_DWork.DiscreteTimeIntegrator2_DSTATE;
    2ee4:	e59fe9b0 	ldr	lr, [pc, #2480]	; 389c <.text+0x389c>
    2ee8:	e1c8c0b6 	strh	ip, [r8, #6]
    2eec:	e59fc9d0 	ldr	ip, [pc, #2512]	; 38c4 <.text+0x38c4>
    2ef0:	e59e5004 	ldr	r5, [lr, #4]
    2ef4:	e1c870b4 	strh	r7, [r8, #4]
    2ef8:	e3a0e000 	mov	lr, #0	; 0x0
    2efc:	e3a06001 	mov	r6, #1	; 0x1
    2f00:	e3a07064 	mov	r7, #100	; 0x64
    2f04:	e58dc0e4 	str	ip, [sp, #228]
    2f08:	e3a0c01f 	mov	ip, #31	; 0x1f
    2f0c:	e1c8c2b0 	strh	ip, [r8, #32]
  sMultiWordMul(&tmp_3, 1, &tmp_4, 1, &tmp_b.chunks[0U], 2);
    2f10:	e3a04002 	mov	r4, #2	; 0x2
    2f14:	e5c8e01e 	strb	lr, [r8, #30]
    2f18:	e1c8e0b8 	strh	lr, [r8, #8]
    2f1c:	e1c8e0ba 	strh	lr, [r8, #10]
    2f20:	e1c8e1b2 	strh	lr, [r8, #18]
    2f24:	e1c8e1b4 	strh	lr, [r8, #20]
    2f28:	e1c8e1b6 	strh	lr, [r8, #22]
    2f2c:	e1c8e1b8 	strh	lr, [r8, #24]
    2f30:	e1c8e1ba 	strh	lr, [r8, #26]
    2f34:	e5c8e01c 	strb	lr, [r8, #28]
    2f38:	e1c8b0b0 	strh	fp, [r8]
    2f3c:	e28de0b0 	add	lr, sp, #176	; 0xb0
    2f40:	e1c890b2 	strh	r9, [r8, #2]
    2f44:	e1c870bc 	strh	r7, [r8, #12]
    2f48:	e1c870be 	strh	r7, [r8, #14]
    2f4c:	e1c871b0 	strh	r7, [r8, #16]
    2f50:	e5c8601d 	strb	r6, [r8, #29]
    2f54:	e1a01006 	mov	r1, r6
    2f58:	e28d00e4 	add	r0, sp, #228	; 0xe4
    2f5c:	e28d20e0 	add	r2, sp, #224	; 0xe0
    2f60:	e1a03006 	mov	r3, r6
    2f64:	e58de000 	str	lr, [sp]
    2f68:	e58d50e0 	str	r5, [sp, #224]
    2f6c:	e58d4004 	str	r4, [sp, #4]
    2f70:	ebfffce2 	bl	2300 <sMultiWordMul>

  /* Sum: '<S11>/Sum3' incorporates:
   *  Constant: '<S11>/Amplitude1'
   */
  sMultiWordShr(&tmp_b.chunks[0U], 2, 6U, &tmp_2.chunks[0U], 2);
    2f74:	e28d30d8 	add	r3, sp, #216	; 0xd8
    2f78:	e28d00b0 	add	r0, sp, #176	; 0xb0
    2f7c:	e1a01004 	mov	r1, r4
    2f80:	e3a02006 	mov	r2, #6	; 0x6
    2f84:	e58d4000 	str	r4, [sp]
    2f88:	ebfffc14 	bl	1fe0 <sMultiWordShr>
  sMultiWord2MultiWord(&tmp_2.chunks[0U], 2, &tmp_a.chunks[0U], 3);
    2f8c:	e28d00d8 	add	r0, sp, #216	; 0xd8
    2f90:	e1a01004 	mov	r1, r4
    2f94:	e28d209c 	add	r2, sp, #156	; 0x9c
    2f98:	e3a03003 	mov	r3, #3	; 0x3
    2f9c:	ebfffdd1 	bl	26e8 <sMultiWord2MultiWord>
  sLong2MultiWord(uart_up_p_12, &tmp_b.chunks[0U], 2);
    2fa0:	e59f3920 	ldr	r3, [pc, #2336]	; 38c8 <.text+0x38c8>
    2fa4:	e28d10b0 	add	r1, sp, #176	; 0xb0
    2fa8:	e5930000 	ldr	r0, [r3]
    2fac:	e1a02004 	mov	r2, r4
    2fb0:	ebfffe3b 	bl	28a4 <sLong2MultiWord>
  sMultiWordShl(&tmp_b.chunks[0U], 2, 32U, &tmp_2.chunks[0U], 2);
    2fb4:	e28d30d8 	add	r3, sp, #216	; 0xd8
    2fb8:	e28d00b0 	add	r0, sp, #176	; 0xb0
    2fbc:	e1a01004 	mov	r1, r4
    2fc0:	e3a02020 	mov	r2, #32	; 0x20
    2fc4:	e58d4000 	str	r4, [sp]
    2fc8:	ebfffde9 	bl	2774 <sMultiWordShl>
  sMultiWord2MultiWord(&tmp_2.chunks[0U], 2, &tmp_c.chunks[0U], 3);
    2fcc:	e28d00d8 	add	r0, sp, #216	; 0xd8
    2fd0:	e1a01004 	mov	r1, r4
    2fd4:	e28d2090 	add	r2, sp, #144	; 0x90
    2fd8:	e3a03003 	mov	r3, #3	; 0x3
    2fdc:	ebfffdc1 	bl	26e8 <sMultiWord2MultiWord>
  MultiWordAdd(&tmp_a.chunks[0U], &tmp_c.chunks[0U], &tmp_9.chunks[0U], 3);
    2fe0:	e28d009c 	add	r0, sp, #156	; 0x9c
    2fe4:	e28d1090 	add	r1, sp, #144	; 0x90
    2fe8:	e28d2084 	add	r2, sp, #132	; 0x84
    2fec:	e3a03003 	mov	r3, #3	; 0x3
    2ff0:	ebfffd9b 	bl	2664 <MultiWordAdd>
  sMultiWord2sMultiWordSat(&tmp_9.chunks[0U], 3, &rtb_Sum3.chunks[0U], 2);
    2ff4:	e1a03004 	mov	r3, r4
    2ff8:	e28d0084 	add	r0, sp, #132	; 0x84
    2ffc:	e3a01003 	mov	r1, #3	; 0x3
    3000:	e28d20c8 	add	r2, sp, #200	; 0xc8
    3004:	ebfffd4d 	bl	2540 <sMultiWord2sMultiWordSat>

  /* DataTypeConversion: '<S3>/Data Type Conversion' incorporates:
   *  BusSelector: '<S7>/Bus Selector'
   *  Inport: '<Root>/UART_Data_In'
   */
  rtb_DataTypeConversion = (int16_T)(onboard_matlab_U.UART_Data_In.uart_ctrl_12 >>
    3008:	e1da39fa 	ldrsh	r3, [sl, #154]
    300c:	e1a03303 	mov	r3, r3, lsl #6
    10);

  /* Switch: '<S3>/Switch' incorporates:
   *  Constant: '<S14>/Constant4'
   *  MultiPortSwitch: '<S14>/Index Vector'
   *  Product: '<S14>/Divide'
   *  UnitDelay: '<S14>/Unit Delay'
   */
  if (rtb_DataTypeConversion == 0) {
    3010:	e1b03823 	movs	r3, r3, lsr #16
    3014:	e58d300c 	str	r3, [sp, #12]
    3018:	e59f5878 	ldr	r5, [pc, #2168]	; 3898 <.text+0x3898>
    301c:	0a0000bd 	beq	3318 <.text+0x3318>
    rtb_DataTypeConversion = onboard_matlab_ConstP.Constant4_Value[(int16_T)
      div_nzp_s32_ceiling(onboard_matlab_DWork.UnitDelay_DSTATE, 20) - 1];
  }

  /* End of Switch: '<S3>/Switch' */

  /* Gain: '<S3>/Gain10' incorporates:
   *  BusSelector: '<S4>/Bus Selector1'
   *  Inport: '<Root>/RC_Data_In'
   */
  rtb_Gain10 = (int16_T)(onboard_matlab_U.RC_Data_In.CMD_2 >> 5);

  /* Gain: '<S3>/Gain11' incorporates:
   *  BusSelector: '<S4>/Bus Selector1'
   *  Inport: '<Root>/RC_Data_In'
   */
  rtb_Saturation4_idx = (int16_T)(onboard_matlab_U.RC_Data_In.CMD_1 >> 5);

  /* Gain: '<S3>/Gain12' incorporates:
   *  BusSelector: '<S4>/Bus Selector1'
   *  Inport: '<Root>/RC_Data_In'
   */
  rtb_Saturation4_idx_0 = (int16_T)(onboard_matlab_U.RC_Data_In.CMD_4 >> 5);

  /* Gain: '<S3>/Gain13' incorporates:
   *  BusSelector: '<S4>/Bus Selector1'
   *  Inport: '<Root>/RC_Data_In'
   */
  rtb_Saturation4_idx_1 = (int16_T)(onboard_matlab_U.RC_Data_In.CMD_3 >> 5);

  /* Gain: '<S3>/Gain14' incorporates:
   *  BusSelector: '<S4>/Bus Selector1'
   *  Inport: '<Root>/RC_Data_In'
   */
  rtb_Gain14 = (int16_T)(onboard_matlab_U.RC_Data_In.CMD_5 >> 5);

  /* Gain: '<S3>/Gain15' incorporates:
   *  BusSelector: '<S4>/Bus Selector1'
   *  Inport: '<Root>/RC_Data_In'
   */
  rtb_Gain15 = (int16_T)(onboard_matlab_U.RC_Data_In.CMD_6 >> 5);

  /* Gain: '<S3>/Gain16' incorporates:
   *  BusSelector: '<S4>/Bus Selector1'
   *  Inport: '<Root>/RC_Data_In'
   */
  rtb_Gain16 = (int16_T)(onboard_matlab_U.RC_Data_In.CMD_7 >> 5);

  /* Gain: '<S3>/Gain17' incorporates:
   *  BusSelector: '<S4>/Bus Selector1'
   *  Inport: '<Root>/RC_Data_In'
   */
  rtb_Gain17 = (int16_T)(onboard_matlab_U.RC_Data_In.CMD_8 >> 5);

  /* MultiPortSwitch: '<S3>/Multiport Switch' incorporates:
   *  BusSelector: '<S7>/Bus Selector'
   *  DataTypeConversion: '<S17>/Extract Desired Bits'
   *  Gain: '<S3>/Gain20'
   *  Gain: '<S3>/Gain21'
   *  Gain: '<S3>/Gain22'
   *  Gain: '<S3>/Gain23'
   *  Gain: '<S3>/Gain24'
   *  Gain: '<S3>/Gain25'
   *  Gain: '<S3>/Gain26'
   *  Gain: '<S3>/Gain29'
   *  Gain: '<S3>/Gain30'
   *  Gain: '<S3>/Gain31'
   *  Gain: '<S3>/Gain32'
   *  Gain: '<S3>/Gain33'
   *  Gain: '<S3>/Gain34'
   *  Gain: '<S3>/Gain35'
   *  Gain: '<S3>/Gain36'
   *  Gain: '<S3>/Gain38'
   *  Gain: '<S3>/Gain39'
   *  Gain: '<S3>/Gain40'
   *  Gain: '<S3>/Gain41'
   *  Gain: '<S3>/Gain42'
   *  Gain: '<S3>/Gain48'
   *  Gain: '<S3>/Gain9'
   *  Inport: '<Root>/UART_Data_In'
   */
  switch (rtb_DataTypeConversion) {
    3020:	e59d700c 	ldr	r7, [sp, #12]
    3024:	e1d5e7fc 	ldrsh	lr, [r5, #124]
    3028:	e1d547fe 	ldrsh	r4, [r5, #126]
    302c:	e1d568f2 	ldrsh	r6, [r5, #130]
    3030:	e1d527f6 	ldrsh	r2, [r5, #118]
    3034:	e1d517f4 	ldrsh	r1, [r5, #116]
    3038:	e1d507fa 	ldrsh	r0, [r5, #122]
    303c:	e1d5c7f8 	ldrsh	ip, [r5, #120]
    3040:	e1a03807 	mov	r3, r7, lsl #16
    3044:	e1d558f0 	ldrsh	r5, [r5, #128]
    3048:	e1a03843 	mov	r3, r3, asr #16
    304c:	e1a0e58e 	mov	lr, lr, lsl #11
    3050:	e1a04584 	mov	r4, r4, lsl #11
    3054:	e1a02582 	mov	r2, r2, lsl #11
    3058:	e1a01581 	mov	r1, r1, lsl #11
    305c:	e1a00580 	mov	r0, r0, lsl #11
    3060:	e1a0c58c 	mov	ip, ip, lsl #11
    3064:	e1a05585 	mov	r5, r5, lsl #11
    3068:	e1a06586 	mov	r6, r6, lsl #11
    306c:	e1a0e82e 	mov	lr, lr, lsr #16
    3070:	e1a04824 	mov	r4, r4, lsr #16
    3074:	e2433001 	sub	r3, r3, #1	; 0x1
    3078:	e1a02822 	mov	r2, r2, lsr #16
    307c:	e1a01821 	mov	r1, r1, lsr #16
    3080:	e1a00820 	mov	r0, r0, lsr #16
    3084:	e1a0c82c 	mov	ip, ip, lsr #16
    3088:	e58de010 	str	lr, [sp, #16]
    308c:	e58d4014 	str	r4, [sp, #20]
    3090:	e1a0b825 	mov	fp, r5, lsr #16
    3094:	e1a06826 	mov	r6, r6, lsr #16
    3098:	e3530004 	cmp	r3, #4	; 0x4
    309c:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    30a0:	ea000008 	b	30c8 <.text+0x30c8>
    30a4:	000030c8 	andeq	r3, r0, r8, asr #1
    30a8:	00003704 	andeq	r3, r0, r4, lsl #14
    30ac:	000035c4 	andeq	r3, r0, r4, asr #11
    30b0:	000034fc 	streqd	r3, [r0], -ip
    30b4:	000034b4 	streqh	r3, [r0], -r4
    30b8:	e59f17dc 	ldr	r1, [pc, #2012]	; 389c <.text+0x389c>
    30bc:	e3a03000 	mov	r3, #0	; 0x0
    30c0:	e5813004 	str	r3, [r1, #4]
    30c4:	eafffeac 	b	2b7c <onboard_matlab_step0+0xa4>
   case 1:
    rtb_MultiportSwitch_idx = rtb_Gain10;
    rtb_MultiportSwitch_idx_0 = rtb_Saturation4_idx;
    rtb_MultiportSwitch_idx_1 = rtb_Saturation4_idx_0;
    rtb_MultiportSwitch_idx_2 = rtb_Saturation4_idx_1;
    rtb_Saturation4_idx = onboard_matlab_ConstB.Gain18;
    rtb_Saturation4_idx_0 = onboard_matlab_ConstB.Gain19;
    break;

   case 2:
    /* Gain: '<S8>/Gain' incorporates:
     *  Inport: '<Root>/MOTOR_Data_In'
     */
    rtb_Gain10 = (int16_T)(82U * onboard_matlab_U.MOTOR_Data_In.m1);

    /* Gain: '<S8>/Gain2' incorporates:
     *  Inport: '<Root>/MOTOR_Data_In'
     */
    rtb_Saturation4_idx = (int16_T)(82U * onboard_matlab_U.MOTOR_Data_In.m2);

    /* Gain: '<S8>/Gain1' incorporates:
     *  Inport: '<Root>/MOTOR_Data_In'
     */
    rtb_Saturation4_idx_0 = (int16_T)(82U * onboard_matlab_U.MOTOR_Data_In.m3);

    /* Gain: '<S8>/Gain3' incorporates:
     *  Inport: '<Root>/MOTOR_Data_In'
     */
    rtb_Saturation4_idx_1 = (int16_T)(82U * onboard_matlab_U.MOTOR_Data_In.m4);
    rtb_MultiportSwitch_idx = (int16_T)(rtb_Gain10 >> 5);
    rtb_MultiportSwitch_idx_0 = (int16_T)(rtb_Saturation4_idx >> 5);
    rtb_MultiportSwitch_idx_1 = (int16_T)(rtb_Saturation4_idx_0 >> 5);
    rtb_MultiportSwitch_idx_2 = (int16_T)(rtb_Saturation4_idx_1 >> 5);
    rtb_Gain14 = (int16_T)(rtb_Gain10 >> 5);
    rtb_Gain15 = (int16_T)(rtb_Saturation4_idx >> 5);
    rtb_Gain16 = (int16_T)(rtb_Saturation4_idx_0 >> 5);
    rtb_Gain17 = (int16_T)(rtb_Saturation4_idx_1 >> 5);
    rtb_Saturation4_idx = onboard_matlab_ConstB.Gain27;
    rtb_Saturation4_idx_0 = onboard_matlab_ConstB.Gain28;
    break;

   case 3:
    /* Gain: '<S3>/Gain38' incorporates:
     *  Gain: '<S5>/Gain1'
     *  Inport: '<Root>/GPS_Data_In'
     */
    rtb_IndexVector_idx = mul_s32_s32_s32_sr31_sat_zero(1801439851,
      onboard_matlab_U.GPS_Data_In.gps_longitude) >> 14;
    if (rtb_IndexVector_idx > 32767) {
      rtb_IndexVector_idx = 32767;
    } else {
      if (rtb_IndexVector_idx < -32768) {
        rtb_IndexVector_idx = -32768;
      }
    }

    rtb_MultiportSwitch_idx = (int16_T)rtb_IndexVector_idx;

    /* Gain: '<S3>/Gain29' incorporates:
     *  Gain: '<S3>/Gain38'
     *  Gain: '<S5>/Gain'
     *  Inport: '<Root>/GPS_Data_In'
     */
    rtb_IndexVector_idx = mul_s32_s32_s32_sr30_sat_zero(1801439851,
      onboard_matlab_U.GPS_Data_In.gps_latitude) >> 15;
    if (rtb_IndexVector_idx > 32767) {
      rtb_IndexVector_idx = 32767;
    } else {
      if (rtb_IndexVector_idx < -32768) {
        rtb_IndexVector_idx = -32768;
      }
    }

    rtb_MultiportSwitch_idx_0 = (int16_T)rtb_IndexVector_idx;

    /* Gain: '<S3>/Gain30' incorporates:
     *  Gain: '<S3>/Gain29'
     *  Gain: '<S5>/Gain3'
     *  Inport: '<Root>/GPS_Data_In'
     */
    rtb_IndexVector_idx = mul_s32_s32_s32_sr28_sat_zero(274877907,
      onboard_matlab_U.GPS_Data_In.gps_speed_EW) >> 1;
    if (rtb_IndexVector_idx > 32767) {
      rtb_IndexVector_idx = 32767;
    } else {
      if (rtb_IndexVector_idx < -32768) {
        rtb_IndexVector_idx = -32768;
      }
    }

    rtb_MultiportSwitch_idx_1 = (int16_T)rtb_IndexVector_idx;

    /* Gain: '<S3>/Gain31' incorporates:
     *  Gain: '<S3>/Gain30'
     *  Gain: '<S5>/Gain4'
     *  Inport: '<Root>/GPS_Data_In'
     */
    rtb_IndexVector_idx = mul_s32_s32_s32_sr28_sat_zero(274877907,
      onboard_matlab_U.GPS_Data_In.gps_speed_NS) >> 1;
    if (rtb_IndexVector_idx > 32767) {
      rtb_IndexVector_idx = 32767;
    } else {
      if (rtb_IndexVector_idx < -32768) {
        rtb_IndexVector_idx = -32768;
      }
    }

    rtb_MultiportSwitch_idx_2 = (int16_T)rtb_IndexVector_idx;

    /* DataTypeConversion: '<S17>/Extract Desired Bits' incorporates:
     *  Gain: '<S3>/Gain31'
     *  Inport: '<Root>/GPS_Data_In'
     */
    tmp_0 = (int8_T)onboard_matlab_U.GPS_Data_In.gps_status;
    rtb_Gain14 = (int16_T)((int16_T)((int8_T)(tmp_0 & 2) != 0 ? (int32_T)(int8_T)
                            (tmp_0 | -2) : (int32_T)(int8_T)(tmp_0 & 1)) << 9);
    rtb_Gain15 = (int16_T)(onboard_matlab_U.UART_Data_In.uart_ctrl_06 >> 1);
    rtb_Gain16 = (int16_T)(onboard_matlab_U.UART_Data_In.uart_ctrl_07 >> 1);
    rtb_Gain17 = (int16_T)(onboard_matlab_U.UART_Data_In.uart_ctrl_08 >> 1);
    rtb_Saturation4_idx = (int16_T)(onboard_matlab_U.UART_Data_In.uart_ctrl_09 >>
      1);
    rtb_Saturation4_idx_0 = onboard_matlab_ConstB.Gain37;
    break;

   case 4:
    /* Gain: '<S3>/Gain48' incorporates:
     *  Constant: '<S3>/Constant10'
     */
    rtb_IndexVector_idx = uart_up_p_10 >> 7;
    if (rtb_IndexVector_idx > 32767) {
      rtb_IndexVector_idx = 32767;
    } else {
      if (rtb_IndexVector_idx < -32768) {
        rtb_IndexVector_idx = -32768;
      }
    }

    rtb_MultiportSwitch_idx = (int16_T)rtb_IndexVector_idx;

    /* Gain: '<S3>/Gain39' incorporates:
     *  BusSelector: '<S7>/Bus Selector'
     *  Gain: '<S3>/Gain48'
     *  Gain: '<S3>/Gain59'
     *  Inport: '<Root>/UART_Data_In'
     */
    rtb_IndexVector_idx = 1280 * onboard_matlab_U.UART_Data_In.uart_ctrl_02 >> 7;
    if (rtb_IndexVector_idx > 32767) {
      rtb_IndexVector_idx = 32767;
    } else {
      if (rtb_IndexVector_idx < -32768) {
        rtb_IndexVector_idx = -32768;
      }
    }

    rtb_MultiportSwitch_idx_0 = (int16_T)rtb_IndexVector_idx;

    /* Gain: '<S3>/Gain40' incorporates:
     *  BusSelector: '<S7>/Bus Selector'
     *  Gain: '<S3>/Gain39'
     *  Gain: '<S3>/Gain60'
     *  Inport: '<Root>/UART_Data_In'
     */
    rtb_IndexVector_idx = 1280 * onboard_matlab_U.UART_Data_In.uart_ctrl_03 >> 7;
    if (rtb_IndexVector_idx > 32767) {
      rtb_IndexVector_idx = 32767;
    } else {
      if (rtb_IndexVector_idx < -32768) {
        rtb_IndexVector_idx = -32768;
      }
    }

    rtb_MultiportSwitch_idx_1 = (int16_T)rtb_IndexVector_idx;
    rtb_MultiportSwitch_idx_2 = (int16_T)
      (onboard_matlab_U.UART_Data_In.uart_ctrl_04 >> 1);
    rtb_Gain14 = (int16_T)(onboard_matlab_U.UART_Data_In.uart_ctrl_05 >> 1);
    rtb_Gain15 = onboard_matlab_ConstB.Gain43;
    rtb_Gain16 = onboard_matlab_ConstB.Gain44;
    rtb_Gain17 = onboard_matlab_ConstB.Gain45;
    rtb_Saturation4_idx = onboard_matlab_ConstB.Gain46;
    rtb_Saturation4_idx_0 = onboard_matlab_ConstB.Gain47;
    break;

   case 5:
    rtb_MultiportSwitch_idx = onboard_matlab_ConstB.Gain58;
    rtb_MultiportSwitch_idx_0 = onboard_matlab_ConstB.Gain49;
    rtb_MultiportSwitch_idx_1 = onboard_matlab_ConstB.Gain50;
    rtb_MultiportSwitch_idx_2 = onboard_matlab_ConstB.Gain51;
    rtb_Gain14 = onboard_matlab_ConstB.Gain52;
    rtb_Gain15 = onboard_matlab_ConstB.Gain53;
    rtb_Gain16 = onboard_matlab_ConstB.Gain54;
    rtb_Gain17 = onboard_matlab_ConstB.Gain55;
    rtb_Saturation4_idx = onboard_matlab_ConstB.Gain56;
    rtb_Saturation4_idx_0 = onboard_matlab_ConstB.Gain57;
    break;

   default:
    rtb_MultiportSwitch_idx = rtb_Gain10;
    rtb_MultiportSwitch_idx_0 = rtb_Saturation4_idx;
    rtb_MultiportSwitch_idx_1 = rtb_Saturation4_idx_0;
    rtb_MultiportSwitch_idx_2 = rtb_Saturation4_idx_1;
    rtb_Saturation4_idx = onboard_matlab_ConstB.Gain18;
    30c8:	e59f37fc 	ldr	r3, [pc, #2044]	; 38cc <.text+0x38cc>
    rtb_Saturation4_idx_0 = onboard_matlab_ConstB.Gain19;
    30cc:	e1a02802 	mov	r2, r2, lsl #16
    30d0:	e1a01801 	mov	r1, r1, lsl #16
    30d4:	e1a00800 	mov	r0, r0, lsl #16
    30d8:	e1d3e0b2 	ldrh	lr, [r3, #2]
    30dc:	e1a02822 	mov	r2, r2, lsr #16
    30e0:	e1a01821 	mov	r1, r1, lsr #16
    30e4:	e1a00820 	mov	r0, r0, lsr #16
    30e8:	e1a0c80c 	mov	ip, ip, lsl #16
    30ec:	e58de028 	str	lr, [sp, #40]
    30f0:	e1d370b0 	ldrh	r7, [r3]
    30f4:	e58d2018 	str	r2, [sp, #24]
    30f8:	e58d101c 	str	r1, [sp, #28]
    30fc:	e58d0020 	str	r0, [sp, #32]
    3100:	e1a0982c 	mov	r9, ip, lsr #16
    break;
  }

  /* End of MultiPortSwitch: '<S3>/Multiport Switch' */

  /* Outport: '<Root>/UART_Data_Out' incorporates:
   *  BusCreator: '<Root>/BusConversion_InsertedFor_UART_Data_Out_at_inport_0'
   *  BusSelector: '<S6>/Bus Selector'
   *  Gain: '<S3>/Gain'
   *  Gain: '<S3>/Gain1'
   *  Gain: '<S3>/Gain2'
   *  Gain: '<S3>/Gain3'
   *  Gain: '<S3>/Gain4'
   *  Gain: '<S3>/Gain5'
   *  Gain: '<S3>/Gain6'
   *  Gain: '<S3>/Gain7'
   *  Gain: '<S3>/Gain8'
   *  Gain: '<S6>/Gain'
   *  Gain: '<S6>/Gain1'
   *  Gain: '<S6>/Gain2'
   *  Gain: '<S6>/Gain3'
   *  Gain: '<S6>/Gain4'
   *  Gain: '<S6>/Gain5'
   *  Gain: '<S6>/Gain6'
   *  Gain: '<S6>/Gain7'
   *  Gain: '<S6>/Gain8'
   *  Inport: '<Root>/IMU_Data_In'
   */
  onboard_matlab_Y.UART_Data_Out.uart_debug_01 = (int16_T)((int16_T)
    3104:	e59a1000 	ldr	r1, [sl]
    3108:	e59f07c0 	ldr	r0, [pc, #1984]	; 38d0 <.text+0x38d0>
    310c:	ebfffb24 	bl	1da4 <mul_s32_s32_s32_sr30>
    3110:	e1a03800 	mov	r3, r0, lsl #16
    3114:	e1a03ac3 	mov	r3, r3, asr #21
    mul_s32_s32_s32_sr30(307041569, onboard_matlab_U.IMU_Data_In.angle_roll) >>
    5);
  onboard_matlab_Y.UART_Data_Out.uart_debug_02 = (int16_T)((int16_T)
    3118:	e59a1004 	ldr	r1, [sl, #4]
    311c:	e1c832b4 	strh	r3, [r8, #36]
    3120:	e59f07a8 	ldr	r0, [pc, #1960]	; 38d0 <.text+0x38d0>
    3124:	ebfffb1e 	bl	1da4 <mul_s32_s32_s32_sr30>
    3128:	e1a03800 	mov	r3, r0, lsl #16
    312c:	e1a03ac3 	mov	r3, r3, asr #21
    mul_s32_s32_s32_sr30(307041569, onboard_matlab_U.IMU_Data_In.angle_pitch) >>
    5);
  onboard_matlab_Y.UART_Data_Out.uart_debug_03 = (int16_T)((int16_T)
    3130:	e59a1008 	ldr	r1, [sl, #8]
    3134:	e1c832b6 	strh	r3, [r8, #38]
    3138:	e59f0790 	ldr	r0, [pc, #1936]	; 38d0 <.text+0x38d0>
    313c:	ebfffb24 	bl	1dd4 <mul_s32_s32_s32_sr32>
    3140:	e1a03800 	mov	r3, r0, lsl #16
    3144:	e1a039c3 	mov	r3, r3, asr #19
    mul_s32_s32_s32_sr32(307041569, onboard_matlab_U.IMU_Data_In.angle_yaw) >> 3);
  onboard_matlab_Y.UART_Data_Out.uart_debug_04 = (int16_T)((int16_T)
    3148:	e59a100c 	ldr	r1, [sl, #12]
    314c:	e1c832b8 	strh	r3, [r8, #40]
    3150:	e59f077c 	ldr	r0, [pc, #1916]	; 38d4 <.text+0x38d4>
    3154:	ebfffb12 	bl	1da4 <mul_s32_s32_s32_sr30>
    3158:	e1a03800 	mov	r3, r0, lsl #16
    315c:	e1a039c3 	mov	r3, r3, asr #19
    mul_s32_s32_s32_sr30(1184573955, onboard_matlab_U.IMU_Data_In.angvel_roll) >>
    3);
  onboard_matlab_Y.UART_Data_Out.uart_debug_05 = (int16_T)((int16_T)
    3160:	e59a1010 	ldr	r1, [sl, #16]
    3164:	e1c832ba 	strh	r3, [r8, #42]
    3168:	e59f0764 	ldr	r0, [pc, #1892]	; 38d4 <.text+0x38d4>
    316c:	ebfffb0c 	bl	1da4 <mul_s32_s32_s32_sr30>
    3170:	e1a03800 	mov	r3, r0, lsl #16
    3174:	e1a039c3 	mov	r3, r3, asr #19
    mul_s32_s32_s32_sr30(1184573955, onboard_matlab_U.IMU_Data_In.angvel_pitch) >>
    3);
  onboard_matlab_Y.UART_Data_Out.uart_debug_06 = (int16_T)((int16_T)
    3178:	e59a1014 	ldr	r1, [sl, #20]
    317c:	e1c832bc 	strh	r3, [r8, #44]
    3180:	e59f074c 	ldr	r0, [pc, #1868]	; 38d4 <.text+0x38d4>
    3184:	ebfffb06 	bl	1da4 <mul_s32_s32_s32_sr30>
    mul_s32_s32_s32_sr30(1184573955, onboard_matlab_U.IMU_Data_In.angvel_yaw) >>
    3);
  onboard_matlab_Y.UART_Data_Out.uart_debug_07 = (int16_T)((int16_T)(16777 *
    3188:	e1da31f8 	ldrsh	r3, [sl, #24]
    onboard_matlab_U.IMU_Data_In.acc_x >> 14) >> 1);
  onboard_matlab_Y.UART_Data_Out.uart_debug_08 = (int16_T)((int16_T)(16777 *
    318c:	e1da21fa 	ldrsh	r2, [sl, #26]
    onboard_matlab_U.IMU_Data_In.acc_y >> 14) >> 1);
  onboard_matlab_Y.UART_Data_Out.uart_debug_09 = (int16_T)((int16_T)(16777 *
    3190:	e1da41fc 	ldrsh	r4, [sl, #28]
    3194:	e0831303 	add	r1, r3, r3, lsl #6
    3198:	e082c302 	add	ip, r2, r2, lsl #6
    319c:	e084e304 	add	lr, r4, r4, lsl #6
    31a0:	e0831081 	add	r1, r3, r1, lsl #1
    31a4:	e082c08c 	add	ip, r2, ip, lsl #1
    31a8:	e084e08e 	add	lr, r4, lr, lsl #1
    31ac:	e0831201 	add	r1, r3, r1, lsl #4
    31b0:	e082c20c 	add	ip, r2, ip, lsl #4
    onboard_matlab_U.IMU_Data_In.acc_z >> 14) >> 1);
  onboard_matlab_Y.UART_Data_Out.uart_debug_10 = rtb_DataTypeConversion;
  onboard_matlab_Y.UART_Data_Out.uart_debug_11 = rtb_MultiportSwitch_idx;
  onboard_matlab_Y.UART_Data_Out.uart_debug_12 = rtb_MultiportSwitch_idx_0;
  onboard_matlab_Y.UART_Data_Out.uart_debug_13 = rtb_MultiportSwitch_idx_1;
  onboard_matlab_Y.UART_Data_Out.uart_debug_14 = rtb_MultiportSwitch_idx_2;
  onboard_matlab_Y.UART_Data_Out.uart_debug_15 = rtb_Gain14;
  onboard_matlab_Y.UART_Data_Out.uart_debug_16 = rtb_Gain15;
  onboard_matlab_Y.UART_Data_Out.uart_debug_17 = rtb_Gain16;
  onboard_matlab_Y.UART_Data_Out.uart_debug_18 = rtb_Gain17;
  onboard_matlab_Y.UART_Data_Out.uart_debug_19 = rtb_Saturation4_idx;
  onboard_matlab_Y.UART_Data_Out.uart_debug_20 = rtb_Saturation4_idx_0;

  /* Sum: '<S14>/Sum' incorporates:
   *  UnitDelay: '<S14>/Unit Delay'
   */
  rtb_Gain10 = (int16_T)(onboard_matlab_DWork.UnitDelay_DSTATE + 1);
    31b4:	e59fa6e0 	ldr	sl, [pc, #1760]	; 389c <.text+0x389c>
    31b8:	e084e20e 	add	lr, r4, lr, lsl #4
    31bc:	e0833181 	add	r3, r3, r1, lsl #3
    31c0:	e082218c 	add	r2, r2, ip, lsl #3
    31c4:	e1da50b8 	ldrh	r5, [sl, #8]
    31c8:	e084418e 	add	r4, r4, lr, lsl #3

  /* Update for DiscreteIntegrator: '<S11>/Discrete-Time Integrator1' */
  if (rtb_Sum2 == 0) {
    31cc:	e59dc008 	ldr	ip, [sp, #8]
    31d0:	e59de028 	ldr	lr, [sp, #40]
    31d4:	e1a03103 	mov	r3, r3, lsl #2
    31d8:	e1a02102 	mov	r2, r2, lsl #2
    31dc:	e1a038c3 	mov	r3, r3, asr #17
    31e0:	e1a028c2 	mov	r2, r2, asr #17
    31e4:	e1c8e4ba 	strh	lr, [r8, #74]
    31e8:	e1c833b0 	strh	r3, [r8, #48]
    31ec:	e1c823b2 	strh	r2, [r8, #50]
    31f0:	e1a00800 	mov	r0, r0, lsl #16
    31f4:	e59d2018 	ldr	r2, [sp, #24]
    31f8:	e1a04104 	mov	r4, r4, lsl #2
    31fc:	e2855001 	add	r5, r5, #1	; 0x1
    3200:	e35c0000 	cmp	ip, #0	; 0x0
    3204:	e59d100c 	ldr	r1, [sp, #12]
    3208:	e28d301c 	add	r3, sp, #28	; 0x1c
    320c:	e8930408 	ldmia	r3, {r3, sl}
    3210:	e28dc010 	add	ip, sp, #16	; 0x10
    3214:	e89c5000 	ldmia	ip, {ip, lr}
    3218:	e1a009c0 	mov	r0, r0, asr #19
    321c:	e1a048c4 	mov	r4, r4, asr #17
    3220:	e1a05805 	mov	r5, r5, lsl #16
    3224:	e1c823b8 	strh	r2, [r8, #56]
    3228:	e1c802be 	strh	r0, [r8, #46]
    322c:	e1c843b4 	strh	r4, [r8, #52]
    3230:	e1c813b6 	strh	r1, [r8, #54]
    3234:	e1c833ba 	strh	r3, [r8, #58]
    3238:	e1c8a3bc 	strh	sl, [r8, #60]
    323c:	e1c893be 	strh	r9, [r8, #62]
    3240:	e1c8c4b0 	strh	ip, [r8, #64]
    3244:	e1c8e4b2 	strh	lr, [r8, #66]
    3248:	e1c8b4b4 	strh	fp, [r8, #68]
    324c:	e1c864b6 	strh	r6, [r8, #70]
    3250:	e1c874b8 	strh	r7, [r8, #72]
    3254:	e59f2640 	ldr	r2, [pc, #1600]	; 389c <.text+0x389c>
    3258:	e1a08825 	mov	r8, r5, lsr #16
    325c:	0a000037 	beq	3340 <.text+0x3340>
    /* Saturate: '<S11>/Saturation4' */
    sLong2MultiWord(32767, &tmp_a.chunks[0U], 3);
    sMultiWordShl(&tmp_a.chunks[0U], 3, 38U, &tmp_9.chunks[0U], 3);
    sMultiWord2MultiWord(&tmp_9.chunks[0U], 3, &tmp_2.chunks[0U], 2);
    if (sMultiWordGe(&rtb_Sum3.chunks[0U], &tmp_2.chunks[0U], 2)) {
      rtb_Saturation4_idx = MAX_int16_T;
    } else {
      sLong2MultiWord(0, &tmp_a.chunks[0U], 3);
      sMultiWordShl(&tmp_a.chunks[0U], 3, 38U, &tmp_9.chunks[0U], 3);
      sMultiWord2MultiWord(&tmp_9.chunks[0U], 3, &tmp_b.chunks[0U], 2);
      if (sMultiWordLe(&rtb_Sum3.chunks[0U], &tmp_b.chunks[0U], 2)) {
        rtb_Saturation4_idx = 0;
      } else {
        sMultiWordShrZero(&rtb_Sum3.chunks[0U], 2, 38U, &tmp_d.chunks[0U], 2);
        rtb_Saturation4_idx = (int16_T)MultiWord2sLong(&tmp_d.chunks[0U]);
      }
    }

    /* End of Saturate: '<S11>/Saturation4' */
    tmp_2 = onboard_matlab_ConstP.DiscreteTimeIntegrator1_ga;

    /* Product: '<S11>/Product' incorporates:
     *  Gain: '<S11>/Gain1'
     */
    sLong2MultiWord(25736 * rtb_Saturation4_idx, &tmp_f.chunks[0U], 2);
    sMultiWordShl(&tmp_f.chunks[0U], 2, 8U, &tmp_e.chunks[0U], 2);
    sMultiWordMul(&tmp_2.chunks[0U], 2, &tmp_e.chunks[0U], 2, &tmp_8.chunks[0U],
                  4);
    sMultiWordShrZero(&tmp_8.chunks[0U], 4, 62U, &tmp_7.chunks[0U], 4);
    onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE += MultiWord2sLong
      (&tmp_7.chunks[0U]);
    if (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE >= 1686629713) {
      onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE = 1686629713;
    } else {
      if (onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE <= -1686629713) {
        onboard_matlab_DWork.DiscreteTimeIntegrator1_DSTATE = -1686629713;
      }
    }
  }

  if (rtb_Sum2 > 0) {
    3260:	e59d7008 	ldr	r7, [sp, #8]
    3264:	e1a03c07 	mov	r3, r7, lsl #24
    3268:	e3530000 	cmp	r3, #0	; 0x0
    onboard_matlab_DWork.DiscreteTimeIntegrator1_PrevRes = 1;
    326c:	c3a03001 	movgt	r3, #1	; 0x1
  } else if (rtb_Sum2 < 0) {
    onboard_matlab_DWork.DiscreteTimeIntegrator1_PrevRes = -1;
    3270:	d3e03000 	mvnle	r3, #0	; 0x0
    3274:	c5c2300a 	strgtb	r3, [r2, #10]
    3278:	d5c2300a 	strleb	r3, [r2, #10]
  } else {
    onboard_matlab_DWork.DiscreteTimeIntegrator1_PrevRes = 0;
  }

  /* End of Update for DiscreteIntegrator: '<S11>/Discrete-Time Integrator1' */

  /* Update for DiscreteIntegrator: '<S11>/Discrete-Time Integrator2' */
  if (rtb_Sum3_h == 0) {
    327c:	e59da024 	ldr	sl, [sp, #36]
    3280:	e35a0000 	cmp	sl, #0	; 0x0
    3284:	1a00001c 	bne	32fc <.text+0x32fc>
    onboard_matlab_DWork.DiscreteTimeIntegrator2_DSTATE += 2097;
    3288:	e59fc60c 	ldr	ip, [pc, #1548]	; 389c <.text+0x389c>
    328c:	e59c3004 	ldr	r3, [ip, #4]
    3290:	e2833e83 	add	r3, r3, #2096	; 0x830
    3294:	e2833001 	add	r3, r3, #1	; 0x1
    3298:	e58c3004 	str	r3, [ip, #4]
  }

  if (rtb_Sum3_h > 0) {
    onboard_matlab_DWork.DiscreteTimeIntegrator2_PrevRes = 1;
  } else if (rtb_Sum3_h < 0) {
    onboard_matlab_DWork.DiscreteTimeIntegrator2_PrevRes = -1;
  } else {
    onboard_matlab_DWork.DiscreteTimeIntegrator2_PrevRes = 0;
    329c:	e5cca00b 	strb	sl, [ip, #11]
  }

  /* End of Update for DiscreteIntegrator: '<S11>/Discrete-Time Integrator2' */

  /* Switch: '<S14>/FixPt Switch' */
  if (rtb_Gain10 > 100) {
    32a0:	e1a03808 	mov	r3, r8, lsl #16
    32a4:	e3530719 	cmp	r3, #6553600	; 0x640000
    /* Update for UnitDelay: '<S14>/Unit Delay' incorporates:
     *  Constant: '<S14>/Constant1'
     */
    onboard_matlab_DWork.UnitDelay_DSTATE = 1;
    32a8:	c59f25ec 	ldrgt	r2, [pc, #1516]	; 389c <.text+0x389c>
  } else {
    /* Update for UnitDelay: '<S14>/Unit Delay' */
    onboard_matlab_DWork.UnitDelay_DSTATE = rtb_Gain10;
    32ac:	d59f75e8 	ldrle	r7, [pc, #1512]	; 389c <.text+0x389c>
    32b0:	c3a03001 	movgt	r3, #1	; 0x1
    32b4:	c1c230b8 	strgth	r3, [r2, #8]
    32b8:	d1c780b8 	strleh	r8, [r7, #8]
  }

  /* End of Switch: '<S14>/FixPt Switch' */
}
    32bc:	e28dd0e8 	add	sp, sp, #232	; 0xe8
    32c0:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    32c4:	e12fff1e 	bx	lr
    32c8:	e59fc5cc 	ldr	ip, [pc, #1484]	; 389c <.text+0x389c>
    32cc:	e1dc30da 	ldrsb	r3, [ip, #10]
    32d0:	e3530000 	cmp	r3, #0	; 0x0
    32d4:	1afffe1e 	bne	2b54 <onboard_matlab_step0+0x7c>
    32d8:	e1520000 	cmp	r2, r0
    32dc:	c59f35f4 	ldrgt	r3, [pc, #1524]	; 38d8 <.text+0x38d8>
    32e0:	c59f25b4 	ldrgt	r2, [pc, #1460]	; 389c <.text+0x389c>
    32e4:	c5823000 	strgt	r3, [r2]
    32e8:	cafffe1c 	bgt	2b60 <onboard_matlab_step0+0x88>
    32ec:	e1520001 	cmp	r2, r1
    32f0:	d59f35a4 	ldrle	r3, [pc, #1444]	; 389c <.text+0x389c>
    32f4:	d5831000 	strle	r1, [r3]
    32f8:	eafffe18 	b	2b60 <onboard_matlab_step0+0x88>
    32fc:	c59fe598 	ldrgt	lr, [pc, #1432]	; 389c <.text+0x389c>
    3300:	d59f1594 	ldrle	r1, [pc, #1428]	; 389c <.text+0x389c>
    3304:	c3a03001 	movgt	r3, #1	; 0x1
    3308:	d3e03000 	mvnle	r3, #0	; 0x0
    330c:	c5ce300b 	strgtb	r3, [lr, #11]
    3310:	d5c1300b 	strleb	r3, [r1, #11]
    3314:	eaffffe1 	b	32a0 <.text+0x32a0>
    3318:	e59f357c 	ldr	r3, [pc, #1404]	; 389c <.text+0x389c>
    331c:	e3a01014 	mov	r1, #20	; 0x14
    3320:	e1d300f8 	ldrsh	r0, [r3, #8]
    3324:	ebfffa5e 	bl	1ca4 <div_nzp_s32_ceiling>
    3328:	e59f3584 	ldr	r3, [pc, #1412]	; 38b4 <.text+0x38b4>
    332c:	e1a00800 	mov	r0, r0, lsl #16
    3330:	e08337c0 	add	r3, r3, r0, asr #15
    3334:	e1d331b6 	ldrh	r3, [r3, #22]
    3338:	e58d300c 	str	r3, [sp, #12]
    333c:	eaffff37 	b	3020 <onboard_matlab_step0+0x548>
    3340:	e3a04003 	mov	r4, #3	; 0x3
    3344:	e3a00c7f 	mov	r0, #32512	; 0x7f00
    3348:	e28000ff 	add	r0, r0, #255	; 0xff
    334c:	e28d109c 	add	r1, sp, #156	; 0x9c
    3350:	e1a02004 	mov	r2, r4
    3354:	ebfffd52 	bl	28a4 <sLong2MultiWord>
    3358:	e28d3084 	add	r3, sp, #132	; 0x84
    335c:	e28d009c 	add	r0, sp, #156	; 0x9c
    3360:	e1a01004 	mov	r1, r4
    3364:	e3a02026 	mov	r2, #38	; 0x26
    3368:	e58d4000 	str	r4, [sp]
    336c:	ebfffd00 	bl	2774 <sMultiWordShl>
    3370:	e28d0084 	add	r0, sp, #132	; 0x84
    3374:	e1a01004 	mov	r1, r4
    3378:	e28d20d8 	add	r2, sp, #216	; 0xd8
    337c:	e3a03002 	mov	r3, #2	; 0x2
    3380:	ebfffcd8 	bl	26e8 <sMultiWord2MultiWord>
    3384:	e28d00c8 	add	r0, sp, #200	; 0xc8
    3388:	e28d10d8 	add	r1, sp, #216	; 0xd8
    338c:	e3a02002 	mov	r2, #2	; 0x2
    3390:	ebfffd71 	bl	295c <sMultiWordGe>
    3394:	e3500000 	cmp	r0, #0	; 0x0
    3398:	13a005c9 	movne	r0, #843055104	; 0x32400000
    339c:	12800be6 	addne	r0, r0, #235520	; 0x39800
    33a0:	12800fde 	addne	r0, r0, #888	; 0x378
    33a4:	0a000114 	beq	37fc <.text+0x37fc>
    33a8:	e59f3504 	ldr	r3, [pc, #1284]	; 38b4 <.text+0x38b4>
    33ac:	e3a04002 	mov	r4, #2	; 0x2
    33b0:	e2836010 	add	r6, r3, #16	; 0x10
    33b4:	e8961040 	ldmia	r6, {r6, ip}
    33b8:	e28d50a8 	add	r5, sp, #168	; 0xa8
    33bc:	e1a01005 	mov	r1, r5
    33c0:	e1a02004 	mov	r2, r4
    33c4:	e28d70c0 	add	r7, sp, #192	; 0xc0
    33c8:	e58dc0dc 	str	ip, [sp, #220]
    33cc:	e58d60d8 	str	r6, [sp, #216]
    33d0:	ebfffd33 	bl	28a4 <sLong2MultiWord>
    33d4:	e1a00005 	mov	r0, r5
    33d8:	e1a01004 	mov	r1, r4
    33dc:	e3a02008 	mov	r2, #8	; 0x8
    33e0:	e1a03007 	mov	r3, r7
    33e4:	e58d4000 	str	r4, [sp]
    33e8:	ebfffce1 	bl	2774 <sMultiWordShl>
    33ec:	e1a01004 	mov	r1, r4
    33f0:	e1a03001 	mov	r3, r1
    33f4:	e0844004 	add	r4, r4, r4
    33f8:	e28d00d8 	add	r0, sp, #216	; 0xd8
    33fc:	e1a02007 	mov	r2, r7
    3400:	e28d5074 	add	r5, sp, #116	; 0x74
    3404:	e28d6064 	add	r6, sp, #100	; 0x64
    3408:	e58d5000 	str	r5, [sp]
    340c:	e58d4004 	str	r4, [sp, #4]
    3410:	ebfffbba 	bl	2300 <sMultiWordMul>
    3414:	e1a01004 	mov	r1, r4
    3418:	e3a0203e 	mov	r2, #62	; 0x3e
    341c:	e1a03006 	mov	r3, r6
    3420:	e1a00005 	mov	r0, r5
    3424:	e58d4000 	str	r4, [sp]
    3428:	ebfffd58 	bl	2990 <sMultiWordShrZero>
    342c:	e1a00006 	mov	r0, r6
    3430:	ebfffae8 	bl	1fd8 <MultiWord2sLong>
    3434:	e59f1460 	ldr	r1, [pc, #1120]	; 389c <.text+0x389c>
    3438:	e5913000 	ldr	r3, [r1]
    343c:	e59f2460 	ldr	r2, [pc, #1120]	; 38a4 <.text+0x38a4>
    3440:	e0800003 	add	r0, r0, r3
    3444:	e1500002 	cmp	r0, r2
    3448:	c59f3488 	ldrgt	r3, [pc, #1160]	; 38d8 <.text+0x38d8>
    344c:	e5810000 	str	r0, [r1]
    3450:	c5813000 	strgt	r3, [r1]
    3454:	da0000d4 	ble	37ac <.text+0x37ac>
    3458:	e59fa43c 	ldr	sl, [pc, #1084]	; 389c <.text+0x389c>
    345c:	e3a03000 	mov	r3, #0	; 0x0
    3460:	e5ca300a 	strb	r3, [sl, #10]
    3464:	eaffff84 	b	327c <.text+0x327c>
    3468:	e59f346c 	ldr	r3, [pc, #1132]	; 38dc <.text+0x38dc>
    346c:	e1520003 	cmp	r2, r3
    3470:	aa00000d 	bge	34ac <.text+0x34ac>
    3474:	e3a033ed 	mov	r3, #-1275068413	; 0xb4000003
    3478:	e283389a 	add	r3, r3, #10092544	; 0x9a0000
    347c:	e2833c0e 	add	r3, r3, #3584	; 0xe00
    3480:	e1520003 	cmp	r2, r3
    3484:	a28225c9 	addge	r2, r2, #843055104	; 0x32400000
    3488:	a2822bfd 	addge	r2, r2, #259072	; 0x3f400
    348c:	a2822faa 	addge	r2, r2, #680	; 0x2a8
    3490:	a2822001 	addge	r2, r2, #1	; 0x1
    3494:	a3a06001 	movge	r6, #1	; 0x1
    3498:	aafffdef 	bge	2c5c <onboard_matlab_step0+0x184>
    349c:	e2822319 	add	r2, r2, #1677721600	; 0x64000000
    34a0:	e2822887 	add	r2, r2, #8847360	; 0x870000
    34a4:	e2822ced 	add	r2, r2, #60672	; 0xed00
    34a8:	e2822051 	add	r2, r2, #81	; 0x51
    34ac:	e3a06000 	mov	r6, #0	; 0x0
    34b0:	eafffde9 	b	2c5c <onboard_matlab_step0+0x184>
    34b4:	e59f3410 	ldr	r3, [pc, #1040]	; 38cc <.text+0x38cc>
    34b8:	e1d3c2b6 	ldrh	ip, [r3, #38]
    34bc:	e1d371bc 	ldrh	r7, [r3, #28]
    34c0:	e58dc028 	str	ip, [sp, #40]
    34c4:	e1d3e1b4 	ldrh	lr, [r3, #20]
    34c8:	e1d311b6 	ldrh	r1, [r3, #22]
    34cc:	e1d321b8 	ldrh	r2, [r3, #24]
    34d0:	e58d7010 	str	r7, [sp, #16]
    34d4:	e1d3c1be 	ldrh	ip, [r3, #30]
    34d8:	e1d391ba 	ldrh	r9, [r3, #26]
    34dc:	e1d3b2b0 	ldrh	fp, [r3, #32]
    34e0:	e1d362b2 	ldrh	r6, [r3, #34]
    34e4:	e1d372b4 	ldrh	r7, [r3, #36]
    34e8:	e58de018 	str	lr, [sp, #24]
    34ec:	e58d101c 	str	r1, [sp, #28]
    34f0:	e58d2020 	str	r2, [sp, #32]
    34f4:	e58dc014 	str	ip, [sp, #20]
    34f8:	eaffff01 	b	3104 <.text+0x3104>
    34fc:	e59f33dc 	ldr	r3, [pc, #988]	; 38e0 <.text+0x38e0>
    3500:	e1da18f6 	ldrsh	r1, [sl, #134]
    3504:	e1da08f8 	ldrsh	r0, [sl, #136]
    3508:	e593c000 	ldr	ip, [r3]
    350c:	e0811101 	add	r1, r1, r1, lsl #2
    3510:	e0800100 	add	r0, r0, r0, lsl #2
    3514:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
    3518:	e1a03843 	mov	r3, r3, asr #16
    351c:	e1a0c3cc 	mov	ip, ip, asr #7
    3520:	e1a01081 	mov	r1, r1, lsl #1
    3524:	e1a00080 	mov	r0, r0, lsl #1
    3528:	e1500003 	cmp	r0, r3
    352c:	b1a00003 	movlt	r0, r3
    3530:	e15c0003 	cmp	ip, r3
    3534:	b1a0c003 	movlt	ip, r3
    3538:	e1510003 	cmp	r1, r3
    353c:	b1a01003 	movlt	r1, r3
    3540:	e59f3384 	ldr	r3, [pc, #900]	; 38cc <.text+0x38cc>
    3544:	e3a02c7f 	mov	r2, #32512	; 0x7f00
    3548:	e28220ff 	add	r2, r2, #255	; 0xff
    354c:	e1d370ba 	ldrh	r7, [r3, #10]
    3550:	e1dae8fa 	ldrsh	lr, [sl, #138]
    3554:	e1da48fc 	ldrsh	r4, [sl, #140]
    3558:	e1500002 	cmp	r0, r2
    355c:	a1a00002 	movge	r0, r2
    3560:	e15c0002 	cmp	ip, r2
    3564:	a1a0c002 	movge	ip, r2
    3568:	e1510002 	cmp	r1, r2
    356c:	a1a01002 	movge	r1, r2
    3570:	e1a0c80c 	mov	ip, ip, lsl #16
    3574:	e1a01801 	mov	r1, r1, lsl #16
    3578:	e1a00800 	mov	r0, r0, lsl #16
    357c:	e1a0e78e 	mov	lr, lr, lsl #15
    3580:	e1a04784 	mov	r4, r4, lsl #15
    3584:	e1d321b2 	ldrh	r2, [r3, #18]
    3588:	e58d7014 	str	r7, [sp, #20]
    358c:	e1d3b0bc 	ldrh	fp, [r3, #12]
    3590:	e1d360be 	ldrh	r6, [r3, #14]
    3594:	e1d371b0 	ldrh	r7, [r3, #16]
    3598:	e1a0c82c 	mov	ip, ip, lsr #16
    359c:	e1a01821 	mov	r1, r1, lsr #16
    35a0:	e1a00820 	mov	r0, r0, lsr #16
    35a4:	e1a04824 	mov	r4, r4, lsr #16
    35a8:	e1a0982e 	mov	r9, lr, lsr #16
    35ac:	e58d2028 	str	r2, [sp, #40]
    35b0:	e58dc018 	str	ip, [sp, #24]
    35b4:	e58d101c 	str	r1, [sp, #28]
    35b8:	e58d0020 	str	r0, [sp, #32]
    35bc:	e58d4010 	str	r4, [sp, #16]
    35c0:	eafffecf 	b	3104 <.text+0x3104>
    35c4:	e59a1044 	ldr	r1, [sl, #68]
    35c8:	e59f0314 	ldr	r0, [pc, #788]	; 38e4 <.text+0x38e4>
    35cc:	ebfffa59 	bl	1f38 <mul_s32_s32_s32_sr31_sat_zero>
    35d0:	e59a1040 	ldr	r1, [sl, #64]
    35d4:	e1a06000 	mov	r6, r0
    35d8:	e59f0304 	ldr	r0, [pc, #772]	; 38e4 <.text+0x38e4>
    35dc:	ebfffa2d 	bl	1e98 <mul_s32_s32_s32_sr30_sat_zero>
    35e0:	e59a104c 	ldr	r1, [sl, #76]
    35e4:	e1a05000 	mov	r5, r0
    35e8:	e59f02f8 	ldr	r0, [pc, #760]	; 38e8 <.text+0x38e8>
    35ec:	ebfffa01 	bl	1df8 <mul_s32_s32_s32_sr28_sat_zero>
    35f0:	e59a1050 	ldr	r1, [sl, #80]
    35f4:	e1a04000 	mov	r4, r0
    35f8:	e59f02e8 	ldr	r0, [pc, #744]	; 38e8 <.text+0x38e8>
    35fc:	ebfff9fd 	bl	1df8 <mul_s32_s32_s32_sr28_sat_zero>
    3600:	e59a3068 	ldr	r3, [sl, #104]
    3604:	e3130002 	tst	r3, #2	; 0x2
    3608:	e20320ff 	and	r2, r3, #255	; 0xff
    360c:	11e03f82 	mvnne	r3, r2, lsl #31
    3610:	11e03fa3 	mvnne	r3, r3, lsr #31
    3614:	02033001 	andeq	r3, r3, #1	; 0x1
    3618:	11a03c83 	movne	r3, r3, lsl #25
    361c:	01a03c83 	moveq	r3, r3, lsl #25
    3620:	11a03823 	movne	r3, r3, lsr #16
    3624:	01a03823 	moveq	r3, r3, lsr #16
    3628:	158d3010 	strne	r3, [sp, #16]
    362c:	058d3010 	streq	r3, [sp, #16]
    3630:	e1a0e000 	mov	lr, r0
    3634:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
    3638:	e1a03843 	mov	r3, r3, asr #16
    363c:	e1a01746 	mov	r1, r6, asr #14
    3640:	e1a007c5 	mov	r0, r5, asr #15
    3644:	e1a0c0c4 	mov	ip, r4, asr #1
    3648:	e1a0e0ce 	mov	lr, lr, asr #1
    364c:	e3a02c7f 	mov	r2, #32512	; 0x7f00
    3650:	e28220ff 	add	r2, r2, #255	; 0xff
    3654:	e15e0003 	cmp	lr, r3
    3658:	b1a0e003 	movlt	lr, r3
    365c:	e1510003 	cmp	r1, r3
    3660:	b1a01003 	movlt	r1, r3
    3664:	e1500003 	cmp	r0, r3
    3668:	b1a00003 	movlt	r0, r3
    366c:	e15c0003 	cmp	ip, r3
    3670:	b1a0c003 	movlt	ip, r3
    3674:	e1da48fe 	ldrsh	r4, [sl, #142]
    3678:	e1da59f0 	ldrsh	r5, [sl, #144]
    367c:	e1da69f2 	ldrsh	r6, [sl, #146]
    3680:	e1da79f4 	ldrsh	r7, [sl, #148]
    3684:	e59f3240 	ldr	r3, [pc, #576]	; 38cc <.text+0x38cc>
    3688:	e15e0002 	cmp	lr, r2
    368c:	a1a0e002 	movge	lr, r2
    3690:	e1510002 	cmp	r1, r2
    3694:	a1a01002 	movge	r1, r2
    3698:	e1500002 	cmp	r0, r2
    369c:	a1a00002 	movge	r0, r2
    36a0:	e15c0002 	cmp	ip, r2
    36a4:	a1a0c002 	movge	ip, r2
    36a8:	e1a01801 	mov	r1, r1, lsl #16
    36ac:	e1a00800 	mov	r0, r0, lsl #16
    36b0:	e1a0c80c 	mov	ip, ip, lsl #16
    36b4:	e1a0e80e 	mov	lr, lr, lsl #16
    36b8:	e1a04784 	mov	r4, r4, lsl #15
    36bc:	e1a05785 	mov	r5, r5, lsl #15
    36c0:	e1a06786 	mov	r6, r6, lsl #15
    36c4:	e1a07787 	mov	r7, r7, lsl #15
    36c8:	e1d330b8 	ldrh	r3, [r3, #8]
    36cc:	e1a01821 	mov	r1, r1, lsr #16
    36d0:	e1a00820 	mov	r0, r0, lsr #16
    36d4:	e1a0c82c 	mov	ip, ip, lsr #16
    36d8:	e1a04824 	mov	r4, r4, lsr #16
    36dc:	e1a0982e 	mov	r9, lr, lsr #16
    36e0:	e1a0b825 	mov	fp, r5, lsr #16
    36e4:	e1a06826 	mov	r6, r6, lsr #16
    36e8:	e1a07827 	mov	r7, r7, lsr #16
    36ec:	e58d3028 	str	r3, [sp, #40]
    36f0:	e58d1018 	str	r1, [sp, #24]
    36f4:	e58d001c 	str	r0, [sp, #28]
    36f8:	e58dc020 	str	ip, [sp, #32]
    36fc:	e58d4014 	str	r4, [sp, #20]
    3700:	eafffe7f 	b	3104 <.text+0x3104>
    3704:	e5da309c 	ldrb	r3, [sl, #156]
    3708:	e5da209d 	ldrb	r2, [sl, #157]
    370c:	e5da109e 	ldrb	r1, [sl, #158]
    3710:	e5da009f 	ldrb	r0, [sl, #159]
    3714:	e083c103 	add	ip, r3, r3, lsl #2
    3718:	e082e102 	add	lr, r2, r2, lsl #2
    371c:	e083318c 	add	r3, r3, ip, lsl #3
    3720:	e0814101 	add	r4, r1, r1, lsl #2
    3724:	e59fc1a0 	ldr	ip, [pc, #416]	; 38cc <.text+0x38cc>
    3728:	e0805100 	add	r5, r0, r0, lsl #2
    372c:	e082218e 	add	r2, r2, lr, lsl #3
    3730:	e0811184 	add	r1, r1, r4, lsl #3
    3734:	e0800185 	add	r0, r0, r5, lsl #3
    3738:	e1dc70b6 	ldrh	r7, [ip, #6]
    373c:	e1a03883 	mov	r3, r3, lsl #17
    3740:	e1a02882 	mov	r2, r2, lsl #17
    3744:	e1a01881 	mov	r1, r1, lsl #17
    3748:	e1a00880 	mov	r0, r0, lsl #17
    374c:	e1a03ac3 	mov	r3, r3, asr #21
    3750:	e1a02ac2 	mov	r2, r2, asr #21
    3754:	e1a01ac1 	mov	r1, r1, asr #21
    3758:	e1a00ac0 	mov	r0, r0, asr #21
    375c:	e1a03803 	mov	r3, r3, lsl #16
    3760:	e1a02802 	mov	r2, r2, lsl #16
    3764:	e1a01801 	mov	r1, r1, lsl #16
    3768:	e1a00800 	mov	r0, r0, lsl #16
    376c:	e58d7028 	str	r7, [sp, #40]
    3770:	e1dc70b4 	ldrh	r7, [ip, #4]
    3774:	e1a0e822 	mov	lr, r2, lsr #16
    3778:	e1a0c823 	mov	ip, r3, lsr #16
    377c:	e1a0b821 	mov	fp, r1, lsr #16
    3780:	e1a03823 	mov	r3, r3, lsr #16
    3784:	e1a02822 	mov	r2, r2, lsr #16
    3788:	e1a01821 	mov	r1, r1, lsr #16
    378c:	e1a06820 	mov	r6, r0, lsr #16
    3790:	e1a09820 	mov	r9, r0, lsr #16
    3794:	e58dc010 	str	ip, [sp, #16]
    3798:	e58de014 	str	lr, [sp, #20]
    379c:	e58d3018 	str	r3, [sp, #24]
    37a0:	e58d201c 	str	r2, [sp, #28]
    37a4:	e58d1020 	str	r1, [sp, #32]
    37a8:	eafffe55 	b	3104 <.text+0x3104>
    37ac:	e59f30ec 	ldr	r3, [pc, #236]	; 38a0 <.text+0x38a0>
    37b0:	e59fa0e4 	ldr	sl, [pc, #228]	; 389c <.text+0x389c>
    37b4:	e1500003 	cmp	r0, r3
    37b8:	d5813000 	strle	r3, [r1]
    37bc:	e3a03000 	mov	r3, #0	; 0x0
    37c0:	e5ca300a 	strb	r3, [sl, #10]
    37c4:	eafffeac 	b	327c <.text+0x327c>
    37c8:	e1da38f6 	ldrsh	r3, [sl, #134]
    37cc:	e1da28f8 	ldrsh	r2, [sl, #136]
    37d0:	e1da18fa 	ldrsh	r1, [sl, #138]
    37d4:	e1da08fc 	ldrsh	r0, [sl, #140]
    37d8:	e0833103 	add	r3, r3, r3, lsl #2
    37dc:	e0822102 	add	r2, r2, r2, lsl #2
    37e0:	e0811101 	add	r1, r1, r1, lsl #2
    37e4:	e0800100 	add	r0, r0, r0, lsl #2
    37e8:	e1a03403 	mov	r3, r3, lsl #8
    37ec:	e1a02402 	mov	r2, r2, lsl #8
    37f0:	e1a01401 	mov	r1, r1, lsl #8
    37f4:	e1a00400 	mov	r0, r0, lsl #8
    37f8:	eafffda0 	b	2e80 <onboard_matlab_step0+0x3a8>
    37fc:	e28d109c 	add	r1, sp, #156	; 0x9c
    3800:	e1a02004 	mov	r2, r4
    3804:	ebfffc26 	bl	28a4 <sLong2MultiWord>
    3808:	e28d009c 	add	r0, sp, #156	; 0x9c
    380c:	e28d3084 	add	r3, sp, #132	; 0x84
    3810:	e1a01004 	mov	r1, r4
    3814:	e3a02026 	mov	r2, #38	; 0x26
    3818:	e58d4000 	str	r4, [sp]
    381c:	ebfffbd4 	bl	2774 <sMultiWordShl>
    3820:	e28d0084 	add	r0, sp, #132	; 0x84
    3824:	e1a01004 	mov	r1, r4
    3828:	e28d20b0 	add	r2, sp, #176	; 0xb0
    382c:	e3a03002 	mov	r3, #2	; 0x2
    3830:	ebfffbac 	bl	26e8 <sMultiWord2MultiWord>
    3834:	e28d00c8 	add	r0, sp, #200	; 0xc8
    3838:	e28d10b0 	add	r1, sp, #176	; 0xb0
    383c:	e3a02002 	mov	r2, #2	; 0x2
    3840:	ebfffc4b 	bl	2974 <sMultiWordLe>
    3844:	e3500000 	cmp	r0, #0	; 0x0
    3848:	159d0008 	ldrne	r0, [sp, #8]
    384c:	1afffed5 	bne	33a8 <.text+0x33a8>
    3850:	e3a0c002 	mov	ip, #2	; 0x2
    3854:	e28d40b8 	add	r4, sp, #184	; 0xb8
    3858:	e1a03004 	mov	r3, r4
    385c:	e1a0100c 	mov	r1, ip
    3860:	e28d00c8 	add	r0, sp, #200	; 0xc8
    3864:	e3a02026 	mov	r2, #38	; 0x26
    3868:	e58dc000 	str	ip, [sp]
    386c:	ebfffc47 	bl	2990 <sMultiWordShrZero>
    3870:	e1a00004 	mov	r0, r4
    3874:	ebfff9d7 	bl	1fd8 <MultiWord2sLong>
    3878:	e1a00800 	mov	r0, r0, lsl #16
    387c:	e1a00840 	mov	r0, r0, asr #16
    3880:	e0803280 	add	r3, r0, r0, lsl #5
    3884:	e0803083 	add	r3, r0, r3, lsl #1
    3888:	e0633103 	rsb	r3, r3, r3, lsl #2
    388c:	e0800203 	add	r0, r0, r3, lsl #4
    3890:	e1a00180 	mov	r0, r0, lsl #3
    3894:	eafffec3 	b	33a8 <.text+0x33a8>
    3898:	40001cb0 	strmih	r1, [r0], -r0
    389c:	40001c58 	andmi	r1, r0, r8, asr ip
    38a0:	9b7812af 	blls	1e08364 <__ctors_end__+0x1df8a60>
    38a4:	6487ed50 	strvs	lr, [r7], #3408
    38a8:	1921fb54 	stmnedb	r1!, {r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    38ac:	26dd3bd2 	undefined
    38b0:	0000f574 	andeq	pc, r0, r4, ror r5
    38b4:	0000f5c8 	andeq	pc, r0, r8, asr #11
    38b8:	400009c0 	andmi	r0, r0, r0, asr #19
    38bc:	400009cc 	andmi	r0, r0, ip, asr #19
    38c0:	40001c64 	andmi	r1, r0, r4, ror #24
    38c4:	65604189 	strvsb	r4, [r0, #-393]!
    38c8:	400009c4 	andmi	r0, r0, r4, asr #19
    38cc:	0000f5a0 	andeq	pc, r0, r0, lsr #11
    38d0:	124d1521 	subne	r1, sp, #138412032	; 0x8400000
    38d4:	469b2a03 	ldrmi	r2, [fp], r3, lsl #20
    38d8:	6487ed51 	strvs	lr, [r7], #3409
    38dc:	e6de04ac 	ldrb	r0, [lr], ip, lsr #9
    38e0:	400009bc 	strmih	r0, [r0], -ip
    38e4:	6b5fca6b 	blvs	17f6298 <__ctors_end__+0x17e6994>
    38e8:	10624dd3 	ldrned	r4, [r2], #-211

000038ec <onboard_matlab_step1>:

/* Model step function for TID1 */
void onboard_matlab_step1(void)        /* Sample time: [0.002s, 0.0s] */
{
  /* (no output/update code required) */
}
    38ec:	e12fff1e 	bx	lr

000038f0 <onboard_matlab_initialize>:

/* Model initialize function */
void onboard_matlab_initialize(void)
{
  /* InitializeConditions for UnitDelay: '<S14>/Unit Delay' */
  onboard_matlab_DWork.UnitDelay_DSTATE = 1;
    38f0:	e59f3008 	ldr	r3, [pc, #8]	; 3900 <.text+0x3900>
    38f4:	e3a02001 	mov	r2, #1	; 0x1
    38f8:	e1c320b8 	strh	r2, [r3, #8]
}
    38fc:	e12fff1e 	bx	lr
    3900:	40001c58 	andmi	r1, r0, r8, asr ip

00003904 <timer0ISR>:
unsigned char DataOutputsPerSecond=20;


void timer0ISR(void) __irq
{
    3904:	e1a0c00d 	mov	ip, sp
    3908:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    390c:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0IR = 0x01;      //Clear the timer 0 interrupt
    3910:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    3914:	e2833901 	add	r3, r3, #16384	; 0x4000
    3918:	e3a02001 	mov	r2, #1	; 0x1
    391c:	e5832000 	str	r2, [r3]
  IENABLE;
  trigger_cnt++;
    3920:	e59f30b4 	ldr	r3, [pc, #180]	; 39dc <.text+0x39dc>
    3924:	e5933000 	ldr	r3, [r3]
    3928:	e2832001 	add	r2, r3, #1	; 0x1
    392c:	e59f30a8 	ldr	r3, [pc, #168]	; 39dc <.text+0x39dc>
    3930:	e5832000 	str	r2, [r3]
  if(trigger_cnt==ControllerCyclesPerSecond)
    3934:	e59f30a0 	ldr	r3, [pc, #160]	; 39dc <.text+0x39dc>
    3938:	e5933000 	ldr	r3, [r3]
    393c:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    3940:	1a000012 	bne	3990 <timer0ISR+0x8c>
  {
  	trigger_cnt=0;
    3944:	e59f2090 	ldr	r2, [pc, #144]	; 39dc <.text+0x39dc>
    3948:	e3a03000 	mov	r3, #0	; 0x0
    394c:	e5823000 	str	r3, [r2]
  	HL_Status.up_time++;
    3950:	e59f3088 	ldr	r3, [pc, #136]	; 39e0 <.text+0x39e0>
    3954:	e1d330b4 	ldrh	r3, [r3, #4]
    3958:	e2833001 	add	r3, r3, #1	; 0x1
    395c:	e1a03803 	mov	r3, r3, lsl #16
    3960:	e1a02823 	mov	r2, r3, lsr #16
    3964:	e59f3074 	ldr	r3, [pc, #116]	; 39e0 <.text+0x39e0>
    3968:	e1c320b4 	strh	r2, [r3, #4]
  	HL_Status.cpu_load=mainloop_cnt;
    396c:	e59f3070 	ldr	r3, [pc, #112]	; 39e4 <.text+0x39e4>
    3970:	e5933000 	ldr	r3, [r3]
    3974:	e1a03803 	mov	r3, r3, lsl #16
    3978:	e1a02823 	mov	r2, r3, lsr #16
    397c:	e59f305c 	ldr	r3, [pc, #92]	; 39e0 <.text+0x39e0>
    3980:	e1c321b2 	strh	r2, [r3, #18]

  	mainloop_cnt=0;
    3984:	e59f2058 	ldr	r2, [pc, #88]	; 39e4 <.text+0x39e4>
    3988:	e3a03000 	mov	r3, #0	; 0x0
    398c:	e5823000 	str	r3, [r2]
  }

  if(mainloop_trigger<10) mainloop_trigger++;
    3990:	e59f3050 	ldr	r3, [pc, #80]	; 39e8 <.text+0x39e8>
    3994:	e5d33000 	ldrb	r3, [r3]
    3998:	e20330ff 	and	r3, r3, #255	; 0xff
    399c:	e3530009 	cmp	r3, #9	; 0x9
    39a0:	8a000006 	bhi	39c0 <timer0ISR+0xbc>
    39a4:	e59f303c 	ldr	r3, [pc, #60]	; 39e8 <.text+0x39e8>
    39a8:	e5d33000 	ldrb	r3, [r3]
    39ac:	e20330ff 	and	r3, r3, #255	; 0xff
    39b0:	e2833001 	add	r3, r3, #1	; 0x1
    39b4:	e20330ff 	and	r3, r3, #255	; 0xff
    39b8:	e59f2028 	ldr	r2, [pc, #40]	; 39e8 <.text+0x39e8>
    39bc:	e5c23000 	strb	r3, [r2]

  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    39c0:	e3a03000 	mov	r3, #0	; 0x0
    39c4:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    39c8:	e3a02000 	mov	r2, #0	; 0x0
    39cc:	e5832000 	str	r2, [r3]
}
    39d0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    39d4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    39d8:	e12fff1e 	bx	lr
    39dc:	40000a5c 	andmi	r0, r0, ip, asr sl
    39e0:	40001f00 	andmi	r1, r0, r0, lsl #30
    39e4:	40000a50 	andmi	r0, r0, r0, asr sl
    39e8:	40000a54 	andmi	r0, r0, r4, asr sl

000039ec <main>:

/**********************************************************
                       MAIN
**********************************************************/
int	main (void) {
    39ec:	e1a0c00d 	mov	ip, sp
    39f0:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    39f4:	e24cb004 	sub	fp, ip, #4	; 0x4
    39f8:	e24dd00c 	sub	sp, sp, #12	; 0xc

  static int vbat1; //battery_voltage (lowpass-filtered)

  init();
    39fc:	eb000284 	bl	4414 <init>
  buzzer(OFF);
    3a00:	e3a00000 	mov	r0, #0	; 0x0
    3a04:	ebfff597 	bl	1068 <buzzer>
  LL_write_init();
    3a08:	eb000cc1 	bl	6d14 <LL_write_init>
  PTU_init();
    3a0c:	eb000d52 	bl	6f5c <PTU_init>
  ee_read((unsigned int*)&matlab_params); //read params from eeprom
    3a10:	e59f3318 	ldr	r3, [pc, #792]	; 3d30 <.text+0x3d30>
    3a14:	e1a00003 	mov	r0, r3
    3a18:	eb00026c 	bl	43d0 <ee_read>
  onboard_matlab_initialize(); //initialize matlab code
    3a1c:	ebffffb3 	bl	38f0 <onboard_matlab_initialize>
  HL_Status.up_time=0;
    3a20:	e59f230c 	ldr	r2, [pc, #780]	; 3d34 <.text+0x3d34>
    3a24:	e3a03000 	mov	r3, #0	; 0x0
    3a28:	e1c230b4 	strh	r3, [r2, #4]
  unsigned int TimerT1, TimerT2;

  LED(1,ON);
    3a2c:	e3a00001 	mov	r0, #1	; 0x1
    3a30:	e3a01001 	mov	r1, #1	; 0x1
    3a34:	eb0001a1 	bl	40c0 <LED>
    3a38:	eaffffff 	b	3a3c <main+0x50>

  while(1)
  {


	  if(mainloop_trigger)
    3a3c:	e59f32f4 	ldr	r3, [pc, #756]	; 3d38 <.text+0x3d38>
    3a40:	e5d33000 	ldrb	r3, [r3]
    3a44:	e20330ff 	and	r3, r3, #255	; 0xff
    3a48:	e3530000 	cmp	r3, #0	; 0x0
    3a4c:	0afffffa 	beq	3a3c <main+0x50>
      {
    	TimerT1 =  T0TC;
    3a50:	e3a03901 	mov	r3, #16384	; 0x4000
    3a54:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    3a58:	e5933000 	ldr	r3, [r3]
    3a5c:	e50b3018 	str	r3, [fp, #-24]

     	if(GPS_timeout<ControllerCyclesPerSecond) GPS_timeout++;
    3a60:	e59f32d4 	ldr	r3, [pc, #724]	; 3d3c <.text+0x3d3c>
    3a64:	e5932000 	ldr	r2, [r3]
    3a68:	e3a03ff9 	mov	r3, #996	; 0x3e4
    3a6c:	e2833003 	add	r3, r3, #3	; 0x3
    3a70:	e1520003 	cmp	r2, r3
    3a74:	8a000005 	bhi	3a90 <main+0xa4>
    3a78:	e59f32bc 	ldr	r3, [pc, #700]	; 3d3c <.text+0x3d3c>
    3a7c:	e5933000 	ldr	r3, [r3]
    3a80:	e2832001 	add	r2, r3, #1	; 0x1
    3a84:	e59f32b0 	ldr	r3, [pc, #688]	; 3d3c <.text+0x3d3c>
    3a88:	e5832000 	str	r2, [r3]
    3a8c:	ea00000d 	b	3ac8 <main+0xdc>
	  	else if(GPS_timeout==ControllerCyclesPerSecond)
    3a90:	e59f32a4 	ldr	r3, [pc, #676]	; 3d3c <.text+0x3d3c>
    3a94:	e5933000 	ldr	r3, [r3]
    3a98:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    3a9c:	1a000009 	bne	3ac8 <main+0xdc>
	  	{
  	 		GPS_timeout=ControllerCyclesPerSecond+1;
    3aa0:	e59f2294 	ldr	r2, [pc, #660]	; 3d3c <.text+0x3d3c>
    3aa4:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    3aa8:	e2833001 	add	r3, r3, #1	; 0x1
    3aac:	e5823000 	str	r3, [r2]
	  		GPS_Data.status=0;
    3ab0:	e59f2288 	ldr	r2, [pc, #648]	; 3d40 <.text+0x3d40>
    3ab4:	e3a03000 	mov	r3, #0	; 0x0
    3ab8:	e5823028 	str	r3, [r2, #40]
	  		GPS_Data.numSV=0;
    3abc:	e59f227c 	ldr	r2, [pc, #636]	; 3d40 <.text+0x3d40>
    3ac0:	e3a03000 	mov	r3, #0	; 0x0
    3ac4:	e5823024 	str	r3, [r2, #36]
	  	}

        //battery monitoring
        vbat1=(vbat1*14+(ADC0Read(VOLTAGE_1)*9872/579))/15;	//voltage in mV
    3ac8:	e59f3274 	ldr	r3, [pc, #628]	; 3d44 <.text+0x3d44>
    3acc:	e5932000 	ldr	r2, [r3]
    3ad0:	e1a03002 	mov	r3, r2
    3ad4:	e1a03183 	mov	r3, r3, lsl #3
    3ad8:	e0623003 	rsb	r3, r2, r3
    3adc:	e1a03083 	mov	r3, r3, lsl #1
    3ae0:	e1a04003 	mov	r4, r3
    3ae4:	e3a00002 	mov	r0, #2	; 0x2
    3ae8:	eb000b82 	bl	68f8 <ADC0Read>
    3aec:	e1a01000 	mov	r1, r0
    3af0:	e1a02001 	mov	r2, r1
    3af4:	e1a02102 	mov	r2, r2, lsl #2
    3af8:	e0822001 	add	r2, r2, r1
    3afc:	e1a02082 	mov	r2, r2, lsl #1
    3b00:	e0822001 	add	r2, r2, r1
    3b04:	e1a03182 	mov	r3, r2, lsl #3
    3b08:	e0623003 	rsb	r3, r2, r3
    3b0c:	e1a03183 	mov	r3, r3, lsl #3
    3b10:	e0833001 	add	r3, r3, r1
    3b14:	e1a03203 	mov	r3, r3, lsl #4
    3b18:	e1a02003 	mov	r2, r3
    3b1c:	e3a032be 	mov	r3, #-536870901	; 0xe000000b
    3b20:	e2833626 	add	r3, r3, #39845888	; 0x2600000
    3b24:	e2833c63 	add	r3, r3, #25344	; 0x6300
    3b28:	e0831392 	umull	r1, r3, r2, r3
    3b2c:	e1a034a3 	mov	r3, r3, lsr #9
    3b30:	e0842003 	add	r2, r4, r3
    3b34:	e59f320c 	ldr	r3, [pc, #524]	; 3d48 <.text+0x3d48>
    3b38:	e0831392 	umull	r1, r3, r2, r3
    3b3c:	e1a031a3 	mov	r3, r3, lsr #3
    3b40:	e1a02003 	mov	r2, r3
    3b44:	e59f31f8 	ldr	r3, [pc, #504]	; 3d44 <.text+0x3d44>
    3b48:	e5832000 	str	r2, [r3]

		HL_Status.battery_voltage_1=vbat1;
    3b4c:	e59f31f0 	ldr	r3, [pc, #496]	; 3d44 <.text+0x3d44>
    3b50:	e5933000 	ldr	r3, [r3]
    3b54:	e1a03803 	mov	r3, r3, lsl #16
    3b58:	e1a02823 	mov	r2, r3, lsr #16
    3b5c:	e59f31d0 	ldr	r3, [pc, #464]	; 3d34 <.text+0x3d34>
    3b60:	e1c320b0 	strh	r2, [r3]
        mainloop_cnt++;
    3b64:	e59f31e0 	ldr	r3, [pc, #480]	; 3d4c <.text+0x3d4c>
    3b68:	e5933000 	ldr	r3, [r3]
    3b6c:	e2832001 	add	r2, r3, #1	; 0x1
    3b70:	e59f31d4 	ldr	r3, [pc, #468]	; 3d4c <.text+0x3d4c>
    3b74:	e5832000 	str	r2, [r3]
		if(!(mainloop_cnt%10)) buzzer_handler(HL_Status.battery_voltage_1);
    3b78:	e59f31cc 	ldr	r3, [pc, #460]	; 3d4c <.text+0x3d4c>
    3b7c:	e5932000 	ldr	r2, [r3]
    3b80:	e59f31c8 	ldr	r3, [pc, #456]	; 3d50 <.text+0x3d50>
    3b84:	e0831392 	umull	r1, r3, r2, r3
    3b88:	e1a031a3 	mov	r3, r3, lsr #3
    3b8c:	e50b301c 	str	r3, [fp, #-28]
    3b90:	e51b301c 	ldr	r3, [fp, #-28]
    3b94:	e1a03103 	mov	r3, r3, lsl #2
    3b98:	e51b101c 	ldr	r1, [fp, #-28]
    3b9c:	e0833001 	add	r3, r3, r1
    3ba0:	e1a03083 	mov	r3, r3, lsl #1
    3ba4:	e0632002 	rsb	r2, r3, r2
    3ba8:	e50b201c 	str	r2, [fp, #-28]
    3bac:	e51b301c 	ldr	r3, [fp, #-28]
    3bb0:	e3530000 	cmp	r3, #0	; 0x0
    3bb4:	1a000005 	bne	3bd0 <main+0x1e4>
    3bb8:	e59f3174 	ldr	r3, [pc, #372]	; 3d34 <.text+0x3d34>
    3bbc:	e1d330b0 	ldrh	r3, [r3]
    3bc0:	e1a03803 	mov	r3, r3, lsl #16
    3bc4:	e1a03843 	mov	r3, r3, asr #16
    3bc8:	e1a00003 	mov	r0, r3
    3bcc:	ebfff52f 	bl	1090 <buzzer_handler>

	    if(mainloop_trigger) mainloop_trigger--;
    3bd0:	e59f3160 	ldr	r3, [pc, #352]	; 3d38 <.text+0x3d38>
    3bd4:	e5d33000 	ldrb	r3, [r3]
    3bd8:	e20330ff 	and	r3, r3, #255	; 0xff
    3bdc:	e3530000 	cmp	r3, #0	; 0x0
    3be0:	0a000006 	beq	3c00 <main+0x214>
    3be4:	e59f314c 	ldr	r3, [pc, #332]	; 3d38 <.text+0x3d38>
    3be8:	e5d33000 	ldrb	r3, [r3]
    3bec:	e20330ff 	and	r3, r3, #255	; 0xff
    3bf0:	e2433001 	sub	r3, r3, #1	; 0x1
    3bf4:	e20330ff 	and	r3, r3, #255	; 0xff
    3bf8:	e59f2138 	ldr	r2, [pc, #312]	; 3d38 <.text+0x3d38>
    3bfc:	e5c23000 	strb	r3, [r2]
			mainloop();
    3c00:	eb000054 	bl	3d58 <mainloop>

        // CPU Usage calculation
        TimerT2 = T0TC;
    3c04:	e3a03901 	mov	r3, #16384	; 0x4000
    3c08:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    3c0c:	e5933000 	ldr	r3, [r3]
    3c10:	e50b3014 	str	r3, [fp, #-20]
        if (mainloop_trigger)
    3c14:	e59f311c 	ldr	r3, [pc, #284]	; 3d38 <.text+0x3d38>
    3c18:	e5d33000 	ldrb	r3, [r3]
    3c1c:	e20330ff 	and	r3, r3, #255	; 0xff
    3c20:	e3530000 	cmp	r3, #0	; 0x0
    3c24:	0a00000a 	beq	3c54 <main+0x268>
        {
        	HL_Status.cpu_load = 1000;
    3c28:	e59f2104 	ldr	r2, [pc, #260]	; 3d34 <.text+0x3d34>
    3c2c:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    3c30:	e1c231b2 	strh	r3, [r2, #18]
        	mainloop_overflows++;
    3c34:	e59f3118 	ldr	r3, [pc, #280]	; 3d54 <.text+0x3d54>
    3c38:	e1d330b0 	ldrh	r3, [r3]
    3c3c:	e2833001 	add	r3, r3, #1	; 0x1
    3c40:	e1a03803 	mov	r3, r3, lsl #16
    3c44:	e1a02823 	mov	r2, r3, lsr #16
    3c48:	e59f3104 	ldr	r3, [pc, #260]	; 3d54 <.text+0x3d54>
    3c4c:	e1c320b0 	strh	r2, [r3]
    3c50:	eaffff79 	b	3a3c <main+0x50>
        }
        else if (TimerT2 < TimerT1)
    3c54:	e51b2014 	ldr	r2, [fp, #-20]
    3c58:	e51b3018 	ldr	r3, [fp, #-24]
    3c5c:	e1520003 	cmp	r2, r3
    3c60:	2a00001b 	bcs	3cd4 <main+0x2e8>
        	HL_Status.cpu_load = (T0MR0 - TimerT1 + TimerT2)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    3c64:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    3c68:	e2833901 	add	r3, r3, #16384	; 0x4000
    3c6c:	e2833018 	add	r3, r3, #24	; 0x18
    3c70:	e5932000 	ldr	r2, [r3]
    3c74:	e51b3018 	ldr	r3, [fp, #-24]
    3c78:	e0632002 	rsb	r2, r3, r2
    3c7c:	e51b3014 	ldr	r3, [fp, #-20]
    3c80:	e0822003 	add	r2, r2, r3
    3c84:	e1a03002 	mov	r3, r2
    3c88:	e1a03283 	mov	r3, r3, lsl #5
    3c8c:	e0623003 	rsb	r3, r2, r3
    3c90:	e1a03103 	mov	r3, r3, lsl #2
    3c94:	e0833002 	add	r3, r3, r2
    3c98:	e1a03183 	mov	r3, r3, lsl #3
    3c9c:	e1a02003 	mov	r2, r3
    3ca0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    3ca4:	e2833901 	add	r3, r3, #16384	; 0x4000
    3ca8:	e2833018 	add	r3, r3, #24	; 0x18
    3cac:	e5933000 	ldr	r3, [r3]
    3cb0:	e1a00002 	mov	r0, r2
    3cb4:	e1a01003 	mov	r1, r3
    3cb8:	eb002e0a 	bl	f4e8 <____udivsi3_from_arm>
    3cbc:	e1a03000 	mov	r3, r0
    3cc0:	e1a03803 	mov	r3, r3, lsl #16
    3cc4:	e1a02823 	mov	r2, r3, lsr #16
    3cc8:	e59f3064 	ldr	r3, [pc, #100]	; 3d34 <.text+0x3d34>
    3ccc:	e1c321b2 	strh	r2, [r3, #18]
    3cd0:	eaffff59 	b	3a3c <main+0x50>
        else
        	HL_Status.cpu_load = (TimerT2 - TimerT1)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    3cd4:	e51b2014 	ldr	r2, [fp, #-20]
    3cd8:	e51b3018 	ldr	r3, [fp, #-24]
    3cdc:	e0632002 	rsb	r2, r3, r2
    3ce0:	e1a03002 	mov	r3, r2
    3ce4:	e1a03283 	mov	r3, r3, lsl #5
    3ce8:	e0623003 	rsb	r3, r2, r3
    3cec:	e1a03103 	mov	r3, r3, lsl #2
    3cf0:	e0833002 	add	r3, r3, r2
    3cf4:	e1a03183 	mov	r3, r3, lsl #3
    3cf8:	e1a02003 	mov	r2, r3
    3cfc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    3d00:	e2833901 	add	r3, r3, #16384	; 0x4000
    3d04:	e2833018 	add	r3, r3, #24	; 0x18
    3d08:	e5933000 	ldr	r3, [r3]
    3d0c:	e1a00002 	mov	r0, r2
    3d10:	e1a01003 	mov	r1, r3
    3d14:	eb002df3 	bl	f4e8 <____udivsi3_from_arm>
    3d18:	e1a03000 	mov	r3, r0
    3d1c:	e1a03803 	mov	r3, r3, lsl #16
    3d20:	e1a02823 	mov	r2, r3, lsr #16
    3d24:	e59f3008 	ldr	r3, [pc, #8]	; 3d34 <.text+0x3d34>
    3d28:	e1c321b2 	strh	r2, [r3, #18]
      }
  }
    3d2c:	eaffff42 	b	3a3c <main+0x50>
    3d30:	40001e5c 	andmi	r1, r0, ip, asr lr
    3d34:	40001f00 	andmi	r1, r0, r0, lsl #30
    3d38:	40000a54 	andmi	r0, r0, r4, asr sl
    3d3c:	40000a58 	andmi	r0, r0, r8, asr sl
    3d40:	40001ae4 	andmi	r1, r0, r4, ror #21
    3d44:	40000a70 	andmi	r0, r0, r0, ror sl
    3d48:	88888889 	stmhiia	r8, {r0, r3, r7, fp, pc}
    3d4c:	40000a50 	andmi	r0, r0, r0, asr sl
    3d50:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    3d54:	40000a6c 	andmi	r0, r0, ip, ror #20

00003d58 <mainloop>:
  return 0;
}


void mainloop(void) //mainloop is triggered at 1 kHz
{
    3d58:	e1a0c00d 	mov	ip, sp
    3d5c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    3d60:	e24cb004 	sub	fp, ip, #4	; 0x4
    3d64:	e24dd00c 	sub	sp, sp, #12	; 0xc
    static unsigned char led_cnt=0, led_state=1;
	unsigned char t;

	//blink red led if no GPS lock available
	led_cnt++;
    3d68:	e59f3320 	ldr	r3, [pc, #800]	; 4090 <.text+0x4090>
    3d6c:	e5d33000 	ldrb	r3, [r3]
    3d70:	e2833001 	add	r3, r3, #1	; 0x1
    3d74:	e20330ff 	and	r3, r3, #255	; 0xff
    3d78:	e59f2310 	ldr	r2, [pc, #784]	; 4090 <.text+0x4090>
    3d7c:	e5c23000 	strb	r3, [r2]
	if((GPS_Data.status&0xFF)==0x03)
    3d80:	e59f330c 	ldr	r3, [pc, #780]	; 4094 <.text+0x4094>
    3d84:	e5933028 	ldr	r3, [r3, #40]
    3d88:	e20330ff 	and	r3, r3, #255	; 0xff
    3d8c:	e3530003 	cmp	r3, #3	; 0x3
    3d90:	1a000003 	bne	3da4 <mainloop+0x4c>
	{
		LED(0,OFF);
    3d94:	e3a00000 	mov	r0, #0	; 0x0
    3d98:	e3a01000 	mov	r1, #0	; 0x0
    3d9c:	eb0000c7 	bl	40c0 <LED>
    3da0:	ea000011 	b	3dec <mainloop+0x94>
	}
	else
	{
	    if(led_cnt==150)
    3da4:	e59f32e4 	ldr	r3, [pc, #740]	; 4090 <.text+0x4090>
    3da8:	e5d33000 	ldrb	r3, [r3]
    3dac:	e3530096 	cmp	r3, #150	; 0x96
    3db0:	1a000003 	bne	3dc4 <mainloop+0x6c>
	    {
	      LED(0,ON);
    3db4:	e3a00000 	mov	r0, #0	; 0x0
    3db8:	e3a01001 	mov	r1, #1	; 0x1
    3dbc:	eb0000bf 	bl	40c0 <LED>
    3dc0:	ea000009 	b	3dec <mainloop+0x94>
	    }
	    else if(led_cnt==200)
    3dc4:	e59f32c4 	ldr	r3, [pc, #708]	; 4090 <.text+0x4090>
    3dc8:	e5d33000 	ldrb	r3, [r3]
    3dcc:	e35300c8 	cmp	r3, #200	; 0xc8
    3dd0:	1a000005 	bne	3dec <mainloop+0x94>
	    {
	      led_cnt=0;
    3dd4:	e59f32b4 	ldr	r3, [pc, #692]	; 4090 <.text+0x4090>
    3dd8:	e3a02000 	mov	r2, #0	; 0x0
    3ddc:	e5c32000 	strb	r2, [r3]
	      LED(0,OFF);
    3de0:	e3a00000 	mov	r0, #0	; 0x0
    3de4:	e3a01000 	mov	r1, #0	; 0x0
    3de8:	eb0000b4 	bl	40c0 <LED>
	    }
	}

	//after first lock, determine magnetic inclination and declination
	if (SYSTEM_initialized)
    3dec:	e59f32a4 	ldr	r3, [pc, #676]	; 4098 <.text+0x4098>
    3df0:	e5d33000 	ldrb	r3, [r3]
    3df4:	e20330ff 	and	r3, r3, #255	; 0xff
    3df8:	e3530000 	cmp	r3, #0	; 0x0
    3dfc:	0a000035 	beq	3ed8 <mainloop+0x180>
	{
		if ((!declinationAvailable) && (GPS_Data.horizontal_accuracy<10000) && ((GPS_Data.status&0x03)==0x03)) //make sure GPS lock is valid
    3e00:	e59f3294 	ldr	r3, [pc, #660]	; 409c <.text+0x409c>
    3e04:	e5d33000 	ldrb	r3, [r3]
    3e08:	e20330ff 	and	r3, r3, #255	; 0xff
    3e0c:	e3530000 	cmp	r3, #0	; 0x0
    3e10:	1a000030 	bne	3ed8 <mainloop+0x180>
    3e14:	e59f3278 	ldr	r3, [pc, #632]	; 4094 <.text+0x4094>
    3e18:	e5932018 	ldr	r2, [r3, #24]
    3e1c:	e3a03c27 	mov	r3, #9984	; 0x2700
    3e20:	e283300f 	add	r3, r3, #15	; 0xf
    3e24:	e1520003 	cmp	r2, r3
    3e28:	8a00002a 	bhi	3ed8 <mainloop+0x180>
    3e2c:	e59f3260 	ldr	r3, [pc, #608]	; 4094 <.text+0x4094>
    3e30:	e5933028 	ldr	r3, [r3, #40]
    3e34:	e2033003 	and	r3, r3, #3	; 0x3
    3e38:	e3530003 	cmp	r3, #3	; 0x3
    3e3c:	1a000025 	bne	3ed8 <mainloop+0x180>
		{
			int status;
			estimatedDeclination=getDeclination(GPS_Data.latitude,GPS_Data.longitude,GPS_Data.height/1000,2012,&status);
    3e40:	e59f324c 	ldr	r3, [pc, #588]	; 4094 <.text+0x4094>
    3e44:	e5930000 	ldr	r0, [r3]
    3e48:	e59f3244 	ldr	r3, [pc, #580]	; 4094 <.text+0x4094>
    3e4c:	e593c004 	ldr	ip, [r3, #4]
    3e50:	e59f323c 	ldr	r3, [pc, #572]	; 4094 <.text+0x4094>
    3e54:	e5931008 	ldr	r1, [r3, #8]
    3e58:	e59f3240 	ldr	r3, [pc, #576]	; 40a0 <.text+0x40a0>
    3e5c:	e0c32391 	smull	r2, r3, r1, r3
    3e60:	e1a02343 	mov	r2, r3, asr #6
    3e64:	e1a03fc1 	mov	r3, r1, asr #31
    3e68:	e0632002 	rsb	r2, r3, r2
    3e6c:	e24b3014 	sub	r3, fp, #20	; 0x14
    3e70:	e58d3000 	str	r3, [sp]
    3e74:	e1a0100c 	mov	r1, ip
    3e78:	e3a03e7d 	mov	r3, #2000	; 0x7d0
    3e7c:	e283300c 	add	r3, r3, #12	; 0xc
    3e80:	eb001add 	bl	a9fc <getDeclination>
    3e84:	e1a02000 	mov	r2, r0
    3e88:	e59f3214 	ldr	r3, [pc, #532]	; 40a4 <.text+0x40a4>
    3e8c:	e5832000 	str	r2, [r3]
			if (estimatedDeclination<-32000) estimatedDeclination=-32000;
    3e90:	e59f320c 	ldr	r3, [pc, #524]	; 40a4 <.text+0x40a4>
    3e94:	e5933000 	ldr	r3, [r3]
    3e98:	e3730c7d 	cmn	r3, #32000	; 0x7d00
    3e9c:	aa000003 	bge	3eb0 <mainloop+0x158>
    3ea0:	e59f21fc 	ldr	r2, [pc, #508]	; 40a4 <.text+0x40a4>
    3ea4:	e3a03483 	mov	r3, #-2097152000	; 0x83000000
    3ea8:	e1a03843 	mov	r3, r3, asr #16
    3eac:	e5823000 	str	r3, [r2]
			if (estimatedDeclination>32000) estimatedDeclination=32000;
    3eb0:	e59f31ec 	ldr	r3, [pc, #492]	; 40a4 <.text+0x40a4>
    3eb4:	e5933000 	ldr	r3, [r3]
    3eb8:	e3530c7d 	cmp	r3, #32000	; 0x7d00
    3ebc:	da000002 	ble	3ecc <mainloop+0x174>
    3ec0:	e59f21dc 	ldr	r2, [pc, #476]	; 40a4 <.text+0x40a4>
    3ec4:	e3a03c7d 	mov	r3, #32000	; 0x7d00
    3ec8:	e5823000 	str	r3, [r2]
			declinationAvailable=1;
    3ecc:	e59f31c8 	ldr	r3, [pc, #456]	; 409c <.text+0x409c>
    3ed0:	e3a02001 	mov	r2, #1	; 0x1
    3ed4:	e5c32000 	strb	r2, [r3]
		}
	}

	//toggle green LED and update SDK input struct when GPS data packet is received
    if (gpsLEDTrigger)
    3ed8:	e59f31c8 	ldr	r3, [pc, #456]	; 40a8 <.text+0x40a8>
    3edc:	e5d33000 	ldrb	r3, [r3]
    3ee0:	e3530000 	cmp	r3, #0	; 0x0
    3ee4:	0a000047 	beq	4008 <mainloop+0x2b0>
    {
		if(led_state)
    3ee8:	e59f31bc 	ldr	r3, [pc, #444]	; 40ac <.text+0x40ac>
    3eec:	e5d33000 	ldrb	r3, [r3]
    3ef0:	e3530000 	cmp	r3, #0	; 0x0
    3ef4:	0a000006 	beq	3f14 <mainloop+0x1bc>
		{
			led_state=0;
    3ef8:	e59f31ac 	ldr	r3, [pc, #428]	; 40ac <.text+0x40ac>
    3efc:	e3a02000 	mov	r2, #0	; 0x0
    3f00:	e5c32000 	strb	r2, [r3]
			LED(1,OFF);
    3f04:	e3a00001 	mov	r0, #1	; 0x1
    3f08:	e3a01000 	mov	r1, #0	; 0x0
    3f0c:	eb00006b 	bl	40c0 <LED>
    3f10:	ea000005 	b	3f2c <mainloop+0x1d4>
		}
		else
		{
			LED(1,ON);
    3f14:	e3a00001 	mov	r0, #1	; 0x1
    3f18:	e3a01001 	mov	r1, #1	; 0x1
    3f1c:	eb000067 	bl	40c0 <LED>
			led_state=1;
    3f20:	e59f3184 	ldr	r3, [pc, #388]	; 40ac <.text+0x40ac>
    3f24:	e3a02001 	mov	r2, #1	; 0x1
    3f28:	e5c32000 	strb	r2, [r3]
		}

		RO_ALL_Data.GPS_height=GPS_Data.height;
    3f2c:	e59f3160 	ldr	r3, [pc, #352]	; 4094 <.text+0x4094>
    3f30:	e5932008 	ldr	r2, [r3, #8]
    3f34:	e59f3174 	ldr	r3, [pc, #372]	; 40b0 <.text+0x40b0>
    3f38:	e583204c 	str	r2, [r3, #76]
		RO_ALL_Data.GPS_latitude=GPS_Data.latitude;
    3f3c:	e59f3150 	ldr	r3, [pc, #336]	; 4094 <.text+0x4094>
    3f40:	e5932000 	ldr	r2, [r3]
    3f44:	e59f3164 	ldr	r3, [pc, #356]	; 40b0 <.text+0x40b0>
    3f48:	e5832044 	str	r2, [r3, #68]
		RO_ALL_Data.GPS_longitude=GPS_Data.longitude;
    3f4c:	e59f3140 	ldr	r3, [pc, #320]	; 4094 <.text+0x4094>
    3f50:	e5932004 	ldr	r2, [r3, #4]
    3f54:	e59f3154 	ldr	r3, [pc, #340]	; 40b0 <.text+0x40b0>
    3f58:	e5832048 	str	r2, [r3, #72]
		RO_ALL_Data.GPS_speed_x=GPS_Data.speed_x;
    3f5c:	e59f3130 	ldr	r3, [pc, #304]	; 4094 <.text+0x4094>
    3f60:	e593200c 	ldr	r2, [r3, #12]
    3f64:	e59f3144 	ldr	r3, [pc, #324]	; 40b0 <.text+0x40b0>
    3f68:	e5832050 	str	r2, [r3, #80]
		RO_ALL_Data.GPS_speed_y=GPS_Data.speed_y;
    3f6c:	e59f3120 	ldr	r3, [pc, #288]	; 4094 <.text+0x4094>
    3f70:	e5932010 	ldr	r2, [r3, #16]
    3f74:	e59f3134 	ldr	r3, [pc, #308]	; 40b0 <.text+0x40b0>
    3f78:	e5832054 	str	r2, [r3, #84]
		RO_ALL_Data.GPS_status=GPS_Data.status;
    3f7c:	e59f3110 	ldr	r3, [pc, #272]	; 4094 <.text+0x4094>
    3f80:	e5932028 	ldr	r2, [r3, #40]
    3f84:	e59f3124 	ldr	r3, [pc, #292]	; 40b0 <.text+0x40b0>
    3f88:	e583206c 	str	r2, [r3, #108]
		RO_ALL_Data.GPS_sat_num=GPS_Data.numSV;
    3f8c:	e59f3100 	ldr	r3, [pc, #256]	; 4094 <.text+0x4094>
    3f90:	e5932024 	ldr	r2, [r3, #36]
    3f94:	e59f3114 	ldr	r3, [pc, #276]	; 40b0 <.text+0x40b0>
    3f98:	e5832068 	str	r2, [r3, #104]
		RO_ALL_Data.GPS_week=GPS_Time.week;
    3f9c:	e59f3110 	ldr	r3, [pc, #272]	; 40b4 <.text+0x40b4>
    3fa0:	e1d320b4 	ldrh	r2, [r3, #4]
    3fa4:	e59f3104 	ldr	r3, [pc, #260]	; 40b0 <.text+0x40b0>
    3fa8:	e1c327b4 	strh	r2, [r3, #116]
		RO_ALL_Data.GPS_time_of_week=GPS_Time.time_of_week;
    3fac:	e59f3100 	ldr	r3, [pc, #256]	; 40b4 <.text+0x40b4>
    3fb0:	e5932000 	ldr	r2, [r3]
    3fb4:	e59f30f4 	ldr	r3, [pc, #244]	; 40b0 <.text+0x40b0>
    3fb8:	e5832070 	str	r2, [r3, #112]
		RO_ALL_Data.GPS_heading=GPS_Data.heading;
    3fbc:	e59f30d0 	ldr	r3, [pc, #208]	; 4094 <.text+0x4094>
    3fc0:	e5932014 	ldr	r2, [r3, #20]
    3fc4:	e59f30e4 	ldr	r3, [pc, #228]	; 40b0 <.text+0x40b0>
    3fc8:	e5832058 	str	r2, [r3, #88]
		RO_ALL_Data.GPS_position_accuracy=GPS_Data.horizontal_accuracy;
    3fcc:	e59f30c0 	ldr	r3, [pc, #192]	; 4094 <.text+0x4094>
    3fd0:	e5932018 	ldr	r2, [r3, #24]
    3fd4:	e59f30d4 	ldr	r3, [pc, #212]	; 40b0 <.text+0x40b0>
    3fd8:	e583205c 	str	r2, [r3, #92]
		RO_ALL_Data.GPS_speed_accuracy=GPS_Data.speed_accuracy;
    3fdc:	e59f30b0 	ldr	r3, [pc, #176]	; 4094 <.text+0x4094>
    3fe0:	e5932020 	ldr	r2, [r3, #32]
    3fe4:	e59f30c4 	ldr	r3, [pc, #196]	; 40b0 <.text+0x40b0>
    3fe8:	e5832064 	str	r2, [r3, #100]
		RO_ALL_Data.GPS_height_accuracy=GPS_Data.vertical_accuracy;
    3fec:	e59f30a0 	ldr	r3, [pc, #160]	; 4094 <.text+0x4094>
    3ff0:	e593201c 	ldr	r2, [r3, #28]
    3ff4:	e59f30b4 	ldr	r3, [pc, #180]	; 40b0 <.text+0x40b0>
    3ff8:	e5832060 	str	r2, [r3, #96]

		gpsLEDTrigger=0;
    3ffc:	e59f20a4 	ldr	r2, [pc, #164]	; 40a8 <.text+0x40a8>
    4000:	e3a03000 	mov	r3, #0	; 0x0
    4004:	e5c23000 	strb	r3, [r2]
    }

	//re-trigger UART-transmission if it was paused by modem CTS pin
	if(trigger_transmission)
    4008:	e59f30a8 	ldr	r3, [pc, #168]	; 40b8 <.text+0x40b8>
    400c:	e5d33000 	ldrb	r3, [r3]
    4010:	e3530000 	cmp	r3, #0	; 0x0
    4014:	0a000016 	beq	4074 <mainloop+0x31c>
	{
		if(!(IOPIN0&(1<<CTS_RADIO)))
    4018:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    401c:	e283390a 	add	r3, r3, #163840	; 0x28000
    4020:	e5933000 	ldr	r3, [r3]
    4024:	e2033501 	and	r3, r3, #4194304	; 0x400000
    4028:	e3530000 	cmp	r3, #0	; 0x0
    402c:	1a000010 	bne	4074 <mainloop+0x31c>
	  	{
	  		trigger_transmission=0;
    4030:	e59f2080 	ldr	r2, [pc, #128]	; 40b8 <.text+0x40b8>
    4034:	e3a03000 	mov	r3, #0	; 0x0
    4038:	e5c23000 	strb	r3, [r2]
		    if(UART0_fifo(RBREAD, &t, 1))
    403c:	e24b300d 	sub	r3, fp, #13	; 0xd
    4040:	e3a00000 	mov	r0, #0	; 0x0
    4044:	e1a01003 	mov	r1, r3
    4048:	e3a02001 	mov	r2, #1	; 0x1
    404c:	eb0005d3 	bl	57a0 <UART0_fifo>
    4050:	e1a03000 	mov	r3, r0
    4054:	e3530000 	cmp	r3, #0	; 0x0
    4058:	0a000005 	beq	4074 <mainloop+0x31c>
		    {
		      transmission_running=1;
    405c:	e59f2058 	ldr	r2, [pc, #88]	; 40bc <.text+0x40bc>
    4060:	e3a03001 	mov	r3, #1	; 0x1
    4064:	e5c23000 	strb	r3, [r2]
		      UART0WriteChar(t);
    4068:	e55b300d 	ldrb	r3, [fp, #-13]
    406c:	e1a00003 	mov	r0, r3
    4070:	eb000430 	bl	5138 <UART0WriteChar>
		    }
	  	}
	}

	//send attitude data packet as an example how to use HL_serial_0 (please refer to uart.c for details)
/*
    if(uart_cnt++==ControllerCyclesPerSecond/DataOutputsPerSecond)
    {
    	uart_cnt=0;
      	if((sizeof(RO_ALL_Data))<ringbuffer(RBFREE, 0, 0))
       	{
       		UART_SendPacket(&RO_ALL_Data, sizeof(RO_ALL_Data), PD_RO_ALL_DATA);
       	}
    }
*/
    //handle gps data reception
    uBloxReceiveEngine();
    4074:	eb0020a8 	bl	c31c <uBloxReceiveEngine>

	//run SDK mainloop. Please put all your data handling / controller code in sdk.c
	SDK_mainloop();
    4078:	ebfff3d4 	bl	fd0 <SDK_mainloop>

    //write data to transmit buffer for immediate transfer to LL processor
    HL2LL_write_cycle();
    407c:	ebfff189 	bl	6a8 <HL2LL_write_cycle>

    //control pan-tilt-unit ("cam option 4" @ AscTec Pelican)
    PTU_update();
    4080:	eb000be8 	bl	7028 <PTU_update>


}
    4084:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4088:	e89d6800 	ldmia	sp, {fp, sp, lr}
    408c:	e12fff1e 	bx	lr
    4090:	40000a74 	andmi	r0, r0, r4, ror sl
    4094:	40001ae4 	andmi	r1, r0, r4, ror #21
    4098:	40000a60 	andmi	r0, r0, r0, ror #20
    409c:	40000d50 	andmi	r0, r0, r0, asr sp
    40a0:	10624dd3 	ldrned	r4, [r2], #-211
    40a4:	40000d48 	andmi	r0, r0, r8, asr #26
    40a8:	4000055c 	andmi	r0, r0, ip, asr r5
    40ac:	40000003 	andmi	r0, r0, r3
    40b0:	40001bcc 	andmi	r1, r0, ip, asr #23
    40b4:	40001d54 	andmi	r1, r0, r4, asr sp
    40b8:	40000a7b 	andmi	r0, r0, fp, ror sl
    40bc:	40000a79 	andmi	r0, r0, r9, ror sl

000040c0 <LED>:
#include "irq.h"


void LED(unsigned char nr, unsigned char onoff) //set or reset LED 0..3
{
    40c0:	e1a0c00d 	mov	ip, sp
    40c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    40c8:	e24cb004 	sub	fp, ip, #4	; 0x4
    40cc:	e24dd008 	sub	sp, sp, #8	; 0x8
    40d0:	e1a03000 	mov	r3, r0
    40d4:	e1a02001 	mov	r2, r1
    40d8:	e54b3010 	strb	r3, [fp, #-16]
    40dc:	e1a03002 	mov	r3, r2
    40e0:	e54b3014 	strb	r3, [fp, #-20]
  if (nr>=2)
    40e4:	e55b3010 	ldrb	r3, [fp, #-16]
    40e8:	e3530001 	cmp	r3, #1	; 0x1
    40ec:	8a000013 	bhi	4140 <LED+0x80>
  	return;
  if(onoff == OFF)
    40f0:	e55b3014 	ldrb	r3, [fp, #-20]
    40f4:	e3530000 	cmp	r3, #0	; 0x0
    40f8:	1a000008 	bne	4120 <LED+0x60>
  {
    IOSET1 = (1<<(24+nr));
    40fc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    4100:	e282290a 	add	r2, r2, #163840	; 0x28000
    4104:	e2822014 	add	r2, r2, #20	; 0x14
    4108:	e55b3010 	ldrb	r3, [fp, #-16]
    410c:	e2831018 	add	r1, r3, #24	; 0x18
    4110:	e3a03001 	mov	r3, #1	; 0x1
    4114:	e1a03113 	mov	r3, r3, lsl r1
    4118:	e5823000 	str	r3, [r2]
    411c:	ea000007 	b	4140 <LED+0x80>
  }
  else
  {
    IOCLR1 = (1<<(24+nr));
    4120:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    4124:	e282290a 	add	r2, r2, #163840	; 0x28000
    4128:	e282201c 	add	r2, r2, #28	; 0x1c
    412c:	e55b3010 	ldrb	r3, [fp, #-16]
    4130:	e2831018 	add	r1, r3, #24	; 0x18
    4134:	e3a03001 	mov	r3, #1	; 0x1
    4138:	e1a03113 	mov	r3, r3, lsl r1
    413c:	e5823000 	str	r3, [r2]
  }
}
    4140:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4144:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4148:	e12fff1e 	bx	lr

0000414c <ee_erase>:
/* - Rev. 1.1 adds interrupt disable feature.							*/
/*                                                                     	*/
/************************************************************************/
unsigned char ee_erase(void)
{
    414c:	e1a0c00d 	mov	ip, sp
    4150:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    4154:	e24cb004 	sub	fp, ip, #4	; 0x4
    4158:	e24dd024 	sub	sp, sp, #36	; 0x24
	unsigned int command_iap[5];
	unsigned int result_iap[3];
	unsigned long int enabled_interrupts;

	enabled_interrupts = VICIntEnable;  //disable all interrupts
    415c:	e3a03000 	mov	r3, #0	; 0x0
    4160:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    4164:	e5933000 	ldr	r3, [r3]
    4168:	e50b3010 	str	r3, [fp, #-16]
	VICIntEnClr        = enabled_interrupts;
    416c:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    4170:	e243300b 	sub	r3, r3, #11	; 0xb
    4174:	e51b2010 	ldr	r2, [fp, #-16]
    4178:	e5832000 	str	r2, [r3]

	command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    417c:	e3a03032 	mov	r3, #50	; 0x32
    4180:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    4184:	e3a0300e 	mov	r3, #14	; 0xe
    4188:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    418c:	e3a0300e 	mov	r3, #14	; 0xe
    4190:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    4194:	e59f20e0 	ldr	r2, [pc, #224]	; 427c <.text+0x427c>
    4198:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    419c:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    41a0:	e59f30d4 	ldr	r3, [pc, #212]	; 427c <.text+0x427c>
    41a4:	e593c000 	ldr	ip, [r3]
    41a8:	e24b3024 	sub	r3, fp, #36	; 0x24
    41ac:	e24b2030 	sub	r2, fp, #48	; 0x30
    41b0:	e1a00003 	mov	r0, r3
    41b4:	e1a01002 	mov	r1, r2
    41b8:	e1a0e00f 	mov	lr, pc
    41bc:	e12fff1c 	bx	ip

	command_iap[0]=52;					//erase sectors from EE_SEC_L to EE_SEC_H
    41c0:	e3a03034 	mov	r3, #52	; 0x34
    41c4:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    41c8:	e3a0300e 	mov	r3, #14	; 0xe
    41cc:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    41d0:	e3a0300e 	mov	r3, #14	; 0xe
    41d4:	e50b301c 	str	r3, [fp, #-28]
	command_iap[3]=EE_CCLK;
    41d8:	e3a03cea 	mov	r3, #59904	; 0xea00
    41dc:	e2833060 	add	r3, r3, #96	; 0x60
    41e0:	e50b3018 	str	r3, [fp, #-24]
	iap_entry=(IAP) IAP_LOCATION;
    41e4:	e59f2090 	ldr	r2, [pc, #144]	; 427c <.text+0x427c>
    41e8:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    41ec:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    41f0:	e59f3084 	ldr	r3, [pc, #132]	; 427c <.text+0x427c>
    41f4:	e593c000 	ldr	ip, [r3]
    41f8:	e24b3024 	sub	r3, fp, #36	; 0x24
    41fc:	e24b2030 	sub	r2, fp, #48	; 0x30
    4200:	e1a00003 	mov	r0, r3
    4204:	e1a01002 	mov	r1, r2
    4208:	e1a0e00f 	mov	lr, pc
    420c:	e12fff1c 	bx	ip

	command_iap[0]=53;					//blankcheck sectors from EE_SEC_L to EE_SEC_H
    4210:	e3a03035 	mov	r3, #53	; 0x35
    4214:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    4218:	e3a0300e 	mov	r3, #14	; 0xe
    421c:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    4220:	e3a0300e 	mov	r3, #14	; 0xe
    4224:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    4228:	e59f204c 	ldr	r2, [pc, #76]	; 427c <.text+0x427c>
    422c:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    4230:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    4234:	e59f3040 	ldr	r3, [pc, #64]	; 427c <.text+0x427c>
    4238:	e593c000 	ldr	ip, [r3]
    423c:	e24b3024 	sub	r3, fp, #36	; 0x24
    4240:	e24b2030 	sub	r2, fp, #48	; 0x30
    4244:	e1a00003 	mov	r0, r3
    4248:	e1a01002 	mov	r1, r2
    424c:	e1a0e00f 	mov	lr, pc
    4250:	e12fff1c 	bx	ip

	VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    4254:	e3a03000 	mov	r3, #0	; 0x0
    4258:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    425c:	e51b2010 	ldr	r2, [fp, #-16]
    4260:	e5832000 	str	r2, [r3]

	return (result_iap[0]);
    4264:	e51b3030 	ldr	r3, [fp, #-48]
    4268:	e20330ff 	and	r3, r3, #255	; 0xff
}
    426c:	e1a00003 	mov	r0, r3
    4270:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4274:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4278:	e12fff1e 	bx	lr
    427c:	40001f78 	andmi	r1, r0, r8, ror pc

00004280 <ee_write>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_write(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - An address of a content of ee_data type that has		*/
/*                 to be programmed into EEPROM.                       	*/
/*  result_ee[0] - Returns a response to the last IAP command used.		*/
/*                 0 - data successfully programmed in EEPROM.			*/
/*               501 - no space in EEPROM to program data.             	*/
/*                 For all other response values, see microcontroller 	*/
/*				   User Manual, IAP Commands and Status Codes Summary.	*/
/*  result_ee[1] - Not used.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_BUFFER_SIZE 	   - IAP buffer size; must be 256 or 512 			*/
/*  NO_SPACE_IN_EEPROM - EEPROM is full and no data can be programmed	*/
/*  EE_BUFFER_MASK	   - parameter used for interfacing with IAP		*/
/*  EE_REC_SIZE   	   - ee_data structure size in bytes        		*/
/*  EE_SEC_L 	 	   - micro's Flash sector where EEPROM begins		*/
/*  EE_SEC_H 	 	   - micro's Flash sector where EEPROM ends			*/
/*  EE_CCLK		 	   - micro's system clock (cclk)                	*/
/*                                                                     	*/
/* description:															*/
/*  This function writes a single structure of ee_data type into the	*/
/*  EEPROM using an In Application	Programming (IAP) routines (see 	*/
/*  User Manual for more details). command_ee contains an address of	*/
/*  this structure. EEPROM is scanned for the last (if any) record 		*/
/*  identifier (EE_REC_ID), and a new record is added next to it.      	*/
/*  Also, this function disables all interrupts while erasing the       */
/*  EEPROM. If this is not needed, three lines of the ee_write          */
/*  subroutine can simply be commented-out without affecting the        */
/*  routine performance at all.                                         */
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.1 fixes a bug related to verifying a content written into	*/
/*   the EEPROM. 1.0 was reporting missmatch even when there were no	*/
/*   problems at all.													*/
/*   Rev. 1.1 adds interrupt disable feature.							*/
//* adapted for simulink code                                            */                                                                    	*/
/************************************************************************/

unsigned char ee_write(unsigned int *buffer)
{
    4280:	e1a0c00d 	mov	ip, sp
    4284:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    4288:	e24cb004 	sub	fp, ip, #4	; 0x4
    428c:	e24dd02c 	sub	sp, sp, #44	; 0x2c
    4290:	e50b0038 	str	r0, [fp, #-56]
	int location=EE_ADDR_L;
    4294:	e3a0390e 	mov	r3, #229376	; 0x38000
    4298:	e50b3014 	str	r3, [fp, #-20]
	unsigned int command_iap[5], result_iap[3];
	unsigned long int enabled_interrupts;

		enabled_interrupts = VICIntEnable;  //disable all interrupts
    429c:	e3a03000 	mov	r3, #0	; 0x0
    42a0:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    42a4:	e5933000 	ldr	r3, [r3]
    42a8:	e50b3010 	str	r3, [fp, #-16]
		VICIntEnClr        = enabled_interrupts;
    42ac:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    42b0:	e243300b 	sub	r3, r3, #11	; 0xb
    42b4:	e51b2010 	ldr	r2, [fp, #-16]
    42b8:	e5832000 	str	r2, [r3]

		command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    42bc:	e3a03032 	mov	r3, #50	; 0x32
    42c0:	e50b3028 	str	r3, [fp, #-40]
		command_iap[1]=EE_SEC_L;
    42c4:	e3a0300e 	mov	r3, #14	; 0xe
    42c8:	e50b3024 	str	r3, [fp, #-36]
		command_iap[2]=EE_SEC_H;
    42cc:	e3a0300e 	mov	r3, #14	; 0xe
    42d0:	e50b3020 	str	r3, [fp, #-32]
		iap_entry=(IAP) IAP_LOCATION;
    42d4:	e59f20f0 	ldr	r2, [pc, #240]	; 43cc <.text+0x43cc>
    42d8:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    42dc:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    42e0:	e59f30e4 	ldr	r3, [pc, #228]	; 43cc <.text+0x43cc>
    42e4:	e593c000 	ldr	ip, [r3]
    42e8:	e24b3028 	sub	r3, fp, #40	; 0x28
    42ec:	e24b2034 	sub	r2, fp, #52	; 0x34
    42f0:	e1a00003 	mov	r0, r3
    42f4:	e1a01002 	mov	r1, r2
    42f8:	e1a0e00f 	mov	lr, pc
    42fc:	e12fff1c 	bx	ip

		command_iap[0]=51;					//copy RAM to flash/eeprom
    4300:	e3a03033 	mov	r3, #51	; 0x33
    4304:	e50b3028 	str	r3, [fp, #-40]
		command_iap[1]=(unsigned int) (location);
    4308:	e51b3014 	ldr	r3, [fp, #-20]
    430c:	e50b3024 	str	r3, [fp, #-36]
		command_iap[2]=(unsigned int) (buffer);
    4310:	e51b3038 	ldr	r3, [fp, #-56]
    4314:	e50b3020 	str	r3, [fp, #-32]
		command_iap[3]=1024;//EE_BUFFER_SIZE;
    4318:	e3a03b01 	mov	r3, #1024	; 0x400
    431c:	e50b301c 	str	r3, [fp, #-28]
		command_iap[4]=EE_CCLK;
    4320:	e3a03cea 	mov	r3, #59904	; 0xea00
    4324:	e2833060 	add	r3, r3, #96	; 0x60
    4328:	e50b3018 	str	r3, [fp, #-24]
		iap_entry=(IAP) IAP_LOCATION;
    432c:	e59f2098 	ldr	r2, [pc, #152]	; 43cc <.text+0x43cc>
    4330:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    4334:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    4338:	e59f308c 	ldr	r3, [pc, #140]	; 43cc <.text+0x43cc>
    433c:	e593c000 	ldr	ip, [r3]
    4340:	e24b3028 	sub	r3, fp, #40	; 0x28
    4344:	e24b2034 	sub	r2, fp, #52	; 0x34
    4348:	e1a00003 	mov	r0, r3
    434c:	e1a01002 	mov	r1, r2
    4350:	e1a0e00f 	mov	lr, pc
    4354:	e12fff1c 	bx	ip
		//UART_SendPacket(&result_iap, 4, 1);
		command_iap[0]=56;					//compare RAM and flash/eeprom
    4358:	e3a03038 	mov	r3, #56	; 0x38
    435c:	e50b3028 	str	r3, [fp, #-40]
		command_iap[1]=(unsigned int) buffer;
    4360:	e51b3038 	ldr	r3, [fp, #-56]
    4364:	e50b3024 	str	r3, [fp, #-36]
		command_iap[2]=(unsigned int) location;
    4368:	e51b3014 	ldr	r3, [fp, #-20]
    436c:	e50b3020 	str	r3, [fp, #-32]
		command_iap[3]=EE_BUFFER_SIZE;
    4370:	e3a030a4 	mov	r3, #164	; 0xa4
    4374:	e50b301c 	str	r3, [fp, #-28]
		iap_entry=(IAP) IAP_LOCATION;
    4378:	e59f204c 	ldr	r2, [pc, #76]	; 43cc <.text+0x43cc>
    437c:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    4380:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    4384:	e59f3040 	ldr	r3, [pc, #64]	; 43cc <.text+0x43cc>
    4388:	e593c000 	ldr	ip, [r3]
    438c:	e24b3028 	sub	r3, fp, #40	; 0x28
    4390:	e24b2034 	sub	r2, fp, #52	; 0x34
    4394:	e1a00003 	mov	r0, r3
    4398:	e1a01002 	mov	r1, r2
    439c:	e1a0e00f 	mov	lr, pc
    43a0:	e12fff1c 	bx	ip

		VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    43a4:	e3a03000 	mov	r3, #0	; 0x0
    43a8:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    43ac:	e51b2010 	ldr	r2, [fp, #-16]
    43b0:	e5832000 	str	r2, [r3]


	return (result_iap[0]);
    43b4:	e51b3034 	ldr	r3, [fp, #-52]
    43b8:	e20330ff 	and	r3, r3, #255	; 0xff
}
    43bc:	e1a00003 	mov	r0, r3
    43c0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    43c4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    43c8:	e12fff1e 	bx	lr
    43cc:	40001f78 	andmi	r1, r0, r8, ror pc

000043d0 <ee_read>:



/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_read(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - Not used.											*/
/*  result_ee[0] - Returns a response.									*/
/*                 0 - data successfully found in EEPROM.				*/
/*               500 - no data/records available in EEPROM.				*/
/*  result_ee[1] - an address of the last record of ee_data type		*/
/*				   in EEPROM.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  NO_RECORDS_AVAILABLE - EEPROM is empty/no records identifiable		*/
/*						   with a record identifier (EE_REC_ID) found	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function scans an EEPROM content looking for the last record 	*/
/*  that can be identified with a record identifier (EE_REC_ID). When 	*/
/*  such data is found, its address is passed as result_ee[1].			*/
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.0 had problems with accessing the last record in a fully	*/
/*   occupied EEPROM. Rev. 1.1 fixes this.								*/
/*                                                                     	*/
/************************************************************************/

/* adapted for simulink code                                            */
/*                                                                     	*/
/************************************************************************/
void ee_read(unsigned int *buffer)
{
    43d0:	e1a0c00d 	mov	ip, sp
    43d4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    43d8:	e24cb004 	sub	fp, ip, #4	; 0x4
    43dc:	e24dd008 	sub	sp, sp, #8	; 0x8
    43e0:	e50b0014 	str	r0, [fp, #-20]
	unsigned int *ptr=(unsigned int*)EE_ADDR_L;
    43e4:	e3a0390e 	mov	r3, #229376	; 0x38000
    43e8:	e50b3010 	str	r3, [fp, #-16]
    memcpy(buffer, ptr, EE_BUFFER_SIZE);
    43ec:	e51b3014 	ldr	r3, [fp, #-20]
    43f0:	e51b2010 	ldr	r2, [fp, #-16]
    43f4:	e3a0c0a4 	mov	ip, #164	; 0xa4
    43f8:	e1a00003 	mov	r0, r3
    43fc:	e1a01002 	mov	r1, r2
    4400:	e1a0200c 	mov	r2, ip
    4404:	eb002c3a 	bl	f4f4 <__memcpy_from_arm>


	return;
}
    4408:	e24bd00c 	sub	sp, fp, #12	; 0xc
    440c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4410:	e12fff1e 	bx	lr

00004414 <init>:
#include "ssp.h"
#include "adc.h"

void init(void)
{
    4414:	e1a0c00d 	mov	ip, sp
    4418:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    441c:	e24cb004 	sub	fp, ip, #4	; 0x4
  MAMCR = 0x02;  //Memory Acceleration enabled
    4420:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4424:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    4428:	e3a02002 	mov	r2, #2	; 0x2
    442c:	e5832000 	str	r2, [r3]
  MAMTIM = 0x04;
    4430:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    4434:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    4438:	e3a02004 	mov	r2, #4	; 0x4
    443c:	e5832000 	str	r2, [r3]
  VPBDIV = 0x01;  //0x01: peripheral frequency == cpu frequency, 0x00: per. freq. = crystal freq.
    4440:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4444:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    4448:	e2833c01 	add	r3, r3, #256	; 0x100
    444c:	e3a02001 	mov	r2, #1	; 0x1
    4450:	e5832000 	str	r2, [r3]
  pll_init();
    4454:	eb0000f1 	bl	4820 <pll_init>
  pll_feed();
    4458:	eb000100 	bl	4860 <pll_feed>
  init_ports();
    445c:	eb000039 	bl	4548 <init_ports>
  UART0Initialize(57600);	//debug / command
    4460:	e3a00ce1 	mov	r0, #57600	; 0xe100
    4464:	eb000293 	bl	4eb8 <UART0Initialize>
  UART1Initialize(57600);	//57600 Servo / GPS, 38400 "indoor GPS"
    4468:	e3a00ce1 	mov	r0, #57600	; 0xe100
    446c:	eb0002e1 	bl	4ff8 <UART1Initialize>
  init_spi();
    4470:	eb0000b5 	bl	474c <init_spi>
  init_spi1();
    4474:	eb0000c2 	bl	4784 <init_spi1>
  init_timer0();
    4478:	eb00005c 	bl	45f0 <init_timer0>
//  I2CInit(I2CMASTER);
  PWM_Init();
    447c:	eb000085 	bl	4698 <PWM_Init>
  ADCInit(ADC_CLK);
    4480:	e3a0093d 	mov	r0, #999424	; 0xf4000
    4484:	e2800d09 	add	r0, r0, #576	; 0x240
    4488:	eb0008f8 	bl	6870 <ADCInit>
  init_interrupts();
    448c:	eb000002 	bl	449c <init_interrupts>
 }
    4490:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4494:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4498:	e12fff1e 	bx	lr

0000449c <init_interrupts>:

void init_interrupts(void)
{
    449c:	e1a0c00d 	mov	ip, sp
    44a0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    44a4:	e24cb004 	sub	fp, ip, #4	; 0x4
  init_VIC();
    44a8:	eb000844 	bl	65c0 <init_VIC>

  //Timer0 interrupt
  install_irq( TIMER0_INT, (void *) timer0ISR );
    44ac:	e3a00004 	mov	r0, #4	; 0x4
    44b0:	e59f1080 	ldr	r1, [pc, #128]	; 4538 <.text+0x4538>
    44b4:	eb000872 	bl	6684 <install_irq>

  //UART1 interrupt
  install_irq( UART1_INT, (void *) uart1ISR );
    44b8:	e3a00007 	mov	r0, #7	; 0x7
    44bc:	e59f1078 	ldr	r1, [pc, #120]	; 453c <.text+0x453c>
    44c0:	eb00086f 	bl	6684 <install_irq>
  U1IER = 3; //=3; enable THRE and RX interrupt
    44c4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    44c8:	e2833801 	add	r3, r3, #65536	; 0x10000
    44cc:	e3a02003 	mov	r2, #3	; 0x3
    44d0:	e5832000 	str	r2, [r3]

  //UART0 interrupt
  install_irq( UART0_INT, (void *) uart0ISR );
    44d4:	e3a00006 	mov	r0, #6	; 0x6
    44d8:	e59f1060 	ldr	r1, [pc, #96]	; 4540 <.text+0x4540>
    44dc:	eb000868 	bl	6684 <install_irq>
  U0IER = 3; //=3; enable THRE and RX interrupt
    44e0:	e3a03903 	mov	r3, #49152	; 0xc000
    44e4:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    44e8:	e3a02003 	mov	r2, #3	; 0x3
    44ec:	e5832000 	str	r2, [r3]

  //I2C0 interrupt
//  install_irq( I2C0_INT, (void *) I2C0MasterHandler );
//  I20CONSET = I2CONSET_I2EN;

  //SSP interrupt
  install_irq( SPI1_INT, (void *) SSPHandler );
    44f0:	e3a0000b 	mov	r0, #11	; 0xb
    44f4:	e59f1048 	ldr	r1, [pc, #72]	; 4544 <.text+0x4544>
    44f8:	eb000861 	bl	6684 <install_irq>
  /* Set SSPINMS registers to enable interrupts */
  /* enable all interrupts, Rx overrun, Rx timeout, RX FIFO half full int,
  TX FIFO half empty int */
  SSPIMSC = SSPIMSC_TXIM | SSPIMSC_RXIM | SSPIMSC_RORIM;// | SSPIMSC_RTIM;
    44fc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4500:	e283391a 	add	r3, r3, #425984	; 0x68000
    4504:	e2833014 	add	r3, r3, #20	; 0x14
    4508:	e3a0200d 	mov	r2, #13	; 0xd
    450c:	e5832000 	str	r2, [r3]
  /* SSP Enabled */
  SSPCR1 |= SSPCR1_SSE;
    4510:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    4514:	e282291a 	add	r2, r2, #425984	; 0x68000
    4518:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    451c:	e283391a 	add	r3, r3, #425984	; 0x68000
    4520:	e5933000 	ldr	r3, [r3]
    4524:	e3833002 	orr	r3, r3, #2	; 0x2
    4528:	e5823000 	str	r3, [r2]
}
    452c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4530:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4534:	e12fff1e 	bx	lr
    4538:	00003904 	andeq	r3, r0, r4, lsl #18
    453c:	000049a0 	andeq	r4, r0, r0, lsr #19
    4540:	00004a70 	andeq	r4, r0, r0, ror sl
    4544:	00006b3c 	andeq	r6, r0, ip, lsr fp

00004548 <init_ports>:


void init_ports(void)
{
    4548:	e1a0c00d 	mov	ip, sp
    454c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    4550:	e24cb004 	sub	fp, ip, #4	; 0x4
/* PINSEL0
 *
 * PORT0:
 * P0.0: TXD0 -> 01
 * P0.1: RXD0 -> 01
 * P0.2: SCO0 -> 01
 * P0.3: SDA0 -> 01
 * Byte0_sel = 0b01010101 = 0x55
 *
 * P0.4: SCK0 -> 01
 * P0.5: MISO0 -> 01
 * P0.6: MOSI0 -> 01
 * P0.7: LL_NCS/IO_out -> 00
 * or: PWM2 -> 10
 * Byte1_sel = 0x00010101 = 0x15
 * Byte0_io_dir = 0x80
 *
 * P0.8: TXD1 -> 01
 * P0.9: RXD1 -> 01
 * P0.10: IO_in -> 00
 * P0.11: SCL1 -> 11
 * or Falcon8: IO_out -> 00
 * Byte2_sel = 0b11000101 = 0xC5
 *
 * P0.12: IO_in -> 00
 * P0.13: IO_in -> 00
 * P0.14: SDA1 -> 11
 * or IO_out (CS SD-Card) => SD_Logging
 * P0.15: IO_in -> 00
 * Byte3_sel = 0b00110000 = 0x30
 * Byte1_io_dir = 0x00
 * or SD_Logging => Byte1_io_dir=0x40
 */

 	PINSEL0=0x30C51555;
    4554:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4558:	e283390b 	add	r3, r3, #180224	; 0x2c000
    455c:	e59f2084 	ldr	r2, [pc, #132]	; 45e8 <.text+0x45e8>
    4560:	e5832000 	str	r2, [r3]

 /* PINSEL1
  *
  * P0.16: IO_in -> 00
  * P0.17: SCK1 -> 10
  * P0.18: MISO1 -> 10
  * P0.19: MOSI1-> 10
  * Byte0: 0b10101000 = 0xA8
  *
  * P0.20: SSEL1 -> 10
  * P0.21: PWM5 -> 01
  * P0.22: IO_in -> 00
  * P0.23: IO_in -> 00
  * Byte1: 0b00000110 = 0x06
  * Byte2_io_dir: 0x30 //0x11
  *
  * P0.24: 00
  * P0.25: VOLTAGE_2: -> 01
  * or IO_in (FALCON) -> 00
  * P0.26: 00
  * P0.27: 00
  * Byte2: 0b00000100 = 0x04
  *
  * P0.28: CURRENT_2: -> 01
  * P0.29: VOLTAGE_1: -> 01
  * P0.30: CURRENT_1: -> 01
  * P0.31: IO_in -> 00
  * Byte3: 0b00010101 = 0x15
  * Byte3_io_dir=0x00
  */
 PINSEL1 = 0x150406A8;
    4564:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    4568:	e283390b 	add	r3, r3, #180224	; 0x2c000
    456c:	e59f2078 	ldr	r2, [pc, #120]	; 45ec <.text+0x45ec>
    4570:	e5832000 	str	r2, [r3]

 PINSEL2 = 0x00000004;
    4574:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4578:	e283390b 	add	r3, r3, #180224	; 0x2c000
    457c:	e2833014 	add	r3, r3, #20	; 0x14
    4580:	e3a02004 	mov	r2, #4	; 0x4
    4584:	e5832000 	str	r2, [r3]

 IODIR0 = 0x0030B480;
    4588:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    458c:	e282290a 	add	r2, r2, #163840	; 0x28000
    4590:	e3a039c2 	mov	r3, #3178496	; 0x308000
    4594:	e2833dd2 	add	r3, r3, #13440	; 0x3480
    4598:	e5823000 	str	r3, [r2]

 IOSET0 = (1<<EXT_NCS)|(1<<11); //all nCS high
    459c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    45a0:	e283390a 	add	r3, r3, #163840	; 0x28000
    45a4:	e3a02d22 	mov	r2, #2176	; 0x880
    45a8:	e5832000 	str	r2, [r3]
 //IOSET0 = (1<<LL_nCS);	//CS LL_Controller

/* P1.16: IO_1/IO_out	=> FET for camera power supply
 * P1.17: Beeper/IO_out
 * .
 * .
 * P1.24: LED1/IO_out
 * P1.25: LED2/IO_out
 *
 */

 IODIR1 = 0x03030000;
    45ac:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    45b0:	e282290a 	add	r2, r2, #163840	; 0x28000
    45b4:	e2822018 	add	r2, r2, #24	; 0x18
    45b8:	e3a03403 	mov	r3, #50331648	; 0x3000000
    45bc:	e2833803 	add	r3, r3, #196608	; 0x30000
    45c0:	e5823000 	str	r3, [r2]
 IOSET1 = ((1<<24)|(1<<16)); //turn off LED1, turn beeper off
    45c4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    45c8:	e282290a 	add	r2, r2, #163840	; 0x28000
    45cc:	e2822014 	add	r2, r2, #20	; 0x14
    45d0:	e3a03401 	mov	r3, #16777216	; 0x1000000
    45d4:	e2833801 	add	r3, r3, #65536	; 0x10000
    45d8:	e5823000 	str	r3, [r2]

}
    45dc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    45e0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    45e4:	e12fff1e 	bx	lr
    45e8:	30c51555 	sbccc	r1, r5, r5, asr r5
    45ec:	150406a8 	strne	r0, [r4, #-1704]

000045f0 <init_timer0>:

void init_timer0(void)
{
    45f0:	e1a0c00d 	mov	ip, sp
    45f4:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    45f8:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0TC=0;
    45fc:	e3a03901 	mov	r3, #16384	; 0x4000
    4600:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    4604:	e3a02000 	mov	r2, #0	; 0x0
    4608:	e5832000 	str	r2, [r3]
  T0TCR=0x0;    //Reset timer0
    460c:	e3a03901 	mov	r3, #16384	; 0x4000
    4610:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    4614:	e3a02000 	mov	r2, #0	; 0x0
    4618:	e5832000 	str	r2, [r3]
  T0MCR=0x3;    //Interrupt on match MR0 and reset counter
    461c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4620:	e2833901 	add	r3, r3, #16384	; 0x4000
    4624:	e2833014 	add	r3, r3, #20	; 0x14
    4628:	e3a02003 	mov	r2, #3	; 0x3
    462c:	e5832000 	str	r2, [r3]
  T0PR=0;
    4630:	e3a03901 	mov	r3, #16384	; 0x4000
    4634:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    4638:	e3a02000 	mov	r2, #0	; 0x0
    463c:	e5832000 	str	r2, [r3]
  T0PC=0;     //Prescale Counter = 0
    4640:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4644:	e2833901 	add	r3, r3, #16384	; 0x4000
    4648:	e2833010 	add	r3, r3, #16	; 0x10
    464c:	e3a02000 	mov	r2, #0	; 0x0
    4650:	e5832000 	str	r2, [r3]
  T0MR0=peripheralClockFrequency()/ControllerCyclesPerSecond; // /200 => 200 Hz Period
    4654:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    4658:	e2844901 	add	r4, r4, #16384	; 0x4000
    465c:	e2844018 	add	r4, r4, #24	; 0x18
    4660:	eb000096 	bl	48c0 <peripheralClockFrequency>
    4664:	e1a02000 	mov	r2, r0
    4668:	e59f3024 	ldr	r3, [pc, #36]	; 4694 <.text+0x4694>
    466c:	e0831392 	umull	r1, r3, r2, r3
    4670:	e1a03323 	mov	r3, r3, lsr #6
    4674:	e5843000 	str	r3, [r4]
  T0TCR=0x1;   //Set timer0
    4678:	e3a03901 	mov	r3, #16384	; 0x4000
    467c:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    4680:	e3a02001 	mov	r2, #1	; 0x1
    4684:	e5832000 	str	r2, [r3]
}
    4688:	e24bd010 	sub	sp, fp, #16	; 0x10
    468c:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    4690:	e12fff1e 	bx	lr
    4694:	10624dd3 	ldrned	r4, [r2], #-211

00004698 <PWM_Init>:

void PWM_Init( void )
{
    4698:	e1a0c00d 	mov	ip, sp
    469c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    46a0:	e24cb004 	sub	fp, ip, #4	; 0x4
  //  match_counter = 0;
  //  PINSEL0 = 0x000A800A;	/* set GPIOs for all PWMs */
  //  PINSEL1 = 0x00000400;
    PWMTCR = TCR_RESET;		/* Counter Reset */
    46a4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    46a8:	e2833905 	add	r3, r3, #81920	; 0x14000
    46ac:	e3a02002 	mov	r2, #2	; 0x2
    46b0:	e5832000 	str	r2, [r3]

    PWMPR = 0x00;		/* count frequency:Fpclk */
    46b4:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    46b8:	e2833905 	add	r3, r3, #81920	; 0x14000
    46bc:	e3a02000 	mov	r2, #0	; 0x0
    46c0:	e5832000 	str	r2, [r3]
    PWMMCR = PWMMR0R;	/* interrupt on PWMMR0, reset on PWMMR0, reset
    46c4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    46c8:	e2833905 	add	r3, r3, #81920	; 0x14000
    46cc:	e2833014 	add	r3, r3, #20	; 0x14
    46d0:	e3a02002 	mov	r2, #2	; 0x2
    46d4:	e5832000 	str	r2, [r3]
				TC if PWM0 matches */
    PWMMR0 = 1179648 ;
    46d8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    46dc:	e2833905 	add	r3, r3, #81920	; 0x14000
    46e0:	e2833018 	add	r3, r3, #24	; 0x18
    46e4:	e3a02812 	mov	r2, #1179648	; 0x120000
    46e8:	e5832000 	str	r2, [r3]
    PWMMR5 = 88470;
    46ec:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    46f0:	e2822905 	add	r2, r2, #81920	; 0x14000
    46f4:	e2822044 	add	r2, r2, #68	; 0x44
    46f8:	e3a03b56 	mov	r3, #88064	; 0x15800
    46fc:	e2833f65 	add	r3, r3, #404	; 0x194
    4700:	e2833002 	add	r3, r3, #2	; 0x2
    4704:	e5823000 	str	r3, [r2]

    /* all PWM latch enabled */
    PWMLER = LER5_EN;
    4708:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    470c:	e2833905 	add	r3, r3, #81920	; 0x14000
    4710:	e2833050 	add	r3, r3, #80	; 0x50
    4714:	e3a02020 	mov	r2, #32	; 0x20
    4718:	e5832000 	str	r2, [r3]

        /* All single edge, all enable */
    PWMPCR = PWMENA1 | PWMENA2 | PWMENA3 | PWMENA4 | PWMENA5 | PWMENA6;
    471c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4720:	e2833905 	add	r3, r3, #81920	; 0x14000
    4724:	e283304c 	add	r3, r3, #76	; 0x4c
    4728:	e3a02c7e 	mov	r2, #32256	; 0x7e00
    472c:	e5832000 	str	r2, [r3]
    PWMTCR = TCR_CNT_EN | TCR_PWM_EN;	/* counter enable, PWM enable */
    4730:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    4734:	e2833905 	add	r3, r3, #81920	; 0x14000
    4738:	e3a02009 	mov	r2, #9	; 0x9
    473c:	e5832000 	str	r2, [r3]
}
    4740:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4744:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4748:	e12fff1e 	bx	lr

0000474c <init_spi>:


void init_spi(void)
{
    474c:	e1a0c00d 	mov	ip, sp
    4750:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    4754:	e24cb004 	sub	fp, ip, #4	; 0x4
  S0SPCCR=0x04; //30 clock-cycles (~60MHz) = 1 SPI cycle => SPI @ 2MHz
    4758:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    475c:	e2833802 	add	r3, r3, #131072	; 0x20000
    4760:	e3a02004 	mov	r2, #4	; 0x4
    4764:	e5832000 	str	r2, [r3]
  S0SPCR=0x20;  //LPC is Master
    4768:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    476c:	e2833802 	add	r3, r3, #131072	; 0x20000
    4770:	e3a02020 	mov	r2, #32	; 0x20
    4774:	e5832000 	str	r2, [r3]
}
    4778:	e24bd00c 	sub	sp, fp, #12	; 0xc
    477c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4780:	e12fff1e 	bx	lr

00004784 <init_spi1>:

void init_spi1(void)
{
    4784:	e1a0c00d 	mov	ip, sp
    4788:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    478c:	e24cb004 	sub	fp, ip, #4	; 0x4
    4790:	e24dd004 	sub	sp, sp, #4	; 0x4
	unsigned char i, Dummy;

    /* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 3 */
    SSPCR0 = 0x040F;
    4794:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    4798:	e282291a 	add	r2, r2, #425984	; 0x68000
    479c:	e3a03b01 	mov	r3, #1024	; 0x400
    47a0:	e283300f 	add	r3, r3, #15	; 0xf
    47a4:	e5823000 	str	r3, [r2]

    /* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
    SSPCPSR = 0x1B;
    47a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    47ac:	e283391a 	add	r3, r3, #425984	; 0x68000
    47b0:	e2833010 	add	r3, r3, #16	; 0x10
    47b4:	e3a0201b 	mov	r2, #27	; 0x1b
    47b8:	e5832000 	str	r2, [r3]

    for ( i = 0; i < FIFOSIZE; i++ )
    47bc:	e3a03000 	mov	r3, #0	; 0x0
    47c0:	e54b300e 	strb	r3, [fp, #-14]
    47c4:	ea000006 	b	47e4 <init_spi1+0x60>
    {
	Dummy = SSPDR;		/* clear the RxFIFO */
    47c8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    47cc:	e283391a 	add	r3, r3, #425984	; 0x68000
    47d0:	e5933000 	ldr	r3, [r3]
    47d4:	e54b300d 	strb	r3, [fp, #-13]
    47d8:	e55b300e 	ldrb	r3, [fp, #-14]
    47dc:	e2833001 	add	r3, r3, #1	; 0x1
    47e0:	e54b300e 	strb	r3, [fp, #-14]
    47e4:	e55b300e 	ldrb	r3, [fp, #-14]
    47e8:	e3530007 	cmp	r3, #7	; 0x7
    47ec:	9afffff5 	bls	47c8 <init_spi1+0x44>
    }

    /*all ints deactivated*/
	SSPIMSC = 0;
    47f0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    47f4:	e283391a 	add	r3, r3, #425984	; 0x68000
    47f8:	e2833014 	add	r3, r3, #20	; 0x14
    47fc:	e3a02000 	mov	r2, #0	; 0x0
    4800:	e5832000 	str	r2, [r3]

    /* Device select as master, SSP Enabled */
    SSPCR1 = 0x00;// | SSPCR1_SSE;
    4804:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    4808:	e283391a 	add	r3, r3, #425984	; 0x68000
    480c:	e3a02000 	mov	r2, #0	; 0x0
    4810:	e5832000 	str	r2, [r3]

    return;


}
    4814:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4818:	e89d6800 	ldmia	sp, {fp, sp, lr}
    481c:	e12fff1e 	bx	lr

00004820 <pll_init>:

void pll_init(void)
{
    4820:	e1a0c00d 	mov	ip, sp
    4824:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    4828:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLCFG=0x23;    //0b00100011; => M=4,0690; P=2;
    482c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4830:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    4834:	e2833084 	add	r3, r3, #132	; 0x84
    4838:	e3a02023 	mov	r2, #35	; 0x23
    483c:	e5832000 	str	r2, [r3]
  PLLCON=0x03;    //PLLE=1, PLLC=1 => PLL enabled as system clock
    4840:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4844:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    4848:	e2833080 	add	r3, r3, #128	; 0x80
    484c:	e3a02003 	mov	r2, #3	; 0x3
    4850:	e5832000 	str	r2, [r3]
}
    4854:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4858:	e89d6800 	ldmia	sp, {fp, sp, lr}
    485c:	e12fff1e 	bx	lr

00004860 <pll_feed>:

void pll_feed(void)
{
    4860:	e1a0c00d 	mov	ip, sp
    4864:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    4868:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLFEED=0xAA;
    486c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4870:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    4874:	e283308c 	add	r3, r3, #140	; 0x8c
    4878:	e3a020aa 	mov	r2, #170	; 0xaa
    487c:	e5832000 	str	r2, [r3]
  PLLFEED=0x55;
    4880:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4884:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    4888:	e283308c 	add	r3, r3, #140	; 0x8c
    488c:	e3a02055 	mov	r2, #85	; 0x55
    4890:	e5832000 	str	r2, [r3]
}
    4894:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4898:	e89d6800 	ldmia	sp, {fp, sp, lr}
    489c:	e12fff1e 	bx	lr

000048a0 <processorClockFrequency>:

unsigned int processorClockFrequency(void)
{
    48a0:	e1a0c00d 	mov	ip, sp
    48a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    48a8:	e24cb004 	sub	fp, ip, #4	; 0x4
  return 58982400;
    48ac:	e3a037e1 	mov	r3, #58982400	; 0x3840000
}
    48b0:	e1a00003 	mov	r0, r3
    48b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    48b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    48bc:	e12fff1e 	bx	lr

000048c0 <peripheralClockFrequency>:

unsigned int peripheralClockFrequency(void)
{
    48c0:	e1a0c00d 	mov	ip, sp
    48c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    48c8:	e24cb004 	sub	fp, ip, #4	; 0x4
    48cc:	e24dd008 	sub	sp, sp, #8	; 0x8
  unsigned int divider;
  switch (VPBDIV & 3)
    48d0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    48d4:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    48d8:	e2833c01 	add	r3, r3, #256	; 0x100
    48dc:	e5933000 	ldr	r3, [r3]
    48e0:	e2033003 	and	r3, r3, #3	; 0x3
    48e4:	e50b3014 	str	r3, [fp, #-20]
    48e8:	e51b3014 	ldr	r3, [fp, #-20]
    48ec:	e3530001 	cmp	r3, #1	; 0x1
    48f0:	0a000009 	beq	491c <peripheralClockFrequency+0x5c>
    48f4:	e51b3014 	ldr	r3, [fp, #-20]
    48f8:	e3530001 	cmp	r3, #1	; 0x1
    48fc:	3a000003 	bcc	4910 <peripheralClockFrequency+0x50>
    4900:	e51b3014 	ldr	r3, [fp, #-20]
    4904:	e3530002 	cmp	r3, #2	; 0x2
    4908:	0a000006 	beq	4928 <peripheralClockFrequency+0x68>
    490c:	ea000007 	b	4930 <peripheralClockFrequency+0x70>
    {
      case 0:
        divider = 4;
    4910:	e3a03004 	mov	r3, #4	; 0x4
    4914:	e50b3010 	str	r3, [fp, #-16]
        break;
    4918:	ea000004 	b	4930 <peripheralClockFrequency+0x70>
      case 1:
        divider = 1;
    491c:	e3a03001 	mov	r3, #1	; 0x1
    4920:	e50b3010 	str	r3, [fp, #-16]
        break;
    4924:	ea000001 	b	4930 <peripheralClockFrequency+0x70>
      case 2:
        divider = 2;
    4928:	e3a03002 	mov	r3, #2	; 0x2
    492c:	e50b3010 	str	r3, [fp, #-16]
        break;
    }
  return processorClockFrequency() / divider;
    4930:	ebffffda 	bl	48a0 <processorClockFrequency>
    4934:	e1a03000 	mov	r3, r0
    4938:	e1a00003 	mov	r0, r3
    493c:	e51b1010 	ldr	r1, [fp, #-16]
    4940:	eb002ae8 	bl	f4e8 <____udivsi3_from_arm>
    4944:	e1a03000 	mov	r3, r0
}
    4948:	e1a00003 	mov	r0, r3
    494c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4950:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4954:	e12fff1e 	bx	lr

00004958 <delay>:

void delay(int n)
{
    4958:	e1a0c00d 	mov	ip, sp
    495c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    4960:	e24cb004 	sub	fp, ip, #4	; 0x4
    4964:	e24dd008 	sub	sp, sp, #8	; 0x8
    4968:	e50b0014 	str	r0, [fp, #-20]
  volatile int i;
  for (i = 0; i < n; ++i);
    496c:	e3a03000 	mov	r3, #0	; 0x0
    4970:	e50b3010 	str	r3, [fp, #-16]
    4974:	ea000002 	b	4984 <delay+0x2c>
    4978:	e51b3010 	ldr	r3, [fp, #-16]
    497c:	e2833001 	add	r3, r3, #1	; 0x1
    4980:	e50b3010 	str	r3, [fp, #-16]
    4984:	e51b2010 	ldr	r2, [fp, #-16]
    4988:	e51b3014 	ldr	r3, [fp, #-20]
    498c:	e1520003 	cmp	r2, r3
    4990:	bafffff8 	blt	4978 <delay+0x20>
}
    4994:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4998:	e89d6800 	ldmia	sp, {fp, sp, lr}
    499c:	e12fff1e 	bx	lr

000049a0 <uart1ISR>:
unsigned char stopstring[]={'<','#','<'};


void uart1ISR(void) __irq
{
    49a0:	e1a0c00d 	mov	ip, sp
    49a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    49a8:	e24cb004 	sub	fp, ip, #4	; 0x4
    49ac:	e24dd00c 	sub	sp, sp, #12	; 0xc
  unsigned char t;
  IENABLE;
  unsigned iir = U1IIR;
    49b0:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    49b4:	e2833801 	add	r3, r3, #65536	; 0x10000
    49b8:	e5933000 	ldr	r3, [r3]
    49bc:	e50b3010 	str	r3, [fp, #-16]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    49c0:	e51b3010 	ldr	r3, [fp, #-16]
    49c4:	e1a030a3 	mov	r3, r3, lsr #1
    49c8:	e2033007 	and	r3, r3, #7	; 0x7
    49cc:	e50b3018 	str	r3, [fp, #-24]
    49d0:	e51b3018 	ldr	r3, [fp, #-24]
    49d4:	e3530001 	cmp	r3, #1	; 0x1
    49d8:	0a000003 	beq	49ec <uart1ISR+0x4c>
    49dc:	e51b3018 	ldr	r3, [fp, #-24]
    49e0:	e3530002 	cmp	r3, #2	; 0x2
    49e4:	0a000013 	beq	4a38 <uart1ISR+0x98>
    49e8:	ea000018 	b	4a50 <uart1ISR+0xb0>
    {
      case 1:
		  // THRE interrupt
		 if (ringbuffer1(RBREAD, &t, 1))
    49ec:	e24b3011 	sub	r3, fp, #17	; 0x11
    49f0:	e3a00000 	mov	r0, #0	; 0x0
    49f4:	e1a01003 	mov	r1, r3
    49f8:	e3a02001 	mov	r2, #1	; 0x1
    49fc:	eb0003e9 	bl	59a8 <ringbuffer1>
    4a00:	e1a03000 	mov	r3, r0
    4a04:	e3530000 	cmp	r3, #0	; 0x0
    4a08:	0a000006 	beq	4a28 <uart1ISR+0x88>
		 {
		   transmission1_running=1;
    4a0c:	e59f2058 	ldr	r2, [pc, #88]	; 4a6c <.text+0x4a6c>
    4a10:	e3a03001 	mov	r3, #1	; 0x1
    4a14:	e5c23000 	strb	r3, [r2]
		   UART1WriteChar(t);
    4a18:	e55b3011 	ldrb	r3, [fp, #-17]
    4a1c:	e1a00003 	mov	r0, r3
    4a20:	eb0001d8 	bl	5188 <UART1WriteChar>
    4a24:	ea000009 	b	4a50 <uart1ISR+0xb0>
		 }
		 else
		 {
		   transmission1_running=0;
    4a28:	e59f303c 	ldr	r3, [pc, #60]	; 4a6c <.text+0x4a6c>
    4a2c:	e3a02000 	mov	r2, #0	; 0x0
    4a30:	e5c32000 	strb	r2, [r3]
		 }
        break;
    4a34:	ea000005 	b	4a50 <uart1ISR+0xb0>
      case 2:
    	// RX interrupt
	    uBloxReceiveHandler(U1RBR);
    4a38:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4a3c:	e2833801 	add	r3, r3, #65536	; 0x10000
    4a40:	e5933000 	ldr	r3, [r3]
    4a44:	e20330ff 	and	r3, r3, #255	; 0xff
    4a48:	e1a00003 	mov	r0, r3
    4a4c:	eb001c81 	bl	bc58 <uBloxReceiveHandler>
	    break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
   }
  IDISABLE;
  VICVectAddr = 0;		/* Acknowledge Interrupt */
    4a50:	e3a03000 	mov	r3, #0	; 0x0
    4a54:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    4a58:	e3a02000 	mov	r2, #0	; 0x0
    4a5c:	e5832000 	str	r2, [r3]
}
    4a60:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4a64:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4a68:	e12fff1e 	bx	lr
    4a6c:	40000a7a 	andmi	r0, r0, sl, ror sl

00004a70 <uart0ISR>:



void uart0ISR(void) __irq
{
    4a70:	e1a0c00d 	mov	ip, sp
    4a74:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    4a78:	e24cb004 	sub	fp, ip, #4	; 0x4
    4a7c:	e24dd010 	sub	sp, sp, #16	; 0x10
  unsigned char t;
  unsigned char UART_rxdata;


  // Read IIR to clear interrupt and find out the cause
  IENABLE;
  unsigned iir = U0IIR;
    4a80:	e3a03903 	mov	r3, #49152	; 0xc000
    4a84:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    4a88:	e5933000 	ldr	r3, [r3]
    4a8c:	e50b3014 	str	r3, [fp, #-20]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    4a90:	e51b3014 	ldr	r3, [fp, #-20]
    4a94:	e1a030a3 	mov	r3, r3, lsr #1
    4a98:	e2033007 	and	r3, r3, #7	; 0x7
    4a9c:	e50b301c 	str	r3, [fp, #-28]
    4aa0:	e51b301c 	ldr	r3, [fp, #-28]
    4aa4:	e3530001 	cmp	r3, #1	; 0x1
    4aa8:	0a000003 	beq	4abc <uart0ISR+0x4c>
    4aac:	e51b301c 	ldr	r3, [fp, #-28]
    4ab0:	e3530002 	cmp	r3, #2	; 0x2
    4ab4:	0a000013 	beq	4b08 <uart0ISR+0x98>
    4ab8:	ea0000ed 	b	4e74 <uart0ISR+0x404>
    {
      case 1:
        // THRE interrupt
		 if (UART0_fifo(RBREAD, &t, 1))
    4abc:	e24b3016 	sub	r3, fp, #22	; 0x16
    4ac0:	e3a00000 	mov	r0, #0	; 0x0
    4ac4:	e1a01003 	mov	r1, r3
    4ac8:	e3a02001 	mov	r2, #1	; 0x1
    4acc:	eb000333 	bl	57a0 <UART0_fifo>
    4ad0:	e1a03000 	mov	r3, r0
    4ad4:	e3530000 	cmp	r3, #0	; 0x0
    4ad8:	0a000006 	beq	4af8 <uart0ISR+0x88>
		 {
		   transmission_running=1;
    4adc:	e59f23ac 	ldr	r2, [pc, #940]	; 4e90 <.text+0x4e90>
    4ae0:	e3a03001 	mov	r3, #1	; 0x1
    4ae4:	e5c23000 	strb	r3, [r2]
		   UART0WriteChar(t);
    4ae8:	e55b3016 	ldrb	r3, [fp, #-22]
    4aec:	e1a00003 	mov	r0, r3
    4af0:	eb000190 	bl	5138 <UART0WriteChar>
    4af4:	ea0000de 	b	4e74 <uart0ISR+0x404>
		 }
		 else
		 {
		   transmission_running=0;
    4af8:	e59f3390 	ldr	r3, [pc, #912]	; 4e90 <.text+0x4e90>
    4afc:	e3a02000 	mov	r2, #0	; 0x0
    4b00:	e5c32000 	strb	r2, [r3]
		 }
		break;
    4b04:	ea0000da 	b	4e74 <uart0ISR+0x404>

      case 2:
        // RDA interrupt - put your HL_serial_0 receive state machine here!
        UART_rxdata = U0RBR;
    4b08:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4b0c:	e2833903 	add	r3, r3, #49152	; 0xc000
    4b10:	e5933000 	ldr	r3, [r3]
    4b14:	e54b3015 	strb	r3, [fp, #-21]

        if (UART_syncstate==0)
    4b18:	e59f3374 	ldr	r3, [pc, #884]	; 4e94 <.text+0x4e94>
    4b1c:	e5d33000 	ldrb	r3, [r3]
    4b20:	e3530000 	cmp	r3, #0	; 0x0
    4b24:	1a00000d 	bne	4b60 <uart0ISR+0xf0>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    4b28:	e55b3015 	ldrb	r3, [fp, #-21]
    4b2c:	e353003e 	cmp	r3, #62	; 0x3e
    4b30:	1a000006 	bne	4b50 <uart0ISR+0xe0>
    4b34:	e59f3358 	ldr	r3, [pc, #856]	; 4e94 <.text+0x4e94>
    4b38:	e5d33000 	ldrb	r3, [r3]
    4b3c:	e2833001 	add	r3, r3, #1	; 0x1
    4b40:	e20330ff 	and	r3, r3, #255	; 0xff
    4b44:	e59f2348 	ldr	r2, [pc, #840]	; 4e94 <.text+0x4e94>
    4b48:	e5c23000 	strb	r3, [r2]
    4b4c:	ea0000c8 	b	4e74 <uart0ISR+0x404>
    4b50:	e59f333c 	ldr	r3, [pc, #828]	; 4e94 <.text+0x4e94>
    4b54:	e3a02000 	mov	r2, #0	; 0x0
    4b58:	e5c32000 	strb	r2, [r3]
    4b5c:	ea0000c4 	b	4e74 <uart0ISR+0x404>
		}
		else if (UART_syncstate==1)
    4b60:	e59f332c 	ldr	r3, [pc, #812]	; 4e94 <.text+0x4e94>
    4b64:	e5d33000 	ldrb	r3, [r3]
    4b68:	e3530001 	cmp	r3, #1	; 0x1
    4b6c:	1a00000d 	bne	4ba8 <uart0ISR+0x138>
		{
			if (UART_rxdata=='*') UART_syncstate++; else UART_syncstate=0;
    4b70:	e55b3015 	ldrb	r3, [fp, #-21]
    4b74:	e353002a 	cmp	r3, #42	; 0x2a
    4b78:	1a000006 	bne	4b98 <uart0ISR+0x128>
    4b7c:	e59f3310 	ldr	r3, [pc, #784]	; 4e94 <.text+0x4e94>
    4b80:	e5d33000 	ldrb	r3, [r3]
    4b84:	e2833001 	add	r3, r3, #1	; 0x1
    4b88:	e20330ff 	and	r3, r3, #255	; 0xff
    4b8c:	e59f2300 	ldr	r2, [pc, #768]	; 4e94 <.text+0x4e94>
    4b90:	e5c23000 	strb	r3, [r2]
    4b94:	ea0000b6 	b	4e74 <uart0ISR+0x404>
    4b98:	e59f32f4 	ldr	r3, [pc, #756]	; 4e94 <.text+0x4e94>
    4b9c:	e3a02000 	mov	r2, #0	; 0x0
    4ba0:	e5c32000 	strb	r2, [r3]
    4ba4:	ea0000b2 	b	4e74 <uart0ISR+0x404>
		}
		else if (UART_syncstate==2)
    4ba8:	e59f32e4 	ldr	r3, [pc, #740]	; 4e94 <.text+0x4e94>
    4bac:	e5d33000 	ldrb	r3, [r3]
    4bb0:	e3530002 	cmp	r3, #2	; 0x2
    4bb4:	1a00000d 	bne	4bf0 <uart0ISR+0x180>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    4bb8:	e55b3015 	ldrb	r3, [fp, #-21]
    4bbc:	e353003e 	cmp	r3, #62	; 0x3e
    4bc0:	1a000006 	bne	4be0 <uart0ISR+0x170>
    4bc4:	e59f32c8 	ldr	r3, [pc, #712]	; 4e94 <.text+0x4e94>
    4bc8:	e5d33000 	ldrb	r3, [r3]
    4bcc:	e2833001 	add	r3, r3, #1	; 0x1
    4bd0:	e20330ff 	and	r3, r3, #255	; 0xff
    4bd4:	e59f22b8 	ldr	r2, [pc, #696]	; 4e94 <.text+0x4e94>
    4bd8:	e5c23000 	strb	r3, [r2]
    4bdc:	ea0000a4 	b	4e74 <uart0ISR+0x404>
    4be0:	e59f32ac 	ldr	r3, [pc, #684]	; 4e94 <.text+0x4e94>
    4be4:	e3a02000 	mov	r2, #0	; 0x0
    4be8:	e5c32000 	strb	r2, [r3]
    4bec:	ea0000a0 	b	4e74 <uart0ISR+0x404>
		}
		else if (UART_syncstate==3)
    4bf0:	e59f329c 	ldr	r3, [pc, #668]	; 4e94 <.text+0x4e94>
    4bf4:	e5d33000 	ldrb	r3, [r3]
    4bf8:	e3530003 	cmp	r3, #3	; 0x3
    4bfc:	1a000038 	bne	4ce4 <uart0ISR+0x274>
		{
			if (UART_rxdata=='p') //data pending p=flight params
    4c00:	e55b3015 	ldrb	r3, [fp, #-21]
    4c04:	e3530070 	cmp	r3, #112	; 0x70
    4c08:	1a000009 	bne	4c34 <uart0ISR+0x1c4>
			{
				UART_syncstate=4;
    4c0c:	e59f2280 	ldr	r2, [pc, #640]	; 4e94 <.text+0x4e94>
    4c10:	e3a03004 	mov	r3, #4	; 0x4
    4c14:	e5c23000 	strb	r3, [r2]
				UART_rxcount = sizeof(matlab_params_tmp);
    4c18:	e59f2278 	ldr	r2, [pc, #632]	; 4e98 <.text+0x4e98>
    4c1c:	e3a030a4 	mov	r3, #164	; 0xa4
    4c20:	e5823000 	str	r3, [r2]
				UART_rxptr = (unsigned char*) &matlab_params_tmp;
    4c24:	e59f2270 	ldr	r2, [pc, #624]	; 4e9c <.text+0x4e9c>
    4c28:	e59f3270 	ldr	r3, [pc, #624]	; 4ea0 <.text+0x4ea0>
    4c2c:	e5832000 	str	r2, [r3]
    4c30:	ea00008f 	b	4e74 <uart0ISR+0x404>

			}
			else if (UART_rxdata=='c') //data pending c=uart ctrl
    4c34:	e55b3015 	ldrb	r3, [fp, #-21]
    4c38:	e3530063 	cmp	r3, #99	; 0x63
    4c3c:	1a000009 	bne	4c68 <uart0ISR+0x1f8>
			{
				UART_syncstate = 5;
    4c40:	e59f224c 	ldr	r2, [pc, #588]	; 4e94 <.text+0x4e94>
    4c44:	e3a03005 	mov	r3, #5	; 0x5
    4c48:	e5c23000 	strb	r3, [r2]
				UART_rxcount = 24+2;
    4c4c:	e59f2244 	ldr	r2, [pc, #580]	; 4e98 <.text+0x4e98>
    4c50:	e3a0301a 	mov	r3, #26	; 0x1a
    4c54:	e5823000 	str	r3, [r2]
				UART_rxptr = (unsigned char*) &matlab_uart_tmp;
    4c58:	e59f2244 	ldr	r2, [pc, #580]	; 4ea4 <.text+0x4ea4>
    4c5c:	e59f323c 	ldr	r3, [pc, #572]	; 4ea0 <.text+0x4ea0>
    4c60:	e5832000 	str	r2, [r3]
    4c64:	ea000082 	b	4e74 <uart0ISR+0x404>
			}
			else if (UART_rxdata=='s') //data pending s=save to eeprom
    4c68:	e55b3015 	ldrb	r3, [fp, #-21]
    4c6c:	e3530073 	cmp	r3, #115	; 0x73
    4c70:	1a00000d 	bne	4cac <uart0ISR+0x23c>
			{
				UART_syncstate=0;
    4c74:	e59f2218 	ldr	r2, [pc, #536]	; 4e94 <.text+0x4e94>
    4c78:	e3a03000 	mov	r3, #0	; 0x0
    4c7c:	e5c23000 	strb	r3, [r2]
				if (ee_erase()==0)
    4c80:	ebfffd31 	bl	414c <ee_erase>
    4c84:	e1a03000 	mov	r3, r0
    4c88:	e3530000 	cmp	r3, #0	; 0x0
    4c8c:	1a000002 	bne	4c9c <uart0ISR+0x22c>
				{
					ee_write((unsigned int*) &matlab_params);
    4c90:	e59f3210 	ldr	r3, [pc, #528]	; 4ea8 <.text+0x4ea8>
    4c94:	e1a00003 	mov	r0, r3
    4c98:	ebfffd78 	bl	4280 <ee_write>
				}
				parameter_beep=ControllerCyclesPerSecond;
    4c9c:	e59f3208 	ldr	r3, [pc, #520]	; 4eac <.text+0x4eac>
    4ca0:	e3a02ffa 	mov	r2, #1000	; 0x3e8
    4ca4:	e1c320b0 	strh	r2, [r3]
    4ca8:	ea000071 	b	4e74 <uart0ISR+0x404>
			}
			else if (UART_rxdata=='h') // stop debug transmission
    4cac:	e55b3015 	ldrb	r3, [fp, #-21]
    4cb0:	e3530068 	cmp	r3, #104	; 0x68
    4cb4:	1a000006 	bne	4cd4 <uart0ISR+0x264>
			{
				UART_syncstate=0;
    4cb8:	e59f21d4 	ldr	r2, [pc, #468]	; 4e94 <.text+0x4e94>
    4cbc:	e3a03000 	mov	r3, #0	; 0x0
    4cc0:	e5c23000 	strb	r3, [r2]
				xbee_send_flag=0;
    4cc4:	e59f21e4 	ldr	r2, [pc, #484]	; 4eb0 <.text+0x4eb0>
    4cc8:	e3a03000 	mov	r3, #0	; 0x0
    4ccc:	e5c23000 	strb	r3, [r2]
    4cd0:	ea000067 	b	4e74 <uart0ISR+0x404>
			}
            else
            	UART_syncstate=0;
    4cd4:	e59f31b8 	ldr	r3, [pc, #440]	; 4e94 <.text+0x4e94>
    4cd8:	e3a02000 	mov	r2, #0	; 0x0
    4cdc:	e5c32000 	strb	r2, [r3]
    4ce0:	ea000063 	b	4e74 <uart0ISR+0x404>
        }
  		else if (UART_syncstate==4)
    4ce4:	e59f31a8 	ldr	r3, [pc, #424]	; 4e94 <.text+0x4e94>
    4ce8:	e5d33000 	ldrb	r3, [r3]
    4cec:	e3530004 	cmp	r3, #4	; 0x4
    4cf0:	1a00002b 	bne	4da4 <uart0ISR+0x334>
		{
			UART_rxcount--;
    4cf4:	e59f319c 	ldr	r3, [pc, #412]	; 4e98 <.text+0x4e98>
    4cf8:	e5933000 	ldr	r3, [r3]
    4cfc:	e2432001 	sub	r2, r3, #1	; 0x1
    4d00:	e59f3190 	ldr	r3, [pc, #400]	; 4e98 <.text+0x4e98>
    4d04:	e5832000 	str	r2, [r3]
			*UART_rxptr=UART_rxdata;
    4d08:	e59f3190 	ldr	r3, [pc, #400]	; 4ea0 <.text+0x4ea0>
    4d0c:	e5932000 	ldr	r2, [r3]
    4d10:	e55b3015 	ldrb	r3, [fp, #-21]
    4d14:	e5c23000 	strb	r3, [r2]
			UART_rxptr++;
    4d18:	e59f3180 	ldr	r3, [pc, #384]	; 4ea0 <.text+0x4ea0>
    4d1c:	e5933000 	ldr	r3, [r3]
    4d20:	e2832001 	add	r2, r3, #1	; 0x1
    4d24:	e59f3174 	ldr	r3, [pc, #372]	; 4ea0 <.text+0x4ea0>
    4d28:	e5832000 	str	r2, [r3]
			if (UART_rxcount==0)
    4d2c:	e59f3164 	ldr	r3, [pc, #356]	; 4e98 <.text+0x4e98>
    4d30:	e5933000 	ldr	r3, [r3]
    4d34:	e3530000 	cmp	r3, #0	; 0x0
    4d38:	1a00004d 	bne	4e74 <uart0ISR+0x404>
        	{
             	unsigned short crc_comp=0;
    4d3c:	e3a03000 	mov	r3, #0	; 0x0
    4d40:	e14b31b0 	strh	r3, [fp, #-16]
             	UART_syncstate=0;
    4d44:	e59f2148 	ldr	r2, [pc, #328]	; 4e94 <.text+0x4e94>
    4d48:	e3a03000 	mov	r3, #0	; 0x0
    4d4c:	e5c23000 	strb	r3, [r2]
             	crc_comp = crc16(&matlab_params_tmp, sizeof(matlab_params_tmp)-4);
    4d50:	e59f0144 	ldr	r0, [pc, #324]	; 4e9c <.text+0x4e9c>
    4d54:	e3a010a0 	mov	r1, #160	; 0xa0
    4d58:	eb00026b 	bl	570c <crc16>
    4d5c:	e1a03000 	mov	r3, r0
    4d60:	e14b31b0 	strh	r3, [fp, #-16]
             	if (crc_comp==matlab_params_tmp.crc)
    4d64:	e15b21b0 	ldrh	r2, [fp, #-16]
    4d68:	e59f312c 	ldr	r3, [pc, #300]	; 4e9c <.text+0x4e9c>
    4d6c:	e59330a0 	ldr	r3, [r3, #160]
    4d70:	e1520003 	cmp	r2, r3
    4d74:	1a00003e 	bne	4e74 <uart0ISR+0x404>
             	{
             		memcpy(&matlab_params, &matlab_params_tmp, sizeof(matlab_params));
    4d78:	e59f3128 	ldr	r3, [pc, #296]	; 4ea8 <.text+0x4ea8>
    4d7c:	e59f2118 	ldr	r2, [pc, #280]	; 4e9c <.text+0x4e9c>
    4d80:	e3a0c0a4 	mov	ip, #164	; 0xa4
    4d84:	e1a00003 	mov	r0, r3
    4d88:	e1a01002 	mov	r1, r2
    4d8c:	e1a0200c 	mov	r2, ip
    4d90:	eb0029d7 	bl	f4f4 <__memcpy_from_arm>
        			parameter_beep=ControllerCyclesPerSecond/10;
    4d94:	e59f2110 	ldr	r2, [pc, #272]	; 4eac <.text+0x4eac>
    4d98:	e3a03064 	mov	r3, #100	; 0x64
    4d9c:	e1c230b0 	strh	r3, [r2]
    4da0:	ea000033 	b	4e74 <uart0ISR+0x404>
             	}

        	}
		}
  		else if (UART_syncstate==5)
    4da4:	e59f30e8 	ldr	r3, [pc, #232]	; 4e94 <.text+0x4e94>
    4da8:	e5d33000 	ldrb	r3, [r3]
    4dac:	e3530005 	cmp	r3, #5	; 0x5
    4db0:	1a00002c 	bne	4e68 <uart0ISR+0x3f8>
		{
			UART_rxcount--;
    4db4:	e59f30dc 	ldr	r3, [pc, #220]	; 4e98 <.text+0x4e98>
    4db8:	e5933000 	ldr	r3, [r3]
    4dbc:	e2432001 	sub	r2, r3, #1	; 0x1
    4dc0:	e59f30d0 	ldr	r3, [pc, #208]	; 4e98 <.text+0x4e98>
    4dc4:	e5832000 	str	r2, [r3]
			*UART_rxptr=UART_rxdata;
    4dc8:	e59f30d0 	ldr	r3, [pc, #208]	; 4ea0 <.text+0x4ea0>
    4dcc:	e5932000 	ldr	r2, [r3]
    4dd0:	e55b3015 	ldrb	r3, [fp, #-21]
    4dd4:	e5c23000 	strb	r3, [r2]
			UART_rxptr++;
    4dd8:	e59f30c0 	ldr	r3, [pc, #192]	; 4ea0 <.text+0x4ea0>
    4ddc:	e5933000 	ldr	r3, [r3]
    4de0:	e2832001 	add	r2, r3, #1	; 0x1
    4de4:	e59f30b4 	ldr	r3, [pc, #180]	; 4ea0 <.text+0x4ea0>
    4de8:	e5832000 	str	r2, [r3]
			if (UART_rxcount==0)
    4dec:	e59f30a4 	ldr	r3, [pc, #164]	; 4e98 <.text+0x4e98>
    4df0:	e5933000 	ldr	r3, [r3]
    4df4:	e3530000 	cmp	r3, #0	; 0x0
    4df8:	1a00001d 	bne	4e74 <uart0ISR+0x404>
			{
				unsigned short crc_comp=0;
    4dfc:	e3a03000 	mov	r3, #0	; 0x0
    4e00:	e14b30be 	strh	r3, [fp, #-14]
				UART_syncstate=0;
    4e04:	e59f2088 	ldr	r2, [pc, #136]	; 4e94 <.text+0x4e94>
    4e08:	e3a03000 	mov	r3, #0	; 0x0
    4e0c:	e5c23000 	strb	r3, [r2]
				crc_comp = crc16(&matlab_uart_tmp, 24);
    4e10:	e59f008c 	ldr	r0, [pc, #140]	; 4ea4 <.text+0x4ea4>
    4e14:	e3a01018 	mov	r1, #24	; 0x18
    4e18:	eb00023b 	bl	570c <crc16>
    4e1c:	e1a03000 	mov	r3, r0
    4e20:	e14b30be 	strh	r3, [fp, #-14]
				if (crc_comp == matlab_uart_tmp.crc)
    4e24:	e59f3078 	ldr	r3, [pc, #120]	; 4ea4 <.text+0x4ea4>
    4e28:	e1d321b8 	ldrh	r2, [r3, #24]
    4e2c:	e15b30be 	ldrh	r3, [fp, #-14]
    4e30:	e1530002 	cmp	r3, r2
    4e34:	1a00000e 	bne	4e74 <uart0ISR+0x404>
				{
					memcpy(&matlab_uart, &matlab_uart_tmp, sizeof(matlab_uart));
    4e38:	e59f3074 	ldr	r3, [pc, #116]	; 4eb4 <.text+0x4eb4>
    4e3c:	e59f2060 	ldr	r2, [pc, #96]	; 4ea4 <.text+0x4ea4>
    4e40:	e1a0e003 	mov	lr, r3
    4e44:	e1a0c002 	mov	ip, r2
    4e48:	e8bc000f 	ldmia	ip!, {r0, r1, r2, r3}
    4e4c:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
    4e50:	e89c0007 	ldmia	ip, {r0, r1, r2}
    4e54:	e88e0007 	stmia	lr, {r0, r1, r2}
					xbee_send_flag=1;
    4e58:	e59f2050 	ldr	r2, [pc, #80]	; 4eb0 <.text+0x4eb0>
    4e5c:	e3a03001 	mov	r3, #1	; 0x1
    4e60:	e5c23000 	strb	r3, [r2]
    4e64:	ea000002 	b	4e74 <uart0ISR+0x404>
				}


			}
		}
		else UART_syncstate=0;
    4e68:	e59f3024 	ldr	r3, [pc, #36]	; 4e94 <.text+0x4e94>
    4e6c:	e3a02000 	mov	r2, #0	; 0x0
    4e70:	e5c32000 	strb	r2, [r3]

        break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
  }
  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    4e74:	e3a03000 	mov	r3, #0	; 0x0
    4e78:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    4e7c:	e3a02000 	mov	r2, #0	; 0x0
    4e80:	e5832000 	str	r2, [r3]
 }
    4e84:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4e88:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4e8c:	e12fff1e 	bx	lr
    4e90:	40000a79 	andmi	r0, r0, r9, ror sl
    4e94:	40000a7d 	andmi	r0, r0, sp, ror sl
    4e98:	40000a80 	andmi	r0, r0, r0, lsl #21
    4e9c:	40001d5c 	andmi	r1, r0, ip, asr sp
    4ea0:	40001f7c 	andmi	r1, r0, ip, ror pc
    4ea4:	40001b48 	andmi	r1, r0, r8, asr #22
    4ea8:	40001e5c 	andmi	r1, r0, ip, asr lr
    4eac:	40000a62 	andmi	r0, r0, r2, ror #20
    4eb0:	40000a44 	andmi	r0, r0, r4, asr #20
    4eb4:	40001b94 	mulmi	r0, r4, fp

00004eb8 <UART0Initialize>:


void UART0Initialize(unsigned int baud)
{
    4eb8:	e1a0c00d 	mov	ip, sp
    4ebc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    4ec0:	e24cb004 	sub	fp, ip, #4	; 0x4
    4ec4:	e24dd010 	sub	sp, sp, #16	; 0x10
    4ec8:	e50b001c 	str	r0, [fp, #-28]
	unsigned int Divisor=0, MulVal=1, DivAddVal=0;
    4ecc:	e3a03000 	mov	r3, #0	; 0x0
    4ed0:	e50b3018 	str	r3, [fp, #-24]
    4ed4:	e3a03001 	mov	r3, #1	; 0x1
    4ed8:	e50b3014 	str	r3, [fp, #-20]
    4edc:	e3a03000 	mov	r3, #0	; 0x0
    4ee0:	e50b3010 	str	r3, [fp, #-16]

	// Line Control Register
	U0LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    4ee4:	e3a03903 	mov	r3, #49152	; 0xc000
    4ee8:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    4eec:	e3a02083 	mov	r2, #131	; 0x83
    4ef0:	e5832000 	str	r2, [r3]

	if (baud == 3000000)
    4ef4:	e51b201c 	ldr	r2, [fp, #-28]
    4ef8:	e3a039b7 	mov	r3, #2998272	; 0x2dc000
    4efc:	e2833d1b 	add	r3, r3, #1728	; 0x6c0
    4f00:	e1520003 	cmp	r2, r3
    4f04:	1a000006 	bne	4f24 <UART0Initialize+0x6c>
	{
		Divisor = 1;
    4f08:	e3a03001 	mov	r3, #1	; 0x1
    4f0c:	e50b3018 	str	r3, [fp, #-24]
		MulVal = 13;
    4f10:	e3a0300d 	mov	r3, #13	; 0xd
    4f14:	e50b3014 	str	r3, [fp, #-20]
		DivAddVal = 3;
    4f18:	e3a03003 	mov	r3, #3	; 0x3
    4f1c:	e50b3010 	str	r3, [fp, #-16]
    4f20:	ea00000c 	b	4f58 <UART0Initialize+0xa0>
	}
	else
	{
		Divisor = peripheralClockFrequency() / (16 * baud);
    4f24:	ebfffe65 	bl	48c0 <peripheralClockFrequency>
    4f28:	e1a02000 	mov	r2, r0
    4f2c:	e51b301c 	ldr	r3, [fp, #-28]
    4f30:	e1a03203 	mov	r3, r3, lsl #4
    4f34:	e1a00002 	mov	r0, r2
    4f38:	e1a01003 	mov	r1, r3
    4f3c:	eb002969 	bl	f4e8 <____udivsi3_from_arm>
    4f40:	e1a03000 	mov	r3, r0
    4f44:	e50b3018 	str	r3, [fp, #-24]
		MulVal = 1;
    4f48:	e3a03001 	mov	r3, #1	; 0x1
    4f4c:	e50b3014 	str	r3, [fp, #-20]
		DivAddVal = 0;
    4f50:	e3a03000 	mov	r3, #0	; 0x0
    4f54:	e50b3010 	str	r3, [fp, #-16]
	}
	// Set Divisor
	U0DLL = Divisor & 0xFF;
    4f58:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    4f5c:	e2833903 	add	r3, r3, #49152	; 0xc000
    4f60:	e51b2018 	ldr	r2, [fp, #-24]
    4f64:	e20220ff 	and	r2, r2, #255	; 0xff
    4f68:	e5832000 	str	r2, [r3]
	U0DLM = (Divisor >> 8) & 0xFF;
    4f6c:	e3a02903 	mov	r2, #49152	; 0xc000
    4f70:	e282224e 	add	r2, r2, #-536870908	; 0xe0000004
    4f74:	e51b3018 	ldr	r3, [fp, #-24]
    4f78:	e1a03423 	mov	r3, r3, lsr #8
    4f7c:	e20330ff 	and	r3, r3, #255	; 0xff
    4f80:	e5823000 	str	r3, [r2]
	// Set Fractional
	if (MulVal < 1)
    4f84:	e51b3014 	ldr	r3, [fp, #-20]
    4f88:	e3530000 	cmp	r3, #0	; 0x0
    4f8c:	1a000001 	bne	4f98 <UART0Initialize+0xe0>
		MulVal = 1;
    4f90:	e3a03001 	mov	r3, #1	; 0x1
    4f94:	e50b3014 	str	r3, [fp, #-20]
	U0FDR = ((MulVal & 0xF) << 4) | (DivAddVal & 0xF);
    4f98:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    4f9c:	e2822903 	add	r2, r2, #49152	; 0xc000
    4fa0:	e2822028 	add	r2, r2, #40	; 0x28
    4fa4:	e51b3014 	ldr	r3, [fp, #-20]
    4fa8:	e203300f 	and	r3, r3, #15	; 0xf
    4fac:	e1a01203 	mov	r1, r3, lsl #4
    4fb0:	e51b3010 	ldr	r3, [fp, #-16]
    4fb4:	e203300f 	and	r3, r3, #15	; 0xf
    4fb8:	e1813003 	orr	r3, r1, r3
    4fbc:	e5823000 	str	r3, [r2]
	// Disable DLAB
	U0LCR &= ~0x80;
    4fc0:	e3a02903 	mov	r2, #49152	; 0xc000
    4fc4:	e28222ce 	add	r2, r2, #-536870900	; 0xe000000c
    4fc8:	e3a03903 	mov	r3, #49152	; 0xc000
    4fcc:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    4fd0:	e5933000 	ldr	r3, [r3]
    4fd4:	e3c33080 	bic	r3, r3, #128	; 0x80
    4fd8:	e5823000 	str	r3, [r2]
	// Enable FIFO
	U0FCR = 1;
    4fdc:	e3a03903 	mov	r3, #49152	; 0xc000
    4fe0:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    4fe4:	e3a02001 	mov	r2, #1	; 0x1
    4fe8:	e5832000 	str	r2, [r3]
}
    4fec:	e24bd00c 	sub	sp, fp, #12	; 0xc
    4ff0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    4ff4:	e12fff1e 	bx	lr

00004ff8 <UART1Initialize>:

void UART1Initialize(unsigned int baud)
{
    4ff8:	e1a0c00d 	mov	ip, sp
    4ffc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5000:	e24cb004 	sub	fp, ip, #4	; 0x4
    5004:	e24dd010 	sub	sp, sp, #16	; 0x10
    5008:	e50b001c 	str	r0, [fp, #-28]
	unsigned int Divisor=0, MulVal=1, DivAddVal=0;
    500c:	e3a03000 	mov	r3, #0	; 0x0
    5010:	e50b3018 	str	r3, [fp, #-24]
    5014:	e3a03001 	mov	r3, #1	; 0x1
    5018:	e50b3014 	str	r3, [fp, #-20]
    501c:	e3a03000 	mov	r3, #0	; 0x0
    5020:	e50b3010 	str	r3, [fp, #-16]

	// Line Control Register
	U1LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    5024:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    5028:	e2833801 	add	r3, r3, #65536	; 0x10000
    502c:	e3a02083 	mov	r2, #131	; 0x83
    5030:	e5832000 	str	r2, [r3]

	if (baud == 3000000)
    5034:	e51b201c 	ldr	r2, [fp, #-28]
    5038:	e3a039b7 	mov	r3, #2998272	; 0x2dc000
    503c:	e2833d1b 	add	r3, r3, #1728	; 0x6c0
    5040:	e1520003 	cmp	r2, r3
    5044:	1a000006 	bne	5064 <UART1Initialize+0x6c>
	{
		Divisor = 1;
    5048:	e3a03001 	mov	r3, #1	; 0x1
    504c:	e50b3018 	str	r3, [fp, #-24]
		MulVal = 13;
    5050:	e3a0300d 	mov	r3, #13	; 0xd
    5054:	e50b3014 	str	r3, [fp, #-20]
		DivAddVal = 3;
    5058:	e3a03003 	mov	r3, #3	; 0x3
    505c:	e50b3010 	str	r3, [fp, #-16]
    5060:	ea00000c 	b	5098 <UART1Initialize+0xa0>
	}
	else
	{
		Divisor = peripheralClockFrequency() / (16 * baud);
    5064:	ebfffe15 	bl	48c0 <peripheralClockFrequency>
    5068:	e1a02000 	mov	r2, r0
    506c:	e51b301c 	ldr	r3, [fp, #-28]
    5070:	e1a03203 	mov	r3, r3, lsl #4
    5074:	e1a00002 	mov	r0, r2
    5078:	e1a01003 	mov	r1, r3
    507c:	eb002919 	bl	f4e8 <____udivsi3_from_arm>
    5080:	e1a03000 	mov	r3, r0
    5084:	e50b3018 	str	r3, [fp, #-24]
		MulVal = 1;
    5088:	e3a03001 	mov	r3, #1	; 0x1
    508c:	e50b3014 	str	r3, [fp, #-20]
		DivAddVal = 0;
    5090:	e3a03000 	mov	r3, #0	; 0x0
    5094:	e50b3010 	str	r3, [fp, #-16]
	}
	// Set Divisor
	U1DLL = Divisor & 0xFF;
    5098:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    509c:	e2833801 	add	r3, r3, #65536	; 0x10000
    50a0:	e51b2018 	ldr	r2, [fp, #-24]
    50a4:	e20220ff 	and	r2, r2, #255	; 0xff
    50a8:	e5832000 	str	r2, [r3]
	U1DLM = (Divisor >> 8) & 0xFF;
    50ac:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    50b0:	e2822801 	add	r2, r2, #65536	; 0x10000
    50b4:	e51b3018 	ldr	r3, [fp, #-24]
    50b8:	e1a03423 	mov	r3, r3, lsr #8
    50bc:	e20330ff 	and	r3, r3, #255	; 0xff
    50c0:	e5823000 	str	r3, [r2]
	// Set Fractional
	if (MulVal < 1)
    50c4:	e51b3014 	ldr	r3, [fp, #-20]
    50c8:	e3530000 	cmp	r3, #0	; 0x0
    50cc:	1a000001 	bne	50d8 <UART1Initialize+0xe0>
		MulVal = 1;
    50d0:	e3a03001 	mov	r3, #1	; 0x1
    50d4:	e50b3014 	str	r3, [fp, #-20]
	U1FDR = ((MulVal & 0xF) << 4) | (DivAddVal & 0xF);
    50d8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    50dc:	e2822801 	add	r2, r2, #65536	; 0x10000
    50e0:	e2822028 	add	r2, r2, #40	; 0x28
    50e4:	e51b3014 	ldr	r3, [fp, #-20]
    50e8:	e203300f 	and	r3, r3, #15	; 0xf
    50ec:	e1a01203 	mov	r1, r3, lsl #4
    50f0:	e51b3010 	ldr	r3, [fp, #-16]
    50f4:	e203300f 	and	r3, r3, #15	; 0xf
    50f8:	e1813003 	orr	r3, r1, r3
    50fc:	e5823000 	str	r3, [r2]
	// Disable DLAB
	U1LCR &= ~0x80;
    5100:	e3a022ce 	mov	r2, #-536870900	; 0xe000000c
    5104:	e2822801 	add	r2, r2, #65536	; 0x10000
    5108:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    510c:	e2833801 	add	r3, r3, #65536	; 0x10000
    5110:	e5933000 	ldr	r3, [r3]
    5114:	e3c33080 	bic	r3, r3, #128	; 0x80
    5118:	e5823000 	str	r3, [r2]
	// Enable FIFO
	U1FCR = 1;
    511c:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    5120:	e2833801 	add	r3, r3, #65536	; 0x10000
    5124:	e3a02001 	mov	r2, #1	; 0x1
    5128:	e5832000 	str	r2, [r3]
}
    512c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5130:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5134:	e12fff1e 	bx	lr

00005138 <UART0WriteChar>:


//Write to UART0
void UART0WriteChar(unsigned char ch)
{
    5138:	e1a0c00d 	mov	ip, sp
    513c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5140:	e24cb004 	sub	fp, ip, #4	; 0x4
    5144:	e24dd004 	sub	sp, sp, #4	; 0x4
    5148:	e1a03000 	mov	r3, r0
    514c:	e54b3010 	strb	r3, [fp, #-16]
  while ((U0LSR & 0x20) == 0);
    5150:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    5154:	e2833903 	add	r3, r3, #49152	; 0xc000
    5158:	e2833014 	add	r3, r3, #20	; 0x14
    515c:	e5933000 	ldr	r3, [r3]
    5160:	e2033020 	and	r3, r3, #32	; 0x20
    5164:	e3530000 	cmp	r3, #0	; 0x0
    5168:	0afffff8 	beq	5150 <UART0WriteChar+0x18>
  U0THR = ch;
    516c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    5170:	e2833903 	add	r3, r3, #49152	; 0xc000
    5174:	e55b2010 	ldrb	r2, [fp, #-16]
    5178:	e5832000 	str	r2, [r3]
}
    517c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5180:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5184:	e12fff1e 	bx	lr

00005188 <UART1WriteChar>:
//Write to UART1
void UART1WriteChar(unsigned char ch)
{
    5188:	e1a0c00d 	mov	ip, sp
    518c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5190:	e24cb004 	sub	fp, ip, #4	; 0x4
    5194:	e24dd004 	sub	sp, sp, #4	; 0x4
    5198:	e1a03000 	mov	r3, r0
    519c:	e54b3010 	strb	r3, [fp, #-16]
  while ((U1LSR & 0x20) == 0);
    51a0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    51a4:	e2833801 	add	r3, r3, #65536	; 0x10000
    51a8:	e2833014 	add	r3, r3, #20	; 0x14
    51ac:	e5933000 	ldr	r3, [r3]
    51b0:	e2033020 	and	r3, r3, #32	; 0x20
    51b4:	e3530000 	cmp	r3, #0	; 0x0
    51b8:	0afffff8 	beq	51a0 <UART1WriteChar+0x18>
  U1THR = ch;
    51bc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    51c0:	e2833801 	add	r3, r3, #65536	; 0x10000
    51c4:	e55b2010 	ldrb	r2, [fp, #-16]
    51c8:	e5832000 	str	r2, [r3]
}
    51cc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    51d0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    51d4:	e12fff1e 	bx	lr

000051d8 <UART0ReadChar>:

unsigned char UART0ReadChar(void)
{
    51d8:	e1a0c00d 	mov	ip, sp
    51dc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    51e0:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U0LSR & 0x01) == 0);
    51e4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    51e8:	e2833903 	add	r3, r3, #49152	; 0xc000
    51ec:	e2833014 	add	r3, r3, #20	; 0x14
    51f0:	e5933000 	ldr	r3, [r3]
    51f4:	e2033001 	and	r3, r3, #1	; 0x1
    51f8:	e3530000 	cmp	r3, #0	; 0x0
    51fc:	0afffff8 	beq	51e4 <UART0ReadChar+0xc>
  return U0RBR;
    5200:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    5204:	e2833903 	add	r3, r3, #49152	; 0xc000
    5208:	e5933000 	ldr	r3, [r3]
    520c:	e20330ff 	and	r3, r3, #255	; 0xff
}
    5210:	e1a00003 	mov	r0, r3
    5214:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5218:	e89d6800 	ldmia	sp, {fp, sp, lr}
    521c:	e12fff1e 	bx	lr

00005220 <UART1ReadChar>:

unsigned char UART1ReadChar(void)
{
    5220:	e1a0c00d 	mov	ip, sp
    5224:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5228:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U1LSR & 0x01) == 0);
    522c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    5230:	e2833801 	add	r3, r3, #65536	; 0x10000
    5234:	e2833014 	add	r3, r3, #20	; 0x14
    5238:	e5933000 	ldr	r3, [r3]
    523c:	e2033001 	and	r3, r3, #1	; 0x1
    5240:	e3530000 	cmp	r3, #0	; 0x0
    5244:	0afffff8 	beq	522c <UART1ReadChar+0xc>
  return U1RBR;
    5248:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    524c:	e2833801 	add	r3, r3, #65536	; 0x10000
    5250:	e5933000 	ldr	r3, [r3]
    5254:	e20330ff 	and	r3, r3, #255	; 0xff
}
    5258:	e1a00003 	mov	r0, r3
    525c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5260:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5264:	e12fff1e 	bx	lr

00005268 <__putchar>:

void __putchar(int ch)
{
    5268:	e1a0c00d 	mov	ip, sp
    526c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5270:	e24cb004 	sub	fp, ip, #4	; 0x4
    5274:	e24dd004 	sub	sp, sp, #4	; 0x4
    5278:	e50b0010 	str	r0, [fp, #-16]
  if (ch == '\n')
    527c:	e51b3010 	ldr	r3, [fp, #-16]
    5280:	e353000a 	cmp	r3, #10	; 0xa
    5284:	1a000001 	bne	5290 <__putchar+0x28>
    UART0WriteChar('\r');
    5288:	e3a0000d 	mov	r0, #13	; 0xd
    528c:	ebffffa9 	bl	5138 <UART0WriteChar>
  UART0WriteChar(ch);
    5290:	e51b3010 	ldr	r3, [fp, #-16]
    5294:	e20330ff 	and	r3, r3, #255	; 0xff
    5298:	e1a00003 	mov	r0, r3
    529c:	ebffffa5 	bl	5138 <UART0WriteChar>
}
    52a0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    52a4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    52a8:	e12fff1e 	bx	lr

000052ac <UART0_send>:

void UART0_send(char *buffer, unsigned char length)
{
    52ac:	e1a0c00d 	mov	ip, sp
    52b0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    52b4:	e24cb004 	sub	fp, ip, #4	; 0x4
    52b8:	e24dd00c 	sub	sp, sp, #12	; 0xc
    52bc:	e50b0014 	str	r0, [fp, #-20]
    52c0:	e1a03001 	mov	r3, r1
    52c4:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    52c8:	e3a03000 	mov	r3, #0	; 0x0
    52cc:	e54b300d 	strb	r3, [fp, #-13]
  while (!(U0LSR & 0x20)); //wait until U0THR and U0TSR are both empty
    52d0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    52d4:	e2833903 	add	r3, r3, #49152	; 0xc000
    52d8:	e2833014 	add	r3, r3, #20	; 0x14
    52dc:	e5933000 	ldr	r3, [r3]
    52e0:	e2033020 	and	r3, r3, #32	; 0x20
    52e4:	e3530000 	cmp	r3, #0	; 0x0
    52e8:	0afffff8 	beq	52d0 <UART0_send+0x24>
  while(length--)
    52ec:	ea000014 	b	5344 <UART0_send+0x98>
  {
    U0THR = buffer[cnt++];
    52f0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    52f4:	e2822903 	add	r2, r2, #49152	; 0xc000
    52f8:	e55b300d 	ldrb	r3, [fp, #-13]
    52fc:	e1a01003 	mov	r1, r3
    5300:	e51b3014 	ldr	r3, [fp, #-20]
    5304:	e0813003 	add	r3, r1, r3
    5308:	e5d33000 	ldrb	r3, [r3]
    530c:	e5823000 	str	r3, [r2]
    5310:	e55b300d 	ldrb	r3, [fp, #-13]
    5314:	e2833001 	add	r3, r3, #1	; 0x1
    5318:	e54b300d 	strb	r3, [fp, #-13]
    if(cnt>15)
    531c:	e55b300d 	ldrb	r3, [fp, #-13]
    5320:	e353000f 	cmp	r3, #15	; 0xf
    5324:	9a000006 	bls	5344 <UART0_send+0x98>
    {
      while (!(U0LSR & 0x20)); //wait until U0THR is empty
    5328:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    532c:	e2833903 	add	r3, r3, #49152	; 0xc000
    5330:	e2833014 	add	r3, r3, #20	; 0x14
    5334:	e5933000 	ldr	r3, [r3]
    5338:	e2033020 	and	r3, r3, #32	; 0x20
    533c:	e3530000 	cmp	r3, #0	; 0x0
    5340:	0afffff8 	beq	5328 <UART0_send+0x7c>
    5344:	e55b3018 	ldrb	r3, [fp, #-24]
    5348:	e2433001 	sub	r3, r3, #1	; 0x1
    534c:	e54b3018 	strb	r3, [fp, #-24]
    5350:	e55b3018 	ldrb	r3, [fp, #-24]
    5354:	e35300ff 	cmp	r3, #255	; 0xff
    5358:	1affffe4 	bne	52f0 <UART0_send+0x44>
    }
  }
}
    535c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5360:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5364:	e12fff1e 	bx	lr

00005368 <UART1_send>:

void UART1_send(unsigned char *buffer, unsigned char length)
{
    5368:	e1a0c00d 	mov	ip, sp
    536c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5370:	e24cb004 	sub	fp, ip, #4	; 0x4
    5374:	e24dd00c 	sub	sp, sp, #12	; 0xc
    5378:	e50b0014 	str	r0, [fp, #-20]
    537c:	e1a03001 	mov	r3, r1
    5380:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    5384:	e3a03000 	mov	r3, #0	; 0x0
    5388:	e54b300d 	strb	r3, [fp, #-13]
  while(length--)
    538c:	ea000011 	b	53d8 <UART1_send+0x70>
  {
    while (!(U1LSR & 0x20)); //wait until U1THR is empty
    5390:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    5394:	e2833801 	add	r3, r3, #65536	; 0x10000
    5398:	e2833014 	add	r3, r3, #20	; 0x14
    539c:	e5933000 	ldr	r3, [r3]
    53a0:	e2033020 	and	r3, r3, #32	; 0x20
    53a4:	e3530000 	cmp	r3, #0	; 0x0
    53a8:	0afffff8 	beq	5390 <UART1_send+0x28>
    U1THR = buffer[cnt++];
    53ac:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    53b0:	e2822801 	add	r2, r2, #65536	; 0x10000
    53b4:	e55b300d 	ldrb	r3, [fp, #-13]
    53b8:	e1a01003 	mov	r1, r3
    53bc:	e51b3014 	ldr	r3, [fp, #-20]
    53c0:	e0813003 	add	r3, r1, r3
    53c4:	e5d33000 	ldrb	r3, [r3]
    53c8:	e5823000 	str	r3, [r2]
    53cc:	e55b300d 	ldrb	r3, [fp, #-13]
    53d0:	e2833001 	add	r3, r3, #1	; 0x1
    53d4:	e54b300d 	strb	r3, [fp, #-13]
    53d8:	e55b3018 	ldrb	r3, [fp, #-24]
    53dc:	e2433001 	sub	r3, r3, #1	; 0x1
    53e0:	e54b3018 	strb	r3, [fp, #-24]
    53e4:	e55b3018 	ldrb	r3, [fp, #-24]
    53e8:	e35300ff 	cmp	r3, #255	; 0xff
    53ec:	1affffe7 	bne	5390 <UART1_send+0x28>
  }
}
    53f0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    53f4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    53f8:	e12fff1e 	bx	lr

000053fc <UART0_send_ringbuffer>:


void UART0_send_ringbuffer(void)
{
    53fc:	e1a0c00d 	mov	ip, sp
    5400:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5404:	e24cb004 	sub	fp, ip, #4	; 0x4
    5408:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission_running)
    540c:	e59f304c 	ldr	r3, [pc, #76]	; 5460 <.text+0x5460>
    5410:	e5d33000 	ldrb	r3, [r3]
    5414:	e3530000 	cmp	r3, #0	; 0x0
    5418:	1a00000d 	bne	5454 <UART0_send_ringbuffer+0x58>
  {
    if(UART0_fifo(RBREAD, &t, 1))
    541c:	e24b300d 	sub	r3, fp, #13	; 0xd
    5420:	e3a00000 	mov	r0, #0	; 0x0
    5424:	e1a01003 	mov	r1, r3
    5428:	e3a02001 	mov	r2, #1	; 0x1
    542c:	eb0000db 	bl	57a0 <UART0_fifo>
    5430:	e1a03000 	mov	r3, r0
    5434:	e3530000 	cmp	r3, #0	; 0x0
    5438:	0a000005 	beq	5454 <UART0_send_ringbuffer+0x58>
    {
      transmission_running=1;
    543c:	e59f201c 	ldr	r2, [pc, #28]	; 5460 <.text+0x5460>
    5440:	e3a03001 	mov	r3, #1	; 0x1
    5444:	e5c23000 	strb	r3, [r2]
      UART0WriteChar(t);
    5448:	e55b300d 	ldrb	r3, [fp, #-13]
    544c:	e1a00003 	mov	r0, r3
    5450:	ebffff38 	bl	5138 <UART0WriteChar>
    }
  }
}
    5454:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5458:	e89d6800 	ldmia	sp, {fp, sp, lr}
    545c:	e12fff1e 	bx	lr
    5460:	40000a79 	andmi	r0, r0, r9, ror sl

00005464 <UART1_send_ringbuffer>:

void UART1_send_ringbuffer(void)
{
    5464:	e1a0c00d 	mov	ip, sp
    5468:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    546c:	e24cb004 	sub	fp, ip, #4	; 0x4
    5470:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission1_running)
    5474:	e59f304c 	ldr	r3, [pc, #76]	; 54c8 <.text+0x54c8>
    5478:	e5d33000 	ldrb	r3, [r3]
    547c:	e3530000 	cmp	r3, #0	; 0x0
    5480:	1a00000d 	bne	54bc <UART1_send_ringbuffer+0x58>
  {
    if(ringbuffer1(RBREAD, &t, 1))
    5484:	e24b300d 	sub	r3, fp, #13	; 0xd
    5488:	e3a00000 	mov	r0, #0	; 0x0
    548c:	e1a01003 	mov	r1, r3
    5490:	e3a02001 	mov	r2, #1	; 0x1
    5494:	eb000143 	bl	59a8 <ringbuffer1>
    5498:	e1a03000 	mov	r3, r0
    549c:	e3530000 	cmp	r3, #0	; 0x0
    54a0:	0a000005 	beq	54bc <UART1_send_ringbuffer+0x58>
    {
      transmission1_running=1;
    54a4:	e59f201c 	ldr	r2, [pc, #28]	; 54c8 <.text+0x54c8>
    54a8:	e3a03001 	mov	r3, #1	; 0x1
    54ac:	e5c23000 	strb	r3, [r2]
      UART1WriteChar(t);
    54b0:	e55b300d 	ldrb	r3, [fp, #-13]
    54b4:	e1a00003 	mov	r0, r3
    54b8:	ebffff32 	bl	5188 <UART1WriteChar>
    }
  }
}
    54bc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    54c0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    54c4:	e12fff1e 	bx	lr
    54c8:	40000a7a 	andmi	r0, r0, sl, ror sl

000054cc <UART0_SendPacket>:

void UART0_SendPacket(void *data, unsigned short count, unsigned char packetdescriptor)
{
    54cc:	e1a0c00d 	mov	ip, sp
    54d0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    54d4:	e24cb004 	sub	fp, ip, #4	; 0x4
    54d8:	e24dd014 	sub	sp, sp, #20	; 0x14
    54dc:	e50b0018 	str	r0, [fp, #-24]
    54e0:	e1a03001 	mov	r3, r1
    54e4:	e14b31bc 	strh	r3, [fp, #-28]
    54e8:	e1a03002 	mov	r3, r2
    54ec:	e54b3020 	strb	r3, [fp, #-32]
  unsigned short crc;
  int state=0;
    54f0:	e3a03000 	mov	r3, #0	; 0x0
    54f4:	e50b3010 	str	r3, [fp, #-16]
  crc=crc16(data,count);
    54f8:	e15b31bc 	ldrh	r3, [fp, #-28]
    54fc:	e51b0018 	ldr	r0, [fp, #-24]
    5500:	e1a01003 	mov	r1, r3
    5504:	eb000080 	bl	570c <crc16>
    5508:	e1a03000 	mov	r3, r0
    550c:	e14b31b2 	strh	r3, [fp, #-18]
  // Disable UART Interrupts
  U0IER = 0;
    5510:	e3a03903 	mov	r3, #49152	; 0xc000
    5514:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    5518:	e3a02000 	mov	r2, #0	; 0x0
    551c:	e5832000 	str	r2, [r3]
  state+=UART0_fifo(RBWRITE, startstring, 3);
    5520:	e3a00001 	mov	r0, #1	; 0x1
    5524:	e59f10e8 	ldr	r1, [pc, #232]	; 5614 <.text+0x5614>
    5528:	e3a02003 	mov	r2, #3	; 0x3
    552c:	eb00009b 	bl	57a0 <UART0_fifo>
    5530:	e1a02000 	mov	r2, r0
    5534:	e51b3010 	ldr	r3, [fp, #-16]
    5538:	e0833002 	add	r3, r3, r2
    553c:	e50b3010 	str	r3, [fp, #-16]
  state+=UART0_fifo(RBWRITE, (unsigned char *) &count, 2);
    5540:	e24b301c 	sub	r3, fp, #28	; 0x1c
    5544:	e3a00001 	mov	r0, #1	; 0x1
    5548:	e1a01003 	mov	r1, r3
    554c:	e3a02002 	mov	r2, #2	; 0x2
    5550:	eb000092 	bl	57a0 <UART0_fifo>
    5554:	e1a02000 	mov	r2, r0
    5558:	e51b3010 	ldr	r3, [fp, #-16]
    555c:	e0833002 	add	r3, r3, r2
    5560:	e50b3010 	str	r3, [fp, #-16]
  state+=UART0_fifo(RBWRITE, &packetdescriptor, 1);
    5564:	e24b3020 	sub	r3, fp, #32	; 0x20
    5568:	e3a00001 	mov	r0, #1	; 0x1
    556c:	e1a01003 	mov	r1, r3
    5570:	e3a02001 	mov	r2, #1	; 0x1
    5574:	eb000089 	bl	57a0 <UART0_fifo>
    5578:	e1a02000 	mov	r2, r0
    557c:	e51b3010 	ldr	r3, [fp, #-16]
    5580:	e0833002 	add	r3, r3, r2
    5584:	e50b3010 	str	r3, [fp, #-16]
  state+=UART0_fifo(RBWRITE, data, count);
    5588:	e51b2018 	ldr	r2, [fp, #-24]
    558c:	e15b31bc 	ldrh	r3, [fp, #-28]
    5590:	e3a00001 	mov	r0, #1	; 0x1
    5594:	e1a01002 	mov	r1, r2
    5598:	e1a02003 	mov	r2, r3
    559c:	eb00007f 	bl	57a0 <UART0_fifo>
    55a0:	e1a02000 	mov	r2, r0
    55a4:	e51b3010 	ldr	r3, [fp, #-16]
    55a8:	e0833002 	add	r3, r3, r2
    55ac:	e50b3010 	str	r3, [fp, #-16]
  state+=UART0_fifo(RBWRITE, (unsigned char *) &crc, 2);
    55b0:	e24b3012 	sub	r3, fp, #18	; 0x12
    55b4:	e3a00001 	mov	r0, #1	; 0x1
    55b8:	e1a01003 	mov	r1, r3
    55bc:	e3a02002 	mov	r2, #2	; 0x2
    55c0:	eb000076 	bl	57a0 <UART0_fifo>
    55c4:	e1a02000 	mov	r2, r0
    55c8:	e51b3010 	ldr	r3, [fp, #-16]
    55cc:	e0833002 	add	r3, r3, r2
    55d0:	e50b3010 	str	r3, [fp, #-16]
  state+=UART0_fifo(RBWRITE, stopstring, 3);
    55d4:	e3a00001 	mov	r0, #1	; 0x1
    55d8:	e59f1038 	ldr	r1, [pc, #56]	; 5618 <.text+0x5618>
    55dc:	e3a02003 	mov	r2, #3	; 0x3
    55e0:	eb00006e 	bl	57a0 <UART0_fifo>
    55e4:	e1a02000 	mov	r2, r0
    55e8:	e51b3010 	ldr	r3, [fp, #-16]
    55ec:	e0833002 	add	r3, r3, r2
    55f0:	e50b3010 	str	r3, [fp, #-16]
  UART0_send_ringbuffer();
    55f4:	ebffff80 	bl	53fc <UART0_send_ringbuffer>
  // Enable UART Interrupts
  U0IER = 3;
    55f8:	e3a03903 	mov	r3, #49152	; 0xc000
    55fc:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    5600:	e3a02003 	mov	r2, #3	; 0x3
    5604:	e5832000 	str	r2, [r3]
}
    5608:	e24bd00c 	sub	sp, fp, #12	; 0xc
    560c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5610:	e12fff1e 	bx	lr
    5614:	40000005 	andmi	r0, r0, r5
    5618:	40000008 	andmi	r0, r0, r8

0000561c <crc_update>:

//example CRC16 function
unsigned short crc_update (unsigned short crc, unsigned char data)
{
    561c:	e1a0c00d 	mov	ip, sp
    5620:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5624:	e24cb004 	sub	fp, ip, #4	; 0x4
    5628:	e24dd008 	sub	sp, sp, #8	; 0x8
    562c:	e1a03000 	mov	r3, r0
    5630:	e1a02001 	mov	r2, r1
    5634:	e14b31b0 	strh	r3, [fp, #-16]
    5638:	e1a03002 	mov	r3, r2
    563c:	e54b3014 	strb	r3, [fp, #-20]
	data ^= (crc & 0xff);
    5640:	e15b31b0 	ldrh	r3, [fp, #-16]
    5644:	e20330ff 	and	r3, r3, #255	; 0xff
    5648:	e20330ff 	and	r3, r3, #255	; 0xff
    564c:	e55b2014 	ldrb	r2, [fp, #-20]
    5650:	e1a01003 	mov	r1, r3
    5654:	e1a03002 	mov	r3, r2
    5658:	e0213003 	eor	r3, r1, r3
    565c:	e20330ff 	and	r3, r3, #255	; 0xff
    5660:	e54b3014 	strb	r3, [fp, #-20]
	data ^= data << 4;
    5664:	e55b3014 	ldrb	r3, [fp, #-20]
    5668:	e1a03203 	mov	r3, r3, lsl #4
    566c:	e20330ff 	and	r3, r3, #255	; 0xff
    5670:	e55b2014 	ldrb	r2, [fp, #-20]
    5674:	e1a01003 	mov	r1, r3
    5678:	e1a03002 	mov	r3, r2
    567c:	e0213003 	eor	r3, r1, r3
    5680:	e20330ff 	and	r3, r3, #255	; 0xff
    5684:	e54b3014 	strb	r3, [fp, #-20]

	return ((((unsigned short )data << 8) | ((crc>>8)&0xff)) ^ (unsigned char )(data >> 4)
    5688:	e55b3014 	ldrb	r3, [fp, #-20]
    568c:	e1a03403 	mov	r3, r3, lsl #8
    5690:	e1a03803 	mov	r3, r3, lsl #16
    5694:	e1a02823 	mov	r2, r3, lsr #16
    5698:	e15b31b0 	ldrh	r3, [fp, #-16]
    569c:	e1a03423 	mov	r3, r3, lsr #8
    56a0:	e1a03803 	mov	r3, r3, lsl #16
    56a4:	e1a03823 	mov	r3, r3, lsr #16
    56a8:	e1a03803 	mov	r3, r3, lsl #16
    56ac:	e1a03823 	mov	r3, r3, lsr #16
    56b0:	e20330ff 	and	r3, r3, #255	; 0xff
    56b4:	e1823003 	orr	r3, r2, r3
    56b8:	e1a03803 	mov	r3, r3, lsl #16
    56bc:	e1a02823 	mov	r2, r3, lsr #16
    56c0:	e55b3014 	ldrb	r3, [fp, #-20]
    56c4:	e1a03223 	mov	r3, r3, lsr #4
    56c8:	e20330ff 	and	r3, r3, #255	; 0xff
    56cc:	e0223003 	eor	r3, r2, r3
    56d0:	e1a03803 	mov	r3, r3, lsl #16
    56d4:	e1a02823 	mov	r2, r3, lsr #16
    56d8:	e55b3014 	ldrb	r3, [fp, #-20]
    56dc:	e1a03183 	mov	r3, r3, lsl #3
    56e0:	e1a03803 	mov	r3, r3, lsl #16
    56e4:	e1a03823 	mov	r3, r3, lsr #16
    56e8:	e0223003 	eor	r3, r2, r3
    56ec:	e1a03803 	mov	r3, r3, lsl #16
    56f0:	e1a03823 	mov	r3, r3, lsr #16
    56f4:	e1a03803 	mov	r3, r3, lsl #16
    56f8:	e1a03823 	mov	r3, r3, lsr #16
		 ^ ((unsigned short )data << 3));
}
    56fc:	e1a00003 	mov	r0, r3
    5700:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5704:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5708:	e12fff1e 	bx	lr

0000570c <crc16>:

 unsigned short crc16(void* data, unsigned short cnt)
 {
    570c:	e1a0c00d 	mov	ip, sp
    5710:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5714:	e24cb004 	sub	fp, ip, #4	; 0x4
    5718:	e24dd014 	sub	sp, sp, #20	; 0x14
    571c:	e50b001c 	str	r0, [fp, #-28]
    5720:	e1a03001 	mov	r3, r1
    5724:	e14b32b0 	strh	r3, [fp, #-32]
   unsigned short crc=0xff;
    5728:	e3a030ff 	mov	r3, #255	; 0xff
    572c:	e14b31b6 	strh	r3, [fp, #-22]
   unsigned char * ptr=(unsigned char *) data;
    5730:	e51b301c 	ldr	r3, [fp, #-28]
    5734:	e50b3014 	str	r3, [fp, #-20]
   int i;

   for (i=0;i<cnt;i++)
    5738:	e3a03000 	mov	r3, #0	; 0x0
    573c:	e50b3010 	str	r3, [fp, #-16]
    5740:	ea00000d 	b	577c <crc16+0x70>
     {
       crc=crc_update(crc,*ptr);
    5744:	e15b21b6 	ldrh	r2, [fp, #-22]
    5748:	e51b3014 	ldr	r3, [fp, #-20]
    574c:	e5d33000 	ldrb	r3, [r3]
    5750:	e1a00002 	mov	r0, r2
    5754:	e1a01003 	mov	r1, r3
    5758:	ebffffaf 	bl	561c <crc_update>
    575c:	e1a03000 	mov	r3, r0
    5760:	e14b31b6 	strh	r3, [fp, #-22]
       ptr++;
    5764:	e51b3014 	ldr	r3, [fp, #-20]
    5768:	e2833001 	add	r3, r3, #1	; 0x1
    576c:	e50b3014 	str	r3, [fp, #-20]
    5770:	e51b3010 	ldr	r3, [fp, #-16]
    5774:	e2833001 	add	r3, r3, #1	; 0x1
    5778:	e50b3010 	str	r3, [fp, #-16]
    577c:	e15b22b0 	ldrh	r2, [fp, #-32]
    5780:	e51b3010 	ldr	r3, [fp, #-16]
    5784:	e1520003 	cmp	r2, r3
    5788:	caffffed 	bgt	5744 <crc16+0x38>
     }
   return crc;
    578c:	e15b31b6 	ldrh	r3, [fp, #-22]
 }
    5790:	e1a00003 	mov	r0, r3
    5794:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5798:	e89d6800 	ldmia	sp, {fp, sp, lr}
    579c:	e12fff1e 	bx	lr

000057a0 <UART0_fifo>:

// no longer a ringbuffer! - now it's a FIFO
int UART0_fifo(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    57a0:	e1a0c00d 	mov	ip, sp
    57a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    57a8:	e24cb004 	sub	fp, ip, #4	; 0x4
    57ac:	e24dd014 	sub	sp, sp, #20	; 0x14
    57b0:	e1a03000 	mov	r3, r0
    57b4:	e50b101c 	str	r1, [fp, #-28]
    57b8:	e50b2020 	str	r2, [fp, #-32]
    57bc:	e54b3018 	strb	r3, [fp, #-24]
	static volatile unsigned char buffer[UART0FIFOSIZE];
	static volatile unsigned short i_read=0, i_write=0;
	unsigned int i=0;
    57c0:	e3a03000 	mov	r3, #0	; 0x0
    57c4:	e50b3014 	str	r3, [fp, #-20]
	int return_val=0;
    57c8:	e3a03000 	mov	r3, #0	; 0x0
    57cc:	e50b3010 	str	r3, [fp, #-16]

	if(rw == RBWRITE){
    57d0:	e55b3018 	ldrb	r3, [fp, #-24]
    57d4:	e3530001 	cmp	r3, #1	; 0x1
    57d8:	1a00003b 	bne	58cc <UART0_fifo+0x12c>
		while (i < count) {
    57dc:	ea000033 	b	58b0 <UART0_fifo+0x110>
			buffer[i_write++] = data[i++];
    57e0:	e59f31b4 	ldr	r3, [pc, #436]	; 599c <.text+0x599c>
    57e4:	e1d330b0 	ldrh	r3, [r3]
    57e8:	e1a03803 	mov	r3, r3, lsl #16
    57ec:	e1a01823 	mov	r1, r3, lsr #16
    57f0:	e1a00001 	mov	r0, r1
    57f4:	e51b2014 	ldr	r2, [fp, #-20]
    57f8:	e51b301c 	ldr	r3, [fp, #-28]
    57fc:	e0823003 	add	r3, r2, r3
    5800:	e5d33000 	ldrb	r3, [r3]
    5804:	e59f2194 	ldr	r2, [pc, #404]	; 59a0 <.text+0x59a0>
    5808:	e7c23000 	strb	r3, [r2, r0]
    580c:	e2813001 	add	r3, r1, #1	; 0x1
    5810:	e1a03803 	mov	r3, r3, lsl #16
    5814:	e1a02823 	mov	r2, r3, lsr #16
    5818:	e59f317c 	ldr	r3, [pc, #380]	; 599c <.text+0x599c>
    581c:	e1c320b0 	strh	r2, [r3]
    5820:	e51b3014 	ldr	r3, [fp, #-20]
    5824:	e2833001 	add	r3, r3, #1	; 0x1
    5828:	e50b3014 	str	r3, [fp, #-20]
			i_write &= UART0FIFOSIZE-1;
    582c:	e59f3168 	ldr	r3, [pc, #360]	; 599c <.text+0x599c>
    5830:	e1d330b0 	ldrh	r3, [r3]
    5834:	e1a03803 	mov	r3, r3, lsl #16
    5838:	e1a03823 	mov	r3, r3, lsr #16
    583c:	e20330ff 	and	r3, r3, #255	; 0xff
    5840:	e59f2154 	ldr	r2, [pc, #340]	; 599c <.text+0x599c>
    5844:	e1c230b0 	strh	r3, [r2]
			if (i_write == i_read) {
    5848:	e59f314c 	ldr	r3, [pc, #332]	; 599c <.text+0x599c>
    584c:	e1d330b0 	ldrh	r3, [r3]
    5850:	e1a03803 	mov	r3, r3, lsl #16
    5854:	e1a02823 	mov	r2, r3, lsr #16
    5858:	e59f3144 	ldr	r3, [pc, #324]	; 59a4 <.text+0x59a4>
    585c:	e1d330b0 	ldrh	r3, [r3]
    5860:	e1a03803 	mov	r3, r3, lsl #16
    5864:	e1a03823 	mov	r3, r3, lsr #16
    5868:	e1520003 	cmp	r2, r3
    586c:	1a00000f 	bne	58b0 <UART0_fifo+0x110>
				i_read++;
    5870:	e59f312c 	ldr	r3, [pc, #300]	; 59a4 <.text+0x59a4>
    5874:	e1d330b0 	ldrh	r3, [r3]
    5878:	e1a03803 	mov	r3, r3, lsl #16
    587c:	e1a03823 	mov	r3, r3, lsr #16
    5880:	e2833001 	add	r3, r3, #1	; 0x1
    5884:	e1a03803 	mov	r3, r3, lsl #16
    5888:	e1a02823 	mov	r2, r3, lsr #16
    588c:	e59f3110 	ldr	r3, [pc, #272]	; 59a4 <.text+0x59a4>
    5890:	e1c320b0 	strh	r2, [r3]
				i_read &= 128-1;
    5894:	e59f3108 	ldr	r3, [pc, #264]	; 59a4 <.text+0x59a4>
    5898:	e1d330b0 	ldrh	r3, [r3]
    589c:	e1a03803 	mov	r3, r3, lsl #16
    58a0:	e1a03823 	mov	r3, r3, lsr #16
    58a4:	e203307f 	and	r3, r3, #127	; 0x7f
    58a8:	e59f20f4 	ldr	r2, [pc, #244]	; 59a4 <.text+0x59a4>
    58ac:	e1c230b0 	strh	r3, [r2]
    58b0:	e51b2014 	ldr	r2, [fp, #-20]
    58b4:	e51b3020 	ldr	r3, [fp, #-32]
    58b8:	e1520003 	cmp	r2, r3
    58bc:	3affffc7 	bcc	57e0 <UART0_fifo+0x40>
			}
		}
		return_val = 1;
    58c0:	e3a03001 	mov	r3, #1	; 0x1
    58c4:	e50b3010 	str	r3, [fp, #-16]
    58c8:	ea00002e 	b	5988 <UART0_fifo+0x1e8>
	}
	else if(rw == RBREAD){
    58cc:	e55b3018 	ldrb	r3, [fp, #-24]
    58d0:	e3530000 	cmp	r3, #0	; 0x0
    58d4:	1a00002b 	bne	5988 <UART0_fifo+0x1e8>
		while (i < count && i_write != i_read) {
    58d8:	ea00001a 	b	5948 <UART0_fifo+0x1a8>
			data[i++] = buffer[i_read++];
    58dc:	e51b2014 	ldr	r2, [fp, #-20]
    58e0:	e51b301c 	ldr	r3, [fp, #-28]
    58e4:	e0821003 	add	r1, r2, r3
    58e8:	e59f30b4 	ldr	r3, [pc, #180]	; 59a4 <.text+0x59a4>
    58ec:	e1d330b0 	ldrh	r3, [r3]
    58f0:	e1a03803 	mov	r3, r3, lsl #16
    58f4:	e1a00823 	mov	r0, r3, lsr #16
    58f8:	e1a02000 	mov	r2, r0
    58fc:	e59f309c 	ldr	r3, [pc, #156]	; 59a0 <.text+0x59a0>
    5900:	e7d33002 	ldrb	r3, [r3, r2]
    5904:	e20330ff 	and	r3, r3, #255	; 0xff
    5908:	e5c13000 	strb	r3, [r1]
    590c:	e51b3014 	ldr	r3, [fp, #-20]
    5910:	e2833001 	add	r3, r3, #1	; 0x1
    5914:	e50b3014 	str	r3, [fp, #-20]
    5918:	e2803001 	add	r3, r0, #1	; 0x1
    591c:	e1a03803 	mov	r3, r3, lsl #16
    5920:	e1a02823 	mov	r2, r3, lsr #16
    5924:	e59f3078 	ldr	r3, [pc, #120]	; 59a4 <.text+0x59a4>
    5928:	e1c320b0 	strh	r2, [r3]
			i_read &= UART0FIFOSIZE-1;
    592c:	e59f3070 	ldr	r3, [pc, #112]	; 59a4 <.text+0x59a4>
    5930:	e1d330b0 	ldrh	r3, [r3]
    5934:	e1a03803 	mov	r3, r3, lsl #16
    5938:	e1a03823 	mov	r3, r3, lsr #16
    593c:	e20330ff 	and	r3, r3, #255	; 0xff
    5940:	e59f205c 	ldr	r2, [pc, #92]	; 59a4 <.text+0x59a4>
    5944:	e1c230b0 	strh	r3, [r2]
    5948:	e51b2014 	ldr	r2, [fp, #-20]
    594c:	e51b3020 	ldr	r3, [fp, #-32]
    5950:	e1520003 	cmp	r2, r3
    5954:	2a000009 	bcs	5980 <UART0_fifo+0x1e0>
    5958:	e59f303c 	ldr	r3, [pc, #60]	; 599c <.text+0x599c>
    595c:	e1d330b0 	ldrh	r3, [r3]
    5960:	e1a03803 	mov	r3, r3, lsl #16
    5964:	e1a02823 	mov	r2, r3, lsr #16
    5968:	e59f3034 	ldr	r3, [pc, #52]	; 59a4 <.text+0x59a4>
    596c:	e1d330b0 	ldrh	r3, [r3]
    5970:	e1a03803 	mov	r3, r3, lsl #16
    5974:	e1a03823 	mov	r3, r3, lsr #16
    5978:	e1520003 	cmp	r2, r3
    597c:	1affffd6 	bne	58dc <UART0_fifo+0x13c>
		}
		return_val = i;
    5980:	e51b3014 	ldr	r3, [fp, #-20]
    5984:	e50b3010 	str	r3, [fp, #-16]
	}
	return(return_val);
    5988:	e51b3010 	ldr	r3, [fp, #-16]
}
    598c:	e1a00003 	mov	r0, r3
    5990:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5994:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5998:	e12fff1e 	bx	lr
    599c:	40000a8a 	andmi	r0, r0, sl, lsl #21
    59a0:	40000a8e 	andmi	r0, r0, lr, lsl #21
    59a4:	40000a8c 	andmi	r0, r0, ip, lsl #21

000059a8 <ringbuffer1>:

int ringbuffer1(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    59a8:	e1a0c00d 	mov	ip, sp
    59ac:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    59b0:	e24cb004 	sub	fp, ip, #4	; 0x4
    59b4:	e24dd018 	sub	sp, sp, #24	; 0x18
    59b8:	e1a03000 	mov	r3, r0
    59bc:	e50b101c 	str	r1, [fp, #-28]
    59c0:	e50b2020 	str	r2, [fp, #-32]
    59c4:	e54b3018 	strb	r3, [fp, #-24]
    static volatile unsigned char buffer[RINGBUFFERSIZE];
//	static volatile unsigned int pfirst=0, plast=0;	//Pointers to first and last to read byte
	static volatile unsigned int read_pointer, write_pointer;
	static volatile unsigned int content=0;
	unsigned int p=0;
    59c8:	e3a03000 	mov	r3, #0	; 0x0
    59cc:	e50b3014 	str	r3, [fp, #-20]
    unsigned int p2=0;
    59d0:	e3a03000 	mov	r3, #0	; 0x0
    59d4:	e50b3010 	str	r3, [fp, #-16]

	if(rw==RBWRITE)
    59d8:	e55b3018 	ldrb	r3, [fp, #-24]
    59dc:	e3530001 	cmp	r3, #1	; 0x1
    59e0:	1a000021 	bne	5a6c <ringbuffer1+0xc4>
	{
		if(count<RINGBUFFERSIZE-write_pointer)	//enough space in buffer?
    59e4:	e59f3198 	ldr	r3, [pc, #408]	; 5b84 <.text+0x5b84>
    59e8:	e5933000 	ldr	r3, [r3]
    59ec:	e2632d06 	rsb	r2, r3, #384	; 0x180
    59f0:	e51b3020 	ldr	r3, [fp, #-32]
    59f4:	e1520003 	cmp	r2, r3
    59f8:	9a00005a 	bls	5b68 <ringbuffer1+0x1c0>
		{
			while(p<count)
    59fc:	ea00000d 	b	5a38 <ringbuffer1+0x90>
			{
				buffer[write_pointer++]=data[p++];
    5a00:	e59f317c 	ldr	r3, [pc, #380]	; 5b84 <.text+0x5b84>
    5a04:	e5931000 	ldr	r1, [r3]
    5a08:	e51b2014 	ldr	r2, [fp, #-20]
    5a0c:	e51b301c 	ldr	r3, [fp, #-28]
    5a10:	e0823003 	add	r3, r2, r3
    5a14:	e5d33000 	ldrb	r3, [r3]
    5a18:	e59f2168 	ldr	r2, [pc, #360]	; 5b88 <.text+0x5b88>
    5a1c:	e7c23001 	strb	r3, [r2, r1]
    5a20:	e2812001 	add	r2, r1, #1	; 0x1
    5a24:	e59f3158 	ldr	r3, [pc, #344]	; 5b84 <.text+0x5b84>
    5a28:	e5832000 	str	r2, [r3]
    5a2c:	e51b3014 	ldr	r3, [fp, #-20]
    5a30:	e2833001 	add	r3, r3, #1	; 0x1
    5a34:	e50b3014 	str	r3, [fp, #-20]
    5a38:	e51b2014 	ldr	r2, [fp, #-20]
    5a3c:	e51b3020 	ldr	r3, [fp, #-32]
    5a40:	e1520003 	cmp	r2, r3
    5a44:	3affffed 	bcc	5a00 <ringbuffer1+0x58>
			}
            content+=count;
    5a48:	e59f313c 	ldr	r3, [pc, #316]	; 5b8c <.text+0x5b8c>
    5a4c:	e5932000 	ldr	r2, [r3]
    5a50:	e51b3020 	ldr	r3, [fp, #-32]
    5a54:	e0822003 	add	r2, r2, r3
    5a58:	e59f312c 	ldr	r3, [pc, #300]	; 5b8c <.text+0x5b8c>
    5a5c:	e5832000 	str	r2, [r3]
            return(1);
    5a60:	e3a03001 	mov	r3, #1	; 0x1
    5a64:	e50b3024 	str	r3, [fp, #-36]
    5a68:	ea000040 	b	5b70 <ringbuffer1+0x1c8>
		}
	}
	else if(rw==RBREAD)
    5a6c:	e55b3018 	ldrb	r3, [fp, #-24]
    5a70:	e3530000 	cmp	r3, #0	; 0x0
    5a74:	1a00002b 	bne	5b28 <ringbuffer1+0x180>
	{
		if(content>=count)
    5a78:	e59f310c 	ldr	r3, [pc, #268]	; 5b8c <.text+0x5b8c>
    5a7c:	e5932000 	ldr	r2, [r3]
    5a80:	e51b3020 	ldr	r3, [fp, #-32]
    5a84:	e1520003 	cmp	r2, r3
    5a88:	3a000036 	bcc	5b68 <ringbuffer1+0x1c0>
		{
			while(p2<count)
    5a8c:	ea00000e 	b	5acc <ringbuffer1+0x124>
			{
				data[p2++]=buffer[read_pointer++];
    5a90:	e51b2010 	ldr	r2, [fp, #-16]
    5a94:	e51b301c 	ldr	r3, [fp, #-28]
    5a98:	e0822003 	add	r2, r2, r3
    5a9c:	e59f30ec 	ldr	r3, [pc, #236]	; 5b90 <.text+0x5b90>
    5aa0:	e5931000 	ldr	r1, [r3]
    5aa4:	e59f30dc 	ldr	r3, [pc, #220]	; 5b88 <.text+0x5b88>
    5aa8:	e7d33001 	ldrb	r3, [r3, r1]
    5aac:	e20330ff 	and	r3, r3, #255	; 0xff
    5ab0:	e5c23000 	strb	r3, [r2]
    5ab4:	e51b3010 	ldr	r3, [fp, #-16]
    5ab8:	e2833001 	add	r3, r3, #1	; 0x1
    5abc:	e50b3010 	str	r3, [fp, #-16]
    5ac0:	e2812001 	add	r2, r1, #1	; 0x1
    5ac4:	e59f30c4 	ldr	r3, [pc, #196]	; 5b90 <.text+0x5b90>
    5ac8:	e5832000 	str	r2, [r3]
    5acc:	e51b2010 	ldr	r2, [fp, #-16]
    5ad0:	e51b3020 	ldr	r3, [fp, #-32]
    5ad4:	e1520003 	cmp	r2, r3
    5ad8:	3affffec 	bcc	5a90 <ringbuffer1+0xe8>
			}
            content-=count;
    5adc:	e59f30a8 	ldr	r3, [pc, #168]	; 5b8c <.text+0x5b8c>
    5ae0:	e5932000 	ldr	r2, [r3]
    5ae4:	e51b3020 	ldr	r3, [fp, #-32]
    5ae8:	e0632002 	rsb	r2, r3, r2
    5aec:	e59f3098 	ldr	r3, [pc, #152]	; 5b8c <.text+0x5b8c>
    5af0:	e5832000 	str	r2, [r3]
            if(!content) //buffer empty
    5af4:	e59f3090 	ldr	r3, [pc, #144]	; 5b8c <.text+0x5b8c>
    5af8:	e5933000 	ldr	r3, [r3]
    5afc:	e3530000 	cmp	r3, #0	; 0x0
    5b00:	1a000005 	bne	5b1c <ringbuffer1+0x174>
            {
            	write_pointer=0;
    5b04:	e59f2078 	ldr	r2, [pc, #120]	; 5b84 <.text+0x5b84>
    5b08:	e3a03000 	mov	r3, #0	; 0x0
    5b0c:	e5823000 	str	r3, [r2]
            	read_pointer=0;
    5b10:	e59f2078 	ldr	r2, [pc, #120]	; 5b90 <.text+0x5b90>
    5b14:	e3a03000 	mov	r3, #0	; 0x0
    5b18:	e5823000 	str	r3, [r2]
            }
			return(1);
    5b1c:	e3a03001 	mov	r3, #1	; 0x1
    5b20:	e50b3024 	str	r3, [fp, #-36]
    5b24:	ea000011 	b	5b70 <ringbuffer1+0x1c8>
		}
	}
	else if(rw==RBFREE)
    5b28:	e55b3018 	ldrb	r3, [fp, #-24]
    5b2c:	e3530002 	cmp	r3, #2	; 0x2
    5b30:	1a00000c 	bne	5b68 <ringbuffer1+0x1c0>
	{
	  if(content) return 0;
    5b34:	e59f3050 	ldr	r3, [pc, #80]	; 5b8c <.text+0x5b8c>
    5b38:	e5933000 	ldr	r3, [r3]
    5b3c:	e3530000 	cmp	r3, #0	; 0x0
    5b40:	0a000002 	beq	5b50 <ringbuffer1+0x1a8>
    5b44:	e3a03000 	mov	r3, #0	; 0x0
    5b48:	e50b3024 	str	r3, [fp, #-36]
    5b4c:	ea000007 	b	5b70 <ringbuffer1+0x1c8>
	  else return(RINGBUFFERSIZE-11);
    5b50:	e3a03f5d 	mov	r3, #372	; 0x174
    5b54:	e50b3024 	str	r3, [fp, #-36]
    5b58:	e51b3024 	ldr	r3, [fp, #-36]
    5b5c:	e2833001 	add	r3, r3, #1	; 0x1
    5b60:	e50b3024 	str	r3, [fp, #-36]
    5b64:	ea000001 	b	5b70 <ringbuffer1+0x1c8>
	}

	return(0);
    5b68:	e3a03000 	mov	r3, #0	; 0x0
    5b6c:	e50b3024 	str	r3, [fp, #-36]
    5b70:	e51b3024 	ldr	r3, [fp, #-36]
}
    5b74:	e1a00003 	mov	r0, r3
    5b78:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5b7c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5b80:	e12fff1e 	bx	lr
    5b84:	40000b94 	mulmi	r0, r4, fp
    5b88:	40000b9c 	mulmi	r0, ip, fp
    5b8c:	40000b90 	mulmi	r0, r0, fp
    5b90:	40000b98 	mulmi	r0, r8, fp

00005b94 <_read_r>:
#include "uart.h"

// new code for _read_r provided by Alexey Shusharin - Thanks
_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
    5b94:	e1a0c00d 	mov	ip, sp
    5b98:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5b9c:	e24cb004 	sub	fp, ip, #4	; 0x4
    5ba0:	e24dd020 	sub	sp, sp, #32	; 0x20
    5ba4:	e50b001c 	str	r0, [fp, #-28]
    5ba8:	e50b1020 	str	r1, [fp, #-32]
    5bac:	e50b2024 	str	r2, [fp, #-36]
    5bb0:	e50b3028 	str	r3, [fp, #-40]
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
    5bb4:	e51b3024 	ldr	r3, [fp, #-36]
    5bb8:	e50b3010 	str	r3, [fp, #-16]

  for (i = 0; i < len; i++)
    5bbc:	e3a03000 	mov	r3, #0	; 0x0
    5bc0:	e50b3014 	str	r3, [fp, #-20]
    5bc4:	ea00001f 	b	5c48 <_read_r+0xb4>
  {
    c = UART0ReadChar();
    5bc8:	ebfffd82 	bl	51d8 <UART0ReadChar>
    5bcc:	e1a03000 	mov	r3, r0
    5bd0:	e54b3015 	strb	r3, [fp, #-21]

    *p++ = c;
    5bd4:	e51b2010 	ldr	r2, [fp, #-16]
    5bd8:	e55b3015 	ldrb	r3, [fp, #-21]
    5bdc:	e5c23000 	strb	r3, [r2]
    5be0:	e51b3010 	ldr	r3, [fp, #-16]
    5be4:	e2833001 	add	r3, r3, #1	; 0x1
    5be8:	e50b3010 	str	r3, [fp, #-16]
    UART0WriteChar(c);
    5bec:	e55b3015 	ldrb	r3, [fp, #-21]
    5bf0:	e1a00003 	mov	r0, r3
    5bf4:	ebfffd4f 	bl	5138 <UART0WriteChar>

    if (c == 0x0D && i <= (len - 2))
    5bf8:	e55b3015 	ldrb	r3, [fp, #-21]
    5bfc:	e353000d 	cmp	r3, #13	; 0xd
    5c00:	1a00000d 	bne	5c3c <_read_r+0xa8>
    5c04:	e51b3014 	ldr	r3, [fp, #-20]
    5c08:	e51b2028 	ldr	r2, [fp, #-40]
    5c0c:	e2422002 	sub	r2, r2, #2	; 0x2
    5c10:	e1530002 	cmp	r3, r2
    5c14:	8a000008 	bhi	5c3c <_read_r+0xa8>
    {
      *p = 0x0A;
    5c18:	e51b2010 	ldr	r2, [fp, #-16]
    5c1c:	e3a0300a 	mov	r3, #10	; 0xa
    5c20:	e5c23000 	strb	r3, [r2]
      UART0WriteChar(0x0A);
    5c24:	e3a0000a 	mov	r0, #10	; 0xa
    5c28:	ebfffd42 	bl	5138 <UART0WriteChar>
      return i + 2;
    5c2c:	e51b3014 	ldr	r3, [fp, #-20]
    5c30:	e2833002 	add	r3, r3, #2	; 0x2
    5c34:	e50b302c 	str	r3, [fp, #-44]
    5c38:	ea000008 	b	5c60 <_read_r+0xcc>
    5c3c:	e51b3014 	ldr	r3, [fp, #-20]
    5c40:	e2833001 	add	r3, r3, #1	; 0x1
    5c44:	e50b3014 	str	r3, [fp, #-20]
    5c48:	e51b2014 	ldr	r2, [fp, #-20]
    5c4c:	e51b3028 	ldr	r3, [fp, #-40]
    5c50:	e1520003 	cmp	r2, r3
    5c54:	3affffdb 	bcc	5bc8 <_read_r+0x34>
    }
  }
  return i;
    5c58:	e51b3014 	ldr	r3, [fp, #-20]
    5c5c:	e50b302c 	str	r3, [fp, #-44]
    5c60:	e51b302c 	ldr	r3, [fp, #-44]
}
    5c64:	e1a00003 	mov	r0, r3
    5c68:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5c6c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5c70:	e12fff1e 	bx	lr

00005c74 <_write_r>:


#if 0
// old version - no longer in use
_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		c = UART0ReadChar();
		if (c == 0x0D) {
			*p='\0';
			break;
		}
		*p++ = c;
		UART0WriteChar(c);
	}
	return len - i;
}
#endif

_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
    5c74:	e1a0c00d 	mov	ip, sp
    5c78:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5c7c:	e24cb004 	sub	fp, ip, #4	; 0x4
    5c80:	e24dd018 	sub	sp, sp, #24	; 0x18
    5c84:	e50b0018 	str	r0, [fp, #-24]
    5c88:	e50b101c 	str	r1, [fp, #-28]
    5c8c:	e50b2020 	str	r2, [fp, #-32]
    5c90:	e50b3024 	str	r3, [fp, #-36]
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
    5c94:	e51b3020 	ldr	r3, [fp, #-32]
    5c98:	e50b3010 	str	r3, [fp, #-16]
	
	for (i = 0; i < len; i++) {
    5c9c:	e3a03000 	mov	r3, #0	; 0x0
    5ca0:	e50b3014 	str	r3, [fp, #-20]
    5ca4:	ea000010 	b	5cec <_write_r+0x78>
		if (*p == '\n' ) UART0WriteChar('\r');
    5ca8:	e51b3010 	ldr	r3, [fp, #-16]
    5cac:	e5d33000 	ldrb	r3, [r3]
    5cb0:	e353000a 	cmp	r3, #10	; 0xa
    5cb4:	1a000001 	bne	5cc0 <_write_r+0x4c>
    5cb8:	e3a0000d 	mov	r0, #13	; 0xd
    5cbc:	ebfffd1d 	bl	5138 <UART0WriteChar>
		UART0WriteChar(*p++);
    5cc0:	e51b3010 	ldr	r3, [fp, #-16]
    5cc4:	e5d33000 	ldrb	r3, [r3]
    5cc8:	e1a02003 	mov	r2, r3
    5ccc:	e51b3010 	ldr	r3, [fp, #-16]
    5cd0:	e2833001 	add	r3, r3, #1	; 0x1
    5cd4:	e50b3010 	str	r3, [fp, #-16]
    5cd8:	e1a00002 	mov	r0, r2
    5cdc:	ebfffd15 	bl	5138 <UART0WriteChar>
    5ce0:	e51b3014 	ldr	r3, [fp, #-20]
    5ce4:	e2833001 	add	r3, r3, #1	; 0x1
    5ce8:	e50b3014 	str	r3, [fp, #-20]
    5cec:	e51b2014 	ldr	r2, [fp, #-20]
    5cf0:	e51b3024 	ldr	r3, [fp, #-36]
    5cf4:	e1520003 	cmp	r2, r3
    5cf8:	3affffea 	bcc	5ca8 <_write_r+0x34>
	}
	
	return len;
    5cfc:	e51b3024 	ldr	r3, [fp, #-36]
}
    5d00:	e1a00003 	mov	r0, r3
    5d04:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5d08:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5d0c:	e12fff1e 	bx	lr

00005d10 <_close_r>:

int _close_r(
    struct _reent *r, 
    int file)
{
    5d10:	e1a0c00d 	mov	ip, sp
    5d14:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5d18:	e24cb004 	sub	fp, ip, #4	; 0x4
    5d1c:	e24dd008 	sub	sp, sp, #8	; 0x8
    5d20:	e50b0010 	str	r0, [fp, #-16]
    5d24:	e50b1014 	str	r1, [fp, #-20]
	return 0;
    5d28:	e3a03000 	mov	r3, #0	; 0x0
}
    5d2c:	e1a00003 	mov	r0, r3
    5d30:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5d34:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5d38:	e12fff1e 	bx	lr

00005d3c <_lseek_r>:

_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
    5d3c:	e1a0c00d 	mov	ip, sp
    5d40:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5d44:	e24cb004 	sub	fp, ip, #4	; 0x4
    5d48:	e24dd010 	sub	sp, sp, #16	; 0x10
    5d4c:	e50b0010 	str	r0, [fp, #-16]
    5d50:	e50b1014 	str	r1, [fp, #-20]
    5d54:	e50b2018 	str	r2, [fp, #-24]
    5d58:	e50b301c 	str	r3, [fp, #-28]
	return (_off_t)0;	/*  Always indicate we are at file beginning.	*/
    5d5c:	e3a03000 	mov	r3, #0	; 0x0
}
    5d60:	e1a00003 	mov	r0, r3
    5d64:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5d68:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5d6c:	e12fff1e 	bx	lr

00005d70 <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
    5d70:	e1a0c00d 	mov	ip, sp
    5d74:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5d78:	e24cb004 	sub	fp, ip, #4	; 0x4
    5d7c:	e24dd00c 	sub	sp, sp, #12	; 0xc
    5d80:	e50b0010 	str	r0, [fp, #-16]
    5d84:	e50b1014 	str	r1, [fp, #-20]
    5d88:	e50b2018 	str	r2, [fp, #-24]
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;	
    5d8c:	e51b2018 	ldr	r2, [fp, #-24]
    5d90:	e3a03a02 	mov	r3, #8192	; 0x2000
    5d94:	e5823004 	str	r3, [r2, #4]
		/* assigned to strong type with implicit 	*/
		/* signed/unsigned conversion.  Required by 	*/
		/* newlib.					*/

	return 0;
    5d98:	e3a03000 	mov	r3, #0	; 0x0
}
    5d9c:	e1a00003 	mov	r0, r3
    5da0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5da4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5da8:	e12fff1e 	bx	lr

00005dac <isatty>:

int isatty(int file); /* avoid warning */

int isatty(int file)
{
    5dac:	e1a0c00d 	mov	ip, sp
    5db0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5db4:	e24cb004 	sub	fp, ip, #4	; 0x4
    5db8:	e24dd004 	sub	sp, sp, #4	; 0x4
    5dbc:	e50b0010 	str	r0, [fp, #-16]
	return 1;
    5dc0:	e3a03001 	mov	r3, #1	; 0x1
}
    5dc4:	e1a00003 	mov	r0, r3
    5dc8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5dcc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5dd0:	e12fff1e 	bx	lr

00005dd4 <_sbrk_r>:

#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 

/* "malloc clue function" */

	/**** Locally used variables. ****/
extern char _end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************/
/*  Support function.  Adjusts end of heap to provide more memory to	*/
/* memory allocator. Simple and dumb with no sanity checks.		*/
/*  struct _reent *r	-- re-entrancy structure, used by newlib to 	*/
/*			support multiple threads of operation.		*/
/*  ptrdiff_t nbytes	-- number of bytes to add.			*/
/*  Returns pointer to start of new heap area.				*/
/*  Note:  This implementation is not thread safe (despite taking a	*/
/* _reent structure as a parameter).  					*/
/*  Since _s_r is not used in the current implementation, the following	*/
/* messages must be suppressed.						*/

void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
    5dd4:	e1a0c00d 	mov	ip, sp
    5dd8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5ddc:	e24cb004 	sub	fp, ip, #4	; 0x4
    5de0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    5de4:	e50b0014 	str	r0, [fp, #-20]
    5de8:	e50b1018 	str	r1, [fp, #-24]
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
    5dec:	e59f304c 	ldr	r3, [pc, #76]	; 5e40 <.text+0x5e40>
    5df0:	e5933000 	ldr	r3, [r3]
    5df4:	e3530000 	cmp	r3, #0	; 0x0
    5df8:	1a000002 	bne	5e08 <_sbrk_r+0x34>
		heap_ptr = _end;
    5dfc:	e59f203c 	ldr	r2, [pc, #60]	; 5e40 <.text+0x5e40>
    5e00:	e59f303c 	ldr	r3, [pc, #60]	; 5e44 <.text+0x5e44>
    5e04:	e5823000 	str	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.			*/
    5e08:	e59f3030 	ldr	r3, [pc, #48]	; 5e40 <.text+0x5e40>
    5e0c:	e5933000 	ldr	r3, [r3]
    5e10:	e50b3010 	str	r3, [fp, #-16]
	heap_ptr += nbytes;	/*  Increase heap.				*/
    5e14:	e59f3024 	ldr	r3, [pc, #36]	; 5e40 <.text+0x5e40>
    5e18:	e5932000 	ldr	r2, [r3]
    5e1c:	e51b3018 	ldr	r3, [fp, #-24]
    5e20:	e0822003 	add	r2, r2, r3
    5e24:	e59f3014 	ldr	r3, [pc, #20]	; 5e40 <.text+0x5e40>
    5e28:	e5832000 	str	r2, [r3]
	
	return base;		/*  Return pointer to start of new heap area.	*/
    5e2c:	e51b3010 	ldr	r3, [fp, #-16]
}
    5e30:	e1a00003 	mov	r0, r3
    5e34:	e24bd00c 	sub	sp, fp, #12	; 0xc
    5e38:	e89d6800 	ldmia	sp, {fp, sp, lr}
    5e3c:	e12fff1e 	bx	lr
    5e40:	40000d1c 	andmi	r0, r0, ip, lsl sp
    5e44:	40003e80 	andmi	r3, r0, r0, lsl #29

00005e48 <I2C0MasterHandler>:
** Returned value:		None
** 
*****************************************************************************/
void I2C0MasterHandler (void) __irq 
{
    5e48:	e1a0c00d 	mov	ip, sp
    5e4c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5e50:	e24cb004 	sub	fp, ip, #4	; 0x4
    5e54:	e24dd004 	sub	sp, sp, #4	; 0x4
    BYTE StatValue;

    /* this handler deals with master read and master write only */
    StatValue = I20STAT;
    5e58:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    5e5c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    5e60:	e5933000 	ldr	r3, [r3]
    5e64:	e54b300d 	strb	r3, [fp, #-13]
    
    IENABLE;   
    switch ( StatValue )
    5e68:	e55b300d 	ldrb	r3, [fp, #-13]
    5e6c:	e2433008 	sub	r3, r3, #8	; 0x8
    5e70:	e3530050 	cmp	r3, #80	; 0x50
    5e74:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    5e78:	ea000106 	b	6298 <.text+0x6298>
    5e7c:	00005fc0 	andeq	r5, r0, r0, asr #31
    5e80:	00006298 	muleq	r0, r8, r2
    5e84:	00006298 	muleq	r0, r8, r2
    5e88:	00006298 	muleq	r0, r8, r2
    5e8c:	00006298 	muleq	r0, r8, r2
    5e90:	00006298 	muleq	r0, r8, r2
    5e94:	00006298 	muleq	r0, r8, r2
    5e98:	00006298 	muleq	r0, r8, r2
    5e9c:	00005ff8 	streqd	r5, [r0], -r8
    5ea0:	00006298 	muleq	r0, r8, r2
    5ea4:	00006298 	muleq	r0, r8, r2
    5ea8:	00006298 	muleq	r0, r8, r2
    5eac:	00006298 	muleq	r0, r8, r2
    5eb0:	00006298 	muleq	r0, r8, r2
    5eb4:	00006298 	muleq	r0, r8, r2
    5eb8:	00006298 	muleq	r0, r8, r2
    5ebc:	00006050 	andeq	r6, r0, r0, asr r0
    5ec0:	00006298 	muleq	r0, r8, r2
    5ec4:	00006298 	muleq	r0, r8, r2
    5ec8:	00006298 	muleq	r0, r8, r2
    5ecc:	00006298 	muleq	r0, r8, r2
    5ed0:	00006298 	muleq	r0, r8, r2
    5ed4:	00006298 	muleq	r0, r8, r2
    5ed8:	00006298 	muleq	r0, r8, r2
    5edc:	00006274 	andeq	r6, r0, r4, ror r2
    5ee0:	00006298 	muleq	r0, r8, r2
    5ee4:	00006298 	muleq	r0, r8, r2
    5ee8:	00006298 	muleq	r0, r8, r2
    5eec:	00006298 	muleq	r0, r8, r2
    5ef0:	00006298 	muleq	r0, r8, r2
    5ef4:	00006298 	muleq	r0, r8, r2
    5ef8:	00006298 	muleq	r0, r8, r2
    5efc:	000060b8 	streqh	r6, [r0], -r8
    5f00:	00006298 	muleq	r0, r8, r2
    5f04:	00006298 	muleq	r0, r8, r2
    5f08:	00006298 	muleq	r0, r8, r2
    5f0c:	00006298 	muleq	r0, r8, r2
    5f10:	00006298 	muleq	r0, r8, r2
    5f14:	00006298 	muleq	r0, r8, r2
    5f18:	00006298 	muleq	r0, r8, r2
    5f1c:	000060b8 	streqh	r6, [r0], -r8
    5f20:	00006298 	muleq	r0, r8, r2
    5f24:	00006298 	muleq	r0, r8, r2
    5f28:	00006298 	muleq	r0, r8, r2
    5f2c:	00006298 	muleq	r0, r8, r2
    5f30:	00006298 	muleq	r0, r8, r2
    5f34:	00006298 	muleq	r0, r8, r2
    5f38:	00006298 	muleq	r0, r8, r2
    5f3c:	00006298 	muleq	r0, r8, r2
    5f40:	00006298 	muleq	r0, r8, r2
    5f44:	00006298 	muleq	r0, r8, r2
    5f48:	00006298 	muleq	r0, r8, r2
    5f4c:	00006298 	muleq	r0, r8, r2
    5f50:	00006298 	muleq	r0, r8, r2
    5f54:	00006298 	muleq	r0, r8, r2
    5f58:	00006298 	muleq	r0, r8, r2
    5f5c:	000061bc 	streqh	r6, [r0], -ip
    5f60:	00006298 	muleq	r0, r8, r2
    5f64:	00006298 	muleq	r0, r8, r2
    5f68:	00006298 	muleq	r0, r8, r2
    5f6c:	00006298 	muleq	r0, r8, r2
    5f70:	00006298 	muleq	r0, r8, r2
    5f74:	00006298 	muleq	r0, r8, r2
    5f78:	00006298 	muleq	r0, r8, r2
    5f7c:	00006274 	andeq	r6, r0, r4, ror r2
    5f80:	00006298 	muleq	r0, r8, r2
    5f84:	00006298 	muleq	r0, r8, r2
    5f88:	00006298 	muleq	r0, r8, r2
    5f8c:	00006298 	muleq	r0, r8, r2
    5f90:	00006298 	muleq	r0, r8, r2
    5f94:	00006298 	muleq	r0, r8, r2
    5f98:	00006298 	muleq	r0, r8, r2
    5f9c:	000061d4 	ldreqd	r6, [r0], -r4
    5fa0:	00006298 	muleq	r0, r8, r2
    5fa4:	00006298 	muleq	r0, r8, r2
    5fa8:	00006298 	muleq	r0, r8, r2
    5fac:	00006298 	muleq	r0, r8, r2
    5fb0:	00006298 	muleq	r0, r8, r2
    5fb4:	00006298 	muleq	r0, r8, r2
    5fb8:	00006298 	muleq	r0, r8, r2
    5fbc:	000061d4 	ldreqd	r6, [r0], -r4
    {
	case 0x08:			/* A Start condition is issued. */
	I20DAT = I2CMasterBuffer[0];
    5fc0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    5fc4:	e2822907 	add	r2, r2, #114688	; 0x1c000
    5fc8:	e59f32f8 	ldr	r3, [pc, #760]	; 62c8 <.text+0x62c8>
    5fcc:	e5d33000 	ldrb	r3, [r3]
    5fd0:	e5823000 	str	r3, [r2]
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    5fd4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    5fd8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    5fdc:	e2833018 	add	r3, r3, #24	; 0x18
    5fe0:	e3a02028 	mov	r2, #40	; 0x28
    5fe4:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_STARTED;
    5fe8:	e59f22dc 	ldr	r2, [pc, #732]	; 62cc <.text+0x62cc>
    5fec:	e3a03001 	mov	r3, #1	; 0x1
    5ff0:	e5823000 	str	r3, [r2]
	break;
    5ff4:	ea0000ac 	b	62ac <.text+0x62ac>
	
	case 0x10:			/* A repeated started is issued */
	if (  I2CCmd == GET_DEVICE_ID || I2CCmd == GET_TEMPERATURE )
    5ff8:	e59f32d0 	ldr	r3, [pc, #720]	; 62d0 <.text+0x62d0>
    5ffc:	e5933000 	ldr	r3, [r3]
    6000:	e3530001 	cmp	r3, #1	; 0x1
    6004:	0a000003 	beq	6018 <.text+0x6018>
    6008:	e59f32c0 	ldr	r3, [pc, #704]	; 62d0 <.text+0x62d0>
    600c:	e5933000 	ldr	r3, [r3]
    6010:	e3530002 	cmp	r3, #2	; 0x2
    6014:	1a000004 	bne	602c <.text+0x602c>
	{
	    I20DAT = I2CMasterBuffer[2];
    6018:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    601c:	e2822907 	add	r2, r2, #114688	; 0x1c000
    6020:	e59f32a0 	ldr	r3, [pc, #672]	; 62c8 <.text+0x62c8>
    6024:	e5d33002 	ldrb	r3, [r3, #2]
    6028:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    602c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6030:	e2833907 	add	r3, r3, #114688	; 0x1c000
    6034:	e2833018 	add	r3, r3, #24	; 0x18
    6038:	e3a02028 	mov	r2, #40	; 0x28
    603c:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_RESTARTED;
    6040:	e59f2284 	ldr	r2, [pc, #644]	; 62cc <.text+0x62cc>
    6044:	e3a03002 	mov	r3, #2	; 0x2
    6048:	e5823000 	str	r3, [r2]
	break;
    604c:	ea000096 	b	62ac <.text+0x62ac>
	
	case 0x18:			/* Regardless, it's a ACK */
	if ( I2CMasterState == I2C_STARTED )
    6050:	e59f3274 	ldr	r3, [pc, #628]	; 62cc <.text+0x62cc>
    6054:	e5933000 	ldr	r3, [r3]
    6058:	e3530001 	cmp	r3, #1	; 0x1
    605c:	1a00000f 	bne	60a0 <.text+0x60a0>
	{
	    I20DAT = I2CMasterBuffer[1+WrIndex];
    6060:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    6064:	e2822907 	add	r2, r2, #114688	; 0x1c000
    6068:	e59f3264 	ldr	r3, [pc, #612]	; 62d4 <.text+0x62d4>
    606c:	e5933000 	ldr	r3, [r3]
    6070:	e2831001 	add	r1, r3, #1	; 0x1
    6074:	e59f324c 	ldr	r3, [pc, #588]	; 62c8 <.text+0x62c8>
    6078:	e7d33001 	ldrb	r3, [r3, r1]
    607c:	e5823000 	str	r3, [r2]
	    WrIndex++;
    6080:	e59f324c 	ldr	r3, [pc, #588]	; 62d4 <.text+0x62d4>
    6084:	e5933000 	ldr	r3, [r3]
    6088:	e2832001 	add	r2, r3, #1	; 0x1
    608c:	e59f3240 	ldr	r3, [pc, #576]	; 62d4 <.text+0x62d4>
    6090:	e5832000 	str	r2, [r3]
	    I2CMasterState = DATA_ACK;
    6094:	e59f2230 	ldr	r2, [pc, #560]	; 62cc <.text+0x62cc>
    6098:	e3a03004 	mov	r3, #4	; 0x4
    609c:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = I2CONCLR_SIC;
    60a0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    60a4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    60a8:	e2833018 	add	r3, r3, #24	; 0x18
    60ac:	e3a02008 	mov	r2, #8	; 0x8
    60b0:	e5832000 	str	r2, [r3]
	break;
    60b4:	ea00007c 	b	62ac <.text+0x62ac>
	
	case 0x28:	/* Data byte has been transmitted, regardless ACK or NACK */
	case 0x30:
	if ( WrIndex != I2CWriteLength )
    60b8:	e59f3214 	ldr	r3, [pc, #532]	; 62d4 <.text+0x62d4>
    60bc:	e5932000 	ldr	r2, [r3]
    60c0:	e59f3210 	ldr	r3, [pc, #528]	; 62d8 <.text+0x62d8>
    60c4:	e5933000 	ldr	r3, [r3]
    60c8:	e1520003 	cmp	r2, r3
    60cc:	0a000025 	beq	6168 <.text+0x6168>
	{   
	    I20DAT = I2CMasterBuffer[1+WrIndex]; /* this should be the last one */
    60d0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    60d4:	e2822907 	add	r2, r2, #114688	; 0x1c000
    60d8:	e59f31f4 	ldr	r3, [pc, #500]	; 62d4 <.text+0x62d4>
    60dc:	e5933000 	ldr	r3, [r3]
    60e0:	e2831001 	add	r1, r3, #1	; 0x1
    60e4:	e59f31dc 	ldr	r3, [pc, #476]	; 62c8 <.text+0x62c8>
    60e8:	e7d33001 	ldrb	r3, [r3, r1]
    60ec:	e5823000 	str	r3, [r2]
	    WrIndex++;
    60f0:	e59f31dc 	ldr	r3, [pc, #476]	; 62d4 <.text+0x62d4>
    60f4:	e5933000 	ldr	r3, [r3]
    60f8:	e2832001 	add	r2, r3, #1	; 0x1
    60fc:	e59f31d0 	ldr	r3, [pc, #464]	; 62d4 <.text+0x62d4>
    6100:	e5832000 	str	r2, [r3]
	    if ( WrIndex != I2CWriteLength )
    6104:	e59f31c8 	ldr	r3, [pc, #456]	; 62d4 <.text+0x62d4>
    6108:	e5932000 	ldr	r2, [r3]
    610c:	e59f31c4 	ldr	r3, [pc, #452]	; 62d8 <.text+0x62d8>
    6110:	e5933000 	ldr	r3, [r3]
    6114:	e1520003 	cmp	r2, r3
    6118:	0a000003 	beq	612c <.text+0x612c>
	    {   
		I2CMasterState = DATA_ACK;
    611c:	e59f21a8 	ldr	r2, [pc, #424]	; 62cc <.text+0x62cc>
    6120:	e3a03004 	mov	r3, #4	; 0x4
    6124:	e5823000 	str	r3, [r2]
    6128:	ea00001d 	b	61a4 <.text+0x61a4>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    612c:	e59f2198 	ldr	r2, [pc, #408]	; 62cc <.text+0x62cc>
    6130:	e3a03005 	mov	r3, #5	; 0x5
    6134:	e5823000 	str	r3, [r2]
		if ( I2CReadLength != 0 )
    6138:	e59f319c 	ldr	r3, [pc, #412]	; 62dc <.text+0x62dc>
    613c:	e5933000 	ldr	r3, [r3]
    6140:	e3530000 	cmp	r3, #0	; 0x0
    6144:	0a000016 	beq	61a4 <.text+0x61a4>
		{
		    I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    6148:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    614c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    6150:	e3a02020 	mov	r2, #32	; 0x20
    6154:	e5832000 	str	r2, [r3]
		    I2CMasterState = I2C_REPEATED_START;
    6158:	e59f216c 	ldr	r2, [pc, #364]	; 62cc <.text+0x62cc>
    615c:	e3a03003 	mov	r3, #3	; 0x3
    6160:	e5823000 	str	r3, [r2]
    6164:	ea00000e 	b	61a4 <.text+0x61a4>
		}
	    }
	}
	else
	{
	    if ( I2CReadLength != 0 )
    6168:	e59f316c 	ldr	r3, [pc, #364]	; 62dc <.text+0x62dc>
    616c:	e5933000 	ldr	r3, [r3]
    6170:	e3530000 	cmp	r3, #0	; 0x0
    6174:	0a000007 	beq	6198 <.text+0x6198>
	    {
		I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    6178:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    617c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    6180:	e3a02020 	mov	r2, #32	; 0x20
    6184:	e5832000 	str	r2, [r3]
		I2CMasterState = I2C_REPEATED_START;
    6188:	e59f213c 	ldr	r2, [pc, #316]	; 62cc <.text+0x62cc>
    618c:	e3a03003 	mov	r3, #3	; 0x3
    6190:	e5823000 	str	r3, [r2]
    6194:	ea000002 	b	61a4 <.text+0x61a4>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    6198:	e59f212c 	ldr	r2, [pc, #300]	; 62cc <.text+0x62cc>
    619c:	e3a03005 	mov	r3, #5	; 0x5
    61a0:	e5823000 	str	r3, [r2]
	    }
	}
	I20CONCLR = I2CONCLR_SIC;
    61a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    61a8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    61ac:	e2833018 	add	r3, r3, #24	; 0x18
    61b0:	e3a02008 	mov	r2, #8	; 0x8
    61b4:	e5832000 	str	r2, [r3]
	break;
    61b8:	ea00003b 	b	62ac <.text+0x62ac>
	
	case 0x40:	/* Master Receive, SLA_R has been sent */
	I20CONCLR = I2CONCLR_SIC;
    61bc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    61c0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    61c4:	e2833018 	add	r3, r3, #24	; 0x18
    61c8:	e3a02008 	mov	r2, #8	; 0x8
    61cc:	e5832000 	str	r2, [r3]
	break;
    61d0:	ea000035 	b	62ac <.text+0x62ac>
	
	case 0x50:	/* Data byte has been received, regardless following ACK or NACK */
	case 0x58:
	I2CMasterBuffer[3+RdIndex] = I20DAT;
    61d4:	e59f3104 	ldr	r3, [pc, #260]	; 62e0 <.text+0x62e0>
    61d8:	e5933000 	ldr	r3, [r3]
    61dc:	e2831003 	add	r1, r3, #3	; 0x3
    61e0:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    61e4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    61e8:	e5933000 	ldr	r3, [r3]
    61ec:	e20330ff 	and	r3, r3, #255	; 0xff
    61f0:	e59f20d0 	ldr	r2, [pc, #208]	; 62c8 <.text+0x62c8>
    61f4:	e7c23001 	strb	r3, [r2, r1]
	RdIndex++;
    61f8:	e59f30e0 	ldr	r3, [pc, #224]	; 62e0 <.text+0x62e0>
    61fc:	e5933000 	ldr	r3, [r3]
    6200:	e2832001 	add	r2, r3, #1	; 0x1
    6204:	e59f30d4 	ldr	r3, [pc, #212]	; 62e0 <.text+0x62e0>
    6208:	e5832000 	str	r2, [r3]
	if ( RdIndex != I2CReadLength )
    620c:	e59f30cc 	ldr	r3, [pc, #204]	; 62e0 <.text+0x62e0>
    6210:	e5932000 	ldr	r2, [r3]
    6214:	e59f30c0 	ldr	r3, [pc, #192]	; 62dc <.text+0x62dc>
    6218:	e5933000 	ldr	r3, [r3]
    621c:	e1520003 	cmp	r2, r3
    6220:	0a000003 	beq	6234 <.text+0x6234>
	{   
	    I2CMasterState = DATA_ACK;
    6224:	e59f20a0 	ldr	r2, [pc, #160]	; 62cc <.text+0x62cc>
    6228:	e3a03004 	mov	r3, #4	; 0x4
    622c:	e5823000 	str	r3, [r2]
    6230:	ea000005 	b	624c <.text+0x624c>
	}
	else
	{
	    RdIndex = 0;
    6234:	e59f20a4 	ldr	r2, [pc, #164]	; 62e0 <.text+0x62e0>
    6238:	e3a03000 	mov	r3, #0	; 0x0
    623c:	e5823000 	str	r3, [r2]
	    I2CMasterState = DATA_NACK;
    6240:	e59f2084 	ldr	r2, [pc, #132]	; 62cc <.text+0x62cc>
    6244:	e3a03005 	mov	r3, #5	; 0x5
    6248:	e5823000 	str	r3, [r2]
	}
	I20CONSET = I2CONSET_AA;	/* assert ACK after data is received */
    624c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6250:	e2833907 	add	r3, r3, #114688	; 0x1c000
    6254:	e3a02004 	mov	r2, #4	; 0x4
    6258:	e5832000 	str	r2, [r3]
	I20CONCLR = I2CONCLR_SIC;
    625c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6260:	e2833907 	add	r3, r3, #114688	; 0x1c000
    6264:	e2833018 	add	r3, r3, #24	; 0x18
    6268:	e3a02008 	mov	r2, #8	; 0x8
    626c:	e5832000 	str	r2, [r3]
	break;
    6270:	ea00000d 	b	62ac <.text+0x62ac>
	
	case 0x20:			/* regardless, it's a NACK */
	case 0x48:
	I20CONCLR = I2CONCLR_SIC;
    6274:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6278:	e2833907 	add	r3, r3, #114688	; 0x1c000
    627c:	e2833018 	add	r3, r3, #24	; 0x18
    6280:	e3a02008 	mov	r2, #8	; 0x8
    6284:	e5832000 	str	r2, [r3]
	I2CMasterState = DATA_NACK;
    6288:	e59f203c 	ldr	r2, [pc, #60]	; 62cc <.text+0x62cc>
    628c:	e3a03005 	mov	r3, #5	; 0x5
    6290:	e5823000 	str	r3, [r2]
	break;
    6294:	ea000004 	b	62ac <.text+0x62ac>
	
	case 0x38:			/* Arbitration lost, in this example, we don't
					deal with multiple master situation */
	default:
	I20CONCLR = I2CONCLR_SIC;	
    6298:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    629c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    62a0:	e2833018 	add	r3, r3, #24	; 0x18
    62a4:	e3a02008 	mov	r2, #8	; 0x8
    62a8:	e5832000 	str	r2, [r3]
	break;
    }
    
    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    62ac:	e3a03000 	mov	r3, #0	; 0x0
    62b0:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    62b4:	e3a02000 	mov	r2, #0	; 0x0
    62b8:	e5832000 	str	r2, [r3]

}
    62bc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    62c0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    62c4:	e12fff1e 	bx	lr
    62c8:	40001fc4 	andmi	r1, r0, r4, asr #31
    62cc:	40000d20 	andmi	r0, r0, r0, lsr #26
    62d0:	40001fe4 	andmi	r1, r0, r4, ror #31
    62d4:	40000d30 	andmi	r0, r0, r0, lsr sp
    62d8:	40001fe8 	andmi	r1, r0, r8, ror #31
    62dc:	40001f9c 	mulmi	r0, ip, pc
    62e0:	40000d2c 	andmi	r0, r0, ip, lsr #26

000062e4 <I2C0_send_motordata>:


void I2C0_send_motordata(void)
{
    62e4:	e1a0c00d 	mov	ip, sp
    62e8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    62ec:	e24cb004 	sub	fp, ip, #4	; 0x4
	WrIndex=0;
    62f0:	e59f2080 	ldr	r2, [pc, #128]	; 6378 <.text+0x6378>
    62f4:	e3a03000 	mov	r3, #0	; 0x0
    62f8:	e5823000 	str	r3, [r2]
	RdIndex=0;
    62fc:	e59f2078 	ldr	r2, [pc, #120]	; 637c <.text+0x637c>
    6300:	e3a03000 	mov	r3, #0	; 0x0
    6304:	e5823000 	str	r3, [r2]
	I2CWriteLength = 5;
    6308:	e59f2070 	ldr	r2, [pc, #112]	; 6380 <.text+0x6380>
    630c:	e3a03005 	mov	r3, #5	; 0x5
    6310:	e5823000 	str	r3, [r2]
	I2CReadLength = 0;
    6314:	e59f2068 	ldr	r2, [pc, #104]	; 6384 <.text+0x6384>
    6318:	e3a03000 	mov	r3, #0	; 0x0
    631c:	e5823000 	str	r3, [r2]
    I2CMasterBuffer[0] = 0x02;
    6320:	e59f2060 	ldr	r2, [pc, #96]	; 6388 <.text+0x6388>
    6324:	e3a03002 	mov	r3, #2	; 0x2
    6328:	e5c23000 	strb	r3, [r2]
    I2CMasterBuffer[1] = 100;
    632c:	e59f2054 	ldr	r2, [pc, #84]	; 6388 <.text+0x6388>
    6330:	e3a03064 	mov	r3, #100	; 0x64
    6334:	e5c23001 	strb	r3, [r2, #1]
    I2CMasterBuffer[2] = 100;
    6338:	e59f2048 	ldr	r2, [pc, #72]	; 6388 <.text+0x6388>
    633c:	e3a03064 	mov	r3, #100	; 0x64
    6340:	e5c23002 	strb	r3, [r2, #2]
    I2CMasterBuffer[3] = 100;
    6344:	e59f203c 	ldr	r2, [pc, #60]	; 6388 <.text+0x6388>
    6348:	e3a03064 	mov	r3, #100	; 0x64
    634c:	e5c23003 	strb	r3, [r2, #3]
    I2CMasterBuffer[4] = 1;
    6350:	e59f2030 	ldr	r2, [pc, #48]	; 6388 <.text+0x6388>
    6354:	e3a03001 	mov	r3, #1	; 0x1
    6358:	e5c23004 	strb	r3, [r2, #4]

    //I20CONSET = I2CONSET_STA;	/* Set Start flag */
    //if ( !I2CStart() ) I2CStop();
    I2CCmd = GET_TEMPERATURE;
    635c:	e59f2028 	ldr	r2, [pc, #40]	; 638c <.text+0x638c>
    6360:	e3a03002 	mov	r3, #2	; 0x2
    6364:	e5823000 	str	r3, [r2]
	I2CEngine();
    6368:	eb000066 	bl	6508 <I2CEngine>
}
    636c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6370:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6374:	e12fff1e 	bx	lr
    6378:	40000d30 	andmi	r0, r0, r0, lsr sp
    637c:	40000d2c 	andmi	r0, r0, ip, lsr #26
    6380:	40001fe8 	andmi	r1, r0, r8, ror #31
    6384:	40001f9c 	mulmi	r0, ip, pc
    6388:	40001fc4 	andmi	r1, r0, r4, asr #31
    638c:	40001fe4 	andmi	r1, r0, r4, ror #31

00006390 <I2CStart>:

/*****************************************************************************
** Function name:		I2CStart
**
** Descriptions:		Create I2C start condition, a timeout
**				value is set if the I2C never gets started,
**				and timed out. It's a fatal error. 
**
** parameters:			None
** Returned value:		true or false, return false if timed out
** 
*****************************************************************************/
unsigned int I2CStart( void )
{
    6390:	e1a0c00d 	mov	ip, sp
    6394:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6398:	e24cb004 	sub	fp, ip, #4	; 0x4
    639c:	e24dd008 	sub	sp, sp, #8	; 0x8
    unsigned int timeout = 0;
    63a0:	e3a03000 	mov	r3, #0	; 0x0
    63a4:	e50b3014 	str	r3, [fp, #-20]
    unsigned int returnValue = FALSE;
    63a8:	e3a03000 	mov	r3, #0	; 0x0
    63ac:	e50b3010 	str	r3, [fp, #-16]
 
    /*--- Issue a start condition ---*/
    I20CONSET = I2CONSET_STA;	/* Set Start flag */
    63b0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    63b4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    63b8:	e3a02020 	mov	r2, #32	; 0x20
    63bc:	e5832000 	str	r2, [r3]
    
    /*--- Wait until START transmitted ---*/
    while( 1 )
    {
	if ( I2CMasterState == I2C_STARTED )
    63c0:	e59f3058 	ldr	r3, [pc, #88]	; 6420 <.text+0x6420>
    63c4:	e5933000 	ldr	r3, [r3]
    63c8:	e3530001 	cmp	r3, #1	; 0x1
    63cc:	1a000002 	bne	63dc <I2CStart+0x4c>
	{
	    returnValue = TRUE;
    63d0:	e3a03001 	mov	r3, #1	; 0x1
    63d4:	e50b3010 	str	r3, [fp, #-16]
	    break;	
    63d8:	ea00000b 	b	640c <I2CStart+0x7c>
	}
	if ( timeout >= MAX_TIMEOUT )
    63dc:	e51b2014 	ldr	r2, [fp, #-20]
    63e0:	e3a03401 	mov	r3, #16777216	; 0x1000000
    63e4:	e2433002 	sub	r3, r3, #2	; 0x2
    63e8:	e1520003 	cmp	r2, r3
    63ec:	9a000002 	bls	63fc <I2CStart+0x6c>
	{
	    returnValue = FALSE;
    63f0:	e3a03000 	mov	r3, #0	; 0x0
    63f4:	e50b3010 	str	r3, [fp, #-16]
	    break;
    63f8:	ea000003 	b	640c <I2CStart+0x7c>
	}
	timeout++;
    63fc:	e51b3014 	ldr	r3, [fp, #-20]
    6400:	e2833001 	add	r3, r3, #1	; 0x1
    6404:	e50b3014 	str	r3, [fp, #-20]
    }
    6408:	eaffffec 	b	63c0 <I2CStart+0x30>
    return( returnValue );
    640c:	e51b3010 	ldr	r3, [fp, #-16]
}
    6410:	e1a00003 	mov	r0, r3
    6414:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6418:	e89d6800 	ldmia	sp, {fp, sp, lr}
    641c:	e12fff1e 	bx	lr
    6420:	40000d20 	andmi	r0, r0, r0, lsr #26

00006424 <I2CStop>:

/*****************************************************************************
** Function name:		I2CStop
**
** Descriptions:		Set the I2C stop condition, if the routine
**				never exit, it's a fatal bus error.
**
** parameters:			None
** Returned value:		true or never return
** 
*****************************************************************************/
unsigned int I2CStop( void )
{
    6424:	e1a0c00d 	mov	ip, sp
    6428:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    642c:	e24cb004 	sub	fp, ip, #4	; 0x4
    I20CONSET = I2CONSET_STO;      /* Set Stop flag */ 
    6430:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6434:	e2833907 	add	r3, r3, #114688	; 0x1c000
    6438:	e3a02010 	mov	r2, #16	; 0x10
    643c:	e5832000 	str	r2, [r3]
    I20CONCLR = I2CONCLR_SIC;  /* Clear SI flag */ 
    6440:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6444:	e2833907 	add	r3, r3, #114688	; 0x1c000
    6448:	e2833018 	add	r3, r3, #24	; 0x18
    644c:	e3a02008 	mov	r2, #8	; 0x8
    6450:	e5832000 	str	r2, [r3]
            
    /*--- Wait for STOP detected ---*/
    while( I20CONSET & I2CONSET_STO );
    6454:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6458:	e2833907 	add	r3, r3, #114688	; 0x1c000
    645c:	e5933000 	ldr	r3, [r3]
    6460:	e2033010 	and	r3, r3, #16	; 0x10
    6464:	e3530000 	cmp	r3, #0	; 0x0
    6468:	1afffff9 	bne	6454 <I2CStop+0x30>
    return TRUE;
    646c:	e3a03001 	mov	r3, #1	; 0x1
}
    6470:	e1a00003 	mov	r0, r3
    6474:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6478:	e89d6800 	ldmia	sp, {fp, sp, lr}
    647c:	e12fff1e 	bx	lr

00006480 <I2CInit>:

/*****************************************************************************
** Function name:		I2CInit
**
** Descriptions:		Initialize I2C controller
**
** parameters:			I2c mode is either MASTER or SLAVE
** Returned value:		true or false, return false if the I2C
**				interrupt handler was not installed correctly
** 
*****************************************************************************/
void I2CInit( unsigned int I2cMode ) 
{
    6480:	e1a0c00d 	mov	ip, sp
    6484:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6488:	e24cb004 	sub	fp, ip, #4	; 0x4
    648c:	e24dd004 	sub	sp, sp, #4	; 0x4
    6490:	e50b0010 	str	r0, [fp, #-16]
    IODIR0|= 0x0C;	/* set port 0.2 and port 0.3 to output, high */
    6494:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    6498:	e282290a 	add	r2, r2, #163840	; 0x28000
    649c:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    64a0:	e283390a 	add	r3, r3, #163840	; 0x28000
    64a4:	e5933000 	ldr	r3, [r3]
    64a8:	e383300c 	orr	r3, r3, #12	; 0xc
    64ac:	e5823000 	str	r3, [r2]
    IOSET0 = 0x0C;
    64b0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    64b4:	e283390a 	add	r3, r3, #163840	; 0x28000
    64b8:	e3a0200c 	mov	r2, #12	; 0xc
    64bc:	e5832000 	str	r2, [r3]

    /*--- Clear flags ---*/
    I20CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC | I2CONCLR_I2ENC;    
    64c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    64c4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    64c8:	e2833018 	add	r3, r3, #24	; 0x18
    64cc:	e3a0206c 	mov	r2, #108	; 0x6c
    64d0:	e5832000 	str	r2, [r3]

    /*--- Reset registers ---*/
    I20SCLL   = I2SCLL_SCLL;
    64d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    64d8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    64dc:	e2833014 	add	r3, r3, #20	; 0x14
    64e0:	e3a02080 	mov	r2, #128	; 0x80
    64e4:	e5832000 	str	r2, [r3]
    I20SCLH   = I2SCLH_SCLH;
    64e8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    64ec:	e2833907 	add	r3, r3, #114688	; 0x1c000
    64f0:	e2833010 	add	r3, r3, #16	; 0x10
    64f4:	e3a02080 	mov	r2, #128	; 0x80
    64f8:	e5832000 	str	r2, [r3]
}
    64fc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6500:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6504:	e12fff1e 	bx	lr

00006508 <I2CEngine>:

/*****************************************************************************
** Function name:		I2CEngine
**
** Descriptions:		The routine to complete a I2C transaction
**				from start to stop. All the intermitten
**				steps are handled in the interrupt handler.
**				Before this routine is called, the read
**				length, write length, I2C master buffer,
**				and I2C command fields need to be filled.
**				see i2cmst.c for more details. 
**
** parameters:			None
** Returned value:		true or false, return false only if the
**				start condition can never be generated and
**				timed out. 
** 
*****************************************************************************/
unsigned int I2CEngine( void ) 
{
    6508:	e1a0c00d 	mov	ip, sp
    650c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6510:	e24cb004 	sub	fp, ip, #4	; 0x4
    6514:	e24dd004 	sub	sp, sp, #4	; 0x4
    I2CMasterState = I2C_IDLE;
    6518:	e59f206c 	ldr	r2, [pc, #108]	; 658c <.text+0x658c>
    651c:	e3a03000 	mov	r3, #0	; 0x0
    6520:	e5823000 	str	r3, [r2]
    RdIndex = 0;
    6524:	e59f2064 	ldr	r2, [pc, #100]	; 6590 <.text+0x6590>
    6528:	e3a03000 	mov	r3, #0	; 0x0
    652c:	e5823000 	str	r3, [r2]
    WrIndex = 0;
    6530:	e59f205c 	ldr	r2, [pc, #92]	; 6594 <.text+0x6594>
    6534:	e3a03000 	mov	r3, #0	; 0x0
    6538:	e5823000 	str	r3, [r2]
    if ( I2CStart() != TRUE )
    653c:	ebffff93 	bl	6390 <I2CStart>
    6540:	e1a03000 	mov	r3, r0
    6544:	e3530001 	cmp	r3, #1	; 0x1
    6548:	0a000003 	beq	655c <I2CEngine+0x54>
    {
		I2CStop();
    654c:	ebffffb4 	bl	6424 <I2CStop>
	return ( FALSE );
    6550:	e3a03000 	mov	r3, #0	; 0x0
    6554:	e50b3010 	str	r3, [fp, #-16]
    6558:	ea000006 	b	6578 <I2CEngine+0x70>
    }
    while ( 1 )
    {
	if ( I2CMasterState == DATA_NACK )
    655c:	e59f3028 	ldr	r3, [pc, #40]	; 658c <.text+0x658c>
    6560:	e5933000 	ldr	r3, [r3]
    6564:	e3530005 	cmp	r3, #5	; 0x5
    6568:	1afffffb 	bne	655c <I2CEngine+0x54>
	{
	    I2CStop();
    656c:	ebffffac 	bl	6424 <I2CStop>
	    break;
	}
    }    
    return ( TRUE );      
    6570:	e3a03001 	mov	r3, #1	; 0x1
    6574:	e50b3010 	str	r3, [fp, #-16]
    6578:	e51b3010 	ldr	r3, [fp, #-16]
}
    657c:	e1a00003 	mov	r0, r3
    6580:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6584:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6588:	e12fff1e 	bx	lr
    658c:	40000d20 	andmi	r0, r0, r0, lsr #26
    6590:	40000d2c 	andmi	r0, r0, ip, lsr #26
    6594:	40000d30 	andmi	r0, r0, r0, lsr sp

00006598 <DefaultVICHandler>:
** 
******************************************************************************/
// mthomas: inserted static to avoid gcc-warning
static void DefaultVICHandler (void) __irq 
{
    6598:	e1a0c00d 	mov	ip, sp
    659c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    65a0:	e24cb004 	sub	fp, ip, #4	; 0x4
    /* if the IRQ is not installed into the VIC, and interrupt occurs, the
    default interrupt VIC address will be used. This could happen in a race 
    condition. For debugging, use this endless loop to trace back. */
    /* For more details, see Philips appnote AN10414 */
    VICVectAddr = 0;		/* Acknowledge Interrupt */ 
    65a4:	e3a03000 	mov	r3, #0	; 0x0
    65a8:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    65ac:	e3a02000 	mov	r2, #0	; 0x0
    65b0:	e5832000 	str	r2, [r3]
    //while ( 1 );
}
    65b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    65b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    65bc:	e12fff1e 	bx	lr

000065c0 <init_VIC>:

/* Initialize the interrupt controller */
/******************************************************************************
** Function name:		init_VIC
**
** Descriptions:		Initialize VIC interrupt controller.
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void init_VIC(void) 
{
    65c0:	e1a0c00d 	mov	ip, sp
    65c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    65c8:	e24cb004 	sub	fp, ip, #4	; 0x4
    65cc:	e24dd00c 	sub	sp, sp, #12	; 0xc
    unsigned long i = 0;
    65d0:	e3a03000 	mov	r3, #0	; 0x0
    65d4:	e50b3018 	str	r3, [fp, #-24]
    unsigned long *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    65d8:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    65dc:	e243300b 	sub	r3, r3, #11	; 0xb
    65e0:	e3e02000 	mvn	r2, #0	; 0x0
    65e4:	e5832000 	str	r2, [r3]
    VICVectAddr = 0;
    65e8:	e3a03000 	mov	r3, #0	; 0x0
    65ec:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    65f0:	e3a02000 	mov	r2, #0	; 0x0
    65f4:	e5832000 	str	r2, [r3]
    VICIntSelect = 0;
    65f8:	e3e03eff 	mvn	r3, #4080	; 0xff0
    65fc:	e2433003 	sub	r3, r3, #3	; 0x3
    6600:	e3a02000 	mov	r2, #0	; 0x0
    6604:	e5832000 	str	r2, [r3]

    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    6608:	e3a03000 	mov	r3, #0	; 0x0
    660c:	e50b3018 	str	r3, [fp, #-24]
    6610:	ea000010 	b	6658 <init_VIC+0x98>
    {
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    6614:	e51b3018 	ldr	r3, [fp, #-24]
    6618:	e1a03103 	mov	r3, r3, lsl #2
    661c:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    6620:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    6624:	e51b3018 	ldr	r3, [fp, #-24]
    6628:	e1a03103 	mov	r3, r3, lsl #2
    662c:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    6630:	e50b3010 	str	r3, [fp, #-16]
	*vect_addr = 0;	
    6634:	e51b2014 	ldr	r2, [fp, #-20]
    6638:	e3a03000 	mov	r3, #0	; 0x0
    663c:	e5823000 	str	r3, [r2]
	*vect_cntl = 0;
    6640:	e51b2010 	ldr	r2, [fp, #-16]
    6644:	e3a03000 	mov	r3, #0	; 0x0
    6648:	e5823000 	str	r3, [r2]
    664c:	e51b3018 	ldr	r3, [fp, #-24]
    6650:	e2833001 	add	r3, r3, #1	; 0x1
    6654:	e50b3018 	str	r3, [fp, #-24]
    6658:	e51b3018 	ldr	r3, [fp, #-24]
    665c:	e353000f 	cmp	r3, #15	; 0xf
    6660:	9affffeb 	bls	6614 <init_VIC+0x54>
    }

    /* Install the default VIC handler here */
    VICDefVectAddr = (unsigned long)DefaultVICHandler;   
    6664:	e3e03d3f 	mvn	r3, #4032	; 0xfc0
    6668:	e243300b 	sub	r3, r3, #11	; 0xb
    666c:	e59f200c 	ldr	r2, [pc, #12]	; 6680 <.text+0x6680>
    6670:	e5832000 	str	r2, [r3]
    return;
}
    6674:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6678:	e89d6800 	ldmia	sp, {fp, sp, lr}
    667c:	e12fff1e 	bx	lr
    6680:	00006598 	muleq	r0, r8, r5

00006684 <install_irq>:

/******************************************************************************
** Function name:		install_irq
**
** Descriptions:		Install interrupt handler
**				The max VIC size is 16, but, there are 32 interrupt
**				request inputs. Not all of them can be installed into
**				VIC table at the same time.
**				The order of the interrupt request installation is
**				first come first serve.
** parameters:			Interrupt number and interrupt handler address
** Returned value:		true or false, when the table is full, return false
** 
******************************************************************************/
unsigned long install_irq( unsigned long IntNumber, void *HandlerAddr )
{
    6684:	e1a0c00d 	mov	ip, sp
    6688:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    668c:	e24cb004 	sub	fp, ip, #4	; 0x4
    6690:	e24dd018 	sub	sp, sp, #24	; 0x18
    6694:	e50b001c 	str	r0, [fp, #-28]
    6698:	e50b1020 	str	r1, [fp, #-32]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    669c:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    66a0:	e242200b 	sub	r2, r2, #11	; 0xb
    66a4:	e51b101c 	ldr	r1, [fp, #-28]
    66a8:	e3a03001 	mov	r3, #1	; 0x1
    66ac:	e1a03113 	mov	r3, r3, lsl r1
    66b0:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    66b4:	e3a03000 	mov	r3, #0	; 0x0
    66b8:	e50b3018 	str	r3, [fp, #-24]
    66bc:	ea000017 	b	6720 <install_irq+0x9c>
    {
	/* find first un-assigned VIC address for the handler */

	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    66c0:	e51b3018 	ldr	r3, [fp, #-24]
    66c4:	e1a03103 	mov	r3, r3, lsl #2
    66c8:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    66cc:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    66d0:	e51b3018 	ldr	r3, [fp, #-24]
    66d4:	e1a03103 	mov	r3, r3, lsl #2
    66d8:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    66dc:	e50b3010 	str	r3, [fp, #-16]
	if ( *vect_addr == (unsigned long)NULL )
    66e0:	e51b3014 	ldr	r3, [fp, #-20]
    66e4:	e5933000 	ldr	r3, [r3]
    66e8:	e3530000 	cmp	r3, #0	; 0x0
    66ec:	1a000008 	bne	6714 <install_irq+0x90>
	{
	    *vect_addr = (unsigned long)HandlerAddr;	/* set interrupt vector */
    66f0:	e51b3020 	ldr	r3, [fp, #-32]
    66f4:	e1a02003 	mov	r2, r3
    66f8:	e51b3014 	ldr	r3, [fp, #-20]
    66fc:	e5832000 	str	r2, [r3]
	    *vect_cntl = (unsigned long)(IRQ_SLOT_EN | IntNumber);
    6700:	e51b301c 	ldr	r3, [fp, #-28]
    6704:	e3832020 	orr	r2, r3, #32	; 0x20
    6708:	e51b3010 	ldr	r3, [fp, #-16]
    670c:	e5832000 	str	r2, [r3]
	    break;
    6710:	ea000005 	b	672c <install_irq+0xa8>
    6714:	e51b3018 	ldr	r3, [fp, #-24]
    6718:	e2833001 	add	r3, r3, #1	; 0x1
    671c:	e50b3018 	str	r3, [fp, #-24]
    6720:	e51b3018 	ldr	r3, [fp, #-24]
    6724:	e353000f 	cmp	r3, #15	; 0xf
    6728:	9affffe4 	bls	66c0 <install_irq+0x3c>
	}
    }
    if ( i == VIC_SIZE )
    672c:	e51b3018 	ldr	r3, [fp, #-24]
    6730:	e3530010 	cmp	r3, #16	; 0x10
    6734:	1a000002 	bne	6744 <install_irq+0xc0>
    {
	return( FALSE );		/* fatal error, can't find empty vector slot */
    6738:	e3a03000 	mov	r3, #0	; 0x0
    673c:	e50b3024 	str	r3, [fp, #-36]
    6740:	ea000007 	b	6764 <install_irq+0xe0>
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    6744:	e3a02000 	mov	r2, #0	; 0x0
    6748:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    674c:	e51b101c 	ldr	r1, [fp, #-28]
    6750:	e3a03001 	mov	r3, #1	; 0x1
    6754:	e1a03113 	mov	r3, r3, lsl r1
    6758:	e5823000 	str	r3, [r2]
    return( TRUE );
    675c:	e3a03001 	mov	r3, #1	; 0x1
    6760:	e50b3024 	str	r3, [fp, #-36]
    6764:	e51b3024 	ldr	r3, [fp, #-36]
}
    6768:	e1a00003 	mov	r0, r3
    676c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6770:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6774:	e12fff1e 	bx	lr

00006778 <uninstall_irq>:

/******************************************************************************
** Function name:		uninstall_irq
**
** Descriptions:		Uninstall interrupt handler
**				Find the interrupt handler installed in the VIC
**				based on the interrupt number, set the location
**				back to NULL to uninstall it.
** parameters:			Interrupt number
** Returned value:		true or false, when the interrupt number is not found, 
**				return false
** 
******************************************************************************/
unsigned long uninstall_irq( unsigned long IntNumber )
{
    6778:	e1a0c00d 	mov	ip, sp
    677c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6780:	e24cb004 	sub	fp, ip, #4	; 0x4
    6784:	e24dd014 	sub	sp, sp, #20	; 0x14
    6788:	e50b001c 	str	r0, [fp, #-28]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    678c:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    6790:	e242200b 	sub	r2, r2, #11	; 0xb
    6794:	e51b101c 	ldr	r1, [fp, #-28]
    6798:	e3a03001 	mov	r3, #1	; 0x1
    679c:	e1a03113 	mov	r3, r3, lsl r1
    67a0:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    67a4:	e3a03000 	mov	r3, #0	; 0x0
    67a8:	e50b3018 	str	r3, [fp, #-24]
    67ac:	ea000019 	b	6818 <uninstall_irq+0xa0>
    {
	/* find first un-assigned VIC address for the handler */
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    67b0:	e51b3018 	ldr	r3, [fp, #-24]
    67b4:	e1a03103 	mov	r3, r3, lsl #2
    67b8:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    67bc:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    67c0:	e51b3018 	ldr	r3, [fp, #-24]
    67c4:	e1a03103 	mov	r3, r3, lsl #2
    67c8:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    67cc:	e50b3010 	str	r3, [fp, #-16]
	if ( (*vect_cntl & ~IRQ_SLOT_EN ) == IntNumber )
    67d0:	e51b3010 	ldr	r3, [fp, #-16]
    67d4:	e5933000 	ldr	r3, [r3]
    67d8:	e3c32020 	bic	r2, r3, #32	; 0x20
    67dc:	e51b301c 	ldr	r3, [fp, #-28]
    67e0:	e1520003 	cmp	r2, r3
    67e4:	1a000008 	bne	680c <uninstall_irq+0x94>
	{
	    *vect_addr = (unsigned long)NULL;	/* clear the VIC entry in the VIC table */
    67e8:	e51b2014 	ldr	r2, [fp, #-20]
    67ec:	e3a03000 	mov	r3, #0	; 0x0
    67f0:	e5823000 	str	r3, [r2]
	    *vect_cntl &= ~IRQ_SLOT_EN;	/* disable SLOT_EN bit */	
    67f4:	e51b3010 	ldr	r3, [fp, #-16]
    67f8:	e5933000 	ldr	r3, [r3]
    67fc:	e3c32020 	bic	r2, r3, #32	; 0x20
    6800:	e51b3010 	ldr	r3, [fp, #-16]
    6804:	e5832000 	str	r2, [r3]
	    break;
    6808:	ea000005 	b	6824 <uninstall_irq+0xac>
    680c:	e51b3018 	ldr	r3, [fp, #-24]
    6810:	e2833001 	add	r3, r3, #1	; 0x1
    6814:	e50b3018 	str	r3, [fp, #-24]
    6818:	e51b3018 	ldr	r3, [fp, #-24]
    681c:	e353000f 	cmp	r3, #15	; 0xf
    6820:	9affffe2 	bls	67b0 <uninstall_irq+0x38>
	}
    }
    if ( i == VIC_SIZE )
    6824:	e51b3018 	ldr	r3, [fp, #-24]
    6828:	e3530010 	cmp	r3, #16	; 0x10
    682c:	1a000002 	bne	683c <uninstall_irq+0xc4>
    {
	return( FALSE );		/* fatal error, can't find interrupt number 
    6830:	e3a03000 	mov	r3, #0	; 0x0
    6834:	e50b3020 	str	r3, [fp, #-32]
    6838:	ea000007 	b	685c <uninstall_irq+0xe4>
					in vector slot */
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    683c:	e3a02000 	mov	r2, #0	; 0x0
    6840:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    6844:	e51b101c 	ldr	r1, [fp, #-28]
    6848:	e3a03001 	mov	r3, #1	; 0x1
    684c:	e1a03113 	mov	r3, r3, lsl r1
    6850:	e5823000 	str	r3, [r2]
    return( TRUE );
    6854:	e3a03001 	mov	r3, #1	; 0x1
    6858:	e50b3020 	str	r3, [fp, #-32]
    685c:	e51b3020 	ldr	r3, [fp, #-32]
}
    6860:	e1a00003 	mov	r0, r3
    6864:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6868:	e89d6800 	ldmia	sp, {fp, sp, lr}
    686c:	e12fff1e 	bx	lr

00006870 <ADCInit>:
** Returned value:		true or false
** 
*****************************************************************************/
unsigned int ADCInit( unsigned int ADC_Clk )
{
    6870:	e1a0c00d 	mov	ip, sp
    6874:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    6878:	e24cb004 	sub	fp, ip, #4	; 0x4
    687c:	e24dd004 	sub	sp, sp, #4	; 0x4
    6880:	e50b0014 	str	r0, [fp, #-20]
      AD0CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
    6884:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    6888:	e284490d 	add	r4, r4, #212992	; 0x34000
    688c:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    6890:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    6894:	e51b1014 	ldr	r1, [fp, #-20]
    6898:	eb002312 	bl	f4e8 <____udivsi3_from_arm>
    689c:	e1a03000 	mov	r3, r0
    68a0:	e2433001 	sub	r3, r3, #1	; 0x1
    68a4:	e1a03403 	mov	r3, r3, lsl #8
    68a8:	e3833602 	orr	r3, r3, #2097152	; 0x200000
    68ac:	e3833001 	orr	r3, r3, #1	; 0x1
    68b0:	e5843000 	str	r3, [r4]
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1 
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits 
	( 1 << 21 ) |  		// PDN = 1, normal operation 
	( 0 << 22 ) |  		// TEST1:0 = 00 
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D 
				conversion) */
    AD1CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 0 to 7 on ADC1
    68b4:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    68b8:	e2844806 	add	r4, r4, #393216	; 0x60000
    68bc:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    68c0:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    68c4:	e51b1014 	ldr	r1, [fp, #-20]
    68c8:	eb002306 	bl	f4e8 <____udivsi3_from_arm>
    68cc:	e1a03000 	mov	r3, r0
    68d0:	e2433001 	sub	r3, r3, #1	; 0x1
    68d4:	e1a03403 	mov	r3, r3, lsl #8
    68d8:	e3833602 	orr	r3, r3, #2097152	; 0x200000
    68dc:	e3833001 	orr	r3, r3, #1	; 0x1
    68e0:	e5843000 	str	r3, [r4]
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1 
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled 
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits 
	( 1 << 21 ) |  		// PDN = 1, normal operation 
	( 0 << 22 ) |  		// TEST1:0 = 00 
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D 
				conversion) */

    /* If POLLING, no need to do the following */
#if ADC_INTERRUPT_FLAG
    AD0INTEN = 0x11E;		// Enable all interrupts 
    AD1INTEN = 0x1FF;

    if ( install_irq( ADC0_INT, (void *)ADC0Handler ) == FALSE )
    {
	return (FALSE);
    }
    if ( install_irq( ADC1_INT, (void *)ADC1Handler ) == FALSE )
    {
	return (FALSE);
    }
#endif

    return (TRUE);
    68e4:	e3a03001 	mov	r3, #1	; 0x1
}
    68e8:	e1a00003 	mov	r0, r3
    68ec:	e24bd010 	sub	sp, fp, #16	; 0x10
    68f0:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    68f4:	e12fff1e 	bx	lr

000068f8 <ADC0Read>:

/*****************************************************************************
** Function name:		ADC0Read
**
** Descriptions:		Read ADC0 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
** 
*****************************************************************************/
unsigned int ADC0Read( unsigned char channelNum )
{
    68f8:	e1a0c00d 	mov	ip, sp
    68fc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6900:	e24cb004 	sub	fp, ip, #4	; 0x4
    6904:	e24dd014 	sub	sp, sp, #20	; 0x14
    6908:	e1a03000 	mov	r3, r0
    690c:	e54b301c 	strb	r3, [fp, #-28]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal, ADC_Data;
    volatile unsigned int timeout=0;
    6910:	e3a03000 	mov	r3, #0	; 0x0
    6914:	e50b3018 	str	r3, [fp, #-24]
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    6918:	e55b301c 	ldrb	r3, [fp, #-28]
    691c:	e3530007 	cmp	r3, #7	; 0x7
    6920:	9a000001 	bls	692c <ADC0Read+0x34>
    {
	channelNum = 0;		/* reset channel number to 0 */
    6924:	e3a03000 	mov	r3, #0	; 0x0
    6928:	e54b301c 	strb	r3, [fp, #-28]
    }
    AD0CR &= 0xFFFFFF00;
    692c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6930:	e282290d 	add	r2, r2, #212992	; 0x34000
    6934:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6938:	e283390d 	add	r3, r3, #212992	; 0x34000
    693c:	e5933000 	ldr	r3, [r3]
    6940:	e3c330ff 	bic	r3, r3, #255	; 0xff
    6944:	e5823000 	str	r3, [r2]
    AD0CR |= (1 << 24) | (1 << channelNum);	
    6948:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    694c:	e281190d 	add	r1, r1, #212992	; 0x34000
    6950:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6954:	e283390d 	add	r3, r3, #212992	; 0x34000
    6958:	e5930000 	ldr	r0, [r3]
    695c:	e55b201c 	ldrb	r2, [fp, #-28]
    6960:	e3a03001 	mov	r3, #1	; 0x1
    6964:	e1a03213 	mov	r3, r3, lsl r2
    6968:	e1803003 	orr	r3, r0, r3
    696c:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    6970:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( timeout++<5000 )			/* wait until end of A/D convert */
    6974:	ea000009 	b	69a0 <ADC0Read+0xa8>
    {
	regVal = *(volatile unsigned long *)(AD0_BASE_ADDR 
    6978:	e55b301c 	ldrb	r3, [fp, #-28]
    697c:	e1a03103 	mov	r3, r3, lsl #2
    6980:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    6984:	e283390d 	add	r3, r3, #212992	; 0x34000
    6988:	e2833010 	add	r3, r3, #16	; 0x10
    698c:	e5933000 	ldr	r3, [r3]
    6990:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    6994:	e51b3014 	ldr	r3, [fp, #-20]
    6998:	e3530000 	cmp	r3, #0	; 0x0
    699c:	ba00000a 	blt	69cc <ADC0Read+0xd4>
    69a0:	e51b1018 	ldr	r1, [fp, #-24]
    69a4:	e3a03d4e 	mov	r3, #4992	; 0x1380
    69a8:	e2833007 	add	r3, r3, #7	; 0x7
    69ac:	e1510003 	cmp	r1, r3
    69b0:	83a03000 	movhi	r3, #0	; 0x0
    69b4:	93a03001 	movls	r3, #1	; 0x1
    69b8:	e20320ff 	and	r2, r3, #255	; 0xff
    69bc:	e2813001 	add	r3, r1, #1	; 0x1
    69c0:	e50b3018 	str	r3, [fp, #-24]
    69c4:	e3520000 	cmp	r2, #0	; 0x0
    69c8:	1affffea 	bne	6978 <ADC0Read+0x80>
	{
	    break;
	}
    }	
        
    AD0CR &= 0xF8FFFFFF;	/* stop ADC now */    
    69cc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    69d0:	e282290d 	add	r2, r2, #212992	; 0x34000
    69d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    69d8:	e283390d 	add	r3, r3, #212992	; 0x34000
    69dc:	e5933000 	ldr	r3, [r3]
    69e0:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    69e4:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    69e8:	e51b3014 	ldr	r3, [fp, #-20]
    69ec:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    69f0:	e3530000 	cmp	r3, #0	; 0x0
    69f4:	0a000002 	beq	6a04 <ADC0Read+0x10c>
				otherwise, return zero */
    {
	return ( 0 );
    69f8:	e3a03000 	mov	r3, #0	; 0x0
    69fc:	e50b3020 	str	r3, [fp, #-32]
    6a00:	ea000006 	b	6a20 <ADC0Read+0x128>
    }
    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    6a04:	e51b3014 	ldr	r3, [fp, #-20]
    6a08:	e1a03323 	mov	r3, r3, lsr #6
    6a0c:	e1a03b03 	mov	r3, r3, lsl #22
    6a10:	e1a03b23 	mov	r3, r3, lsr #22
    6a14:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    6a18:	e51b3010 	ldr	r3, [fp, #-16]
    6a1c:	e50b3020 	str	r3, [fp, #-32]
    6a20:	e51b3020 	ldr	r3, [fp, #-32]
#else
    return ( channelNum );	/* if it's interrupt driven, the 
				ADC reading is done inside the handler.
				so, return channel number */
#endif
}
    6a24:	e1a00003 	mov	r0, r3
    6a28:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6a2c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6a30:	e12fff1e 	bx	lr

00006a34 <ADC1Read>:

/*****************************************************************************
** Function name:		ADC1Read
**
** Descriptions:		Read ADC1 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
** 
*****************************************************************************/
unsigned int ADC1Read( unsigned char channelNum )
{
    6a34:	e1a0c00d 	mov	ip, sp
    6a38:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6a3c:	e24cb004 	sub	fp, ip, #4	; 0x4
    6a40:	e24dd010 	sub	sp, sp, #16	; 0x10
    6a44:	e1a03000 	mov	r3, r0
    6a48:	e54b3018 	strb	r3, [fp, #-24]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal;
	unsigned int ADC_Data;
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    6a4c:	e55b3018 	ldrb	r3, [fp, #-24]
    6a50:	e3530007 	cmp	r3, #7	; 0x7
    6a54:	9a000001 	bls	6a60 <ADC1Read+0x2c>
    {
	channelNum = 0;		/* reset channel number to 0 */
    6a58:	e3a03000 	mov	r3, #0	; 0x0
    6a5c:	e54b3018 	strb	r3, [fp, #-24]
    }
    AD1CR &= 0xFFFFFF00;
    6a60:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6a64:	e2822806 	add	r2, r2, #393216	; 0x60000
    6a68:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6a6c:	e2833806 	add	r3, r3, #393216	; 0x60000
    6a70:	e5933000 	ldr	r3, [r3]
    6a74:	e3c330ff 	bic	r3, r3, #255	; 0xff
    6a78:	e5823000 	str	r3, [r2]
    AD1CR |= (1 << 24) | (1 << channelNum);	
    6a7c:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    6a80:	e2811806 	add	r1, r1, #393216	; 0x60000
    6a84:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6a88:	e2833806 	add	r3, r3, #393216	; 0x60000
    6a8c:	e5930000 	ldr	r0, [r3]
    6a90:	e55b2018 	ldrb	r2, [fp, #-24]
    6a94:	e3a03001 	mov	r3, #1	; 0x1
    6a98:	e1a03213 	mov	r3, r3, lsl r2
    6a9c:	e1803003 	orr	r3, r0, r3
    6aa0:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    6aa4:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
	regVal = *(volatile unsigned long *)(AD1_BASE_ADDR 
    6aa8:	e55b3018 	ldrb	r3, [fp, #-24]
    6aac:	e1a03103 	mov	r3, r3, lsl #2
    6ab0:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    6ab4:	e2833806 	add	r3, r3, #393216	; 0x60000
    6ab8:	e2833010 	add	r3, r3, #16	; 0x10
    6abc:	e5933000 	ldr	r3, [r3]
    6ac0:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    6ac4:	e51b3014 	ldr	r3, [fp, #-20]
    6ac8:	e3530000 	cmp	r3, #0	; 0x0
    6acc:	ba000000 	blt	6ad4 <ADC1Read+0xa0>
	{
	    break;
	}
    }	
    6ad0:	eafffff4 	b	6aa8 <ADC1Read+0x74>
        
    AD1CR &= 0xF8FFFFFF;	/* stop ADC now */
    6ad4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6ad8:	e2822806 	add	r2, r2, #393216	; 0x60000
    6adc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6ae0:	e2833806 	add	r3, r3, #393216	; 0x60000
    6ae4:	e5933000 	ldr	r3, [r3]
    6ae8:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    6aec:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    6af0:	e51b3014 	ldr	r3, [fp, #-20]
    6af4:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    6af8:	e3530000 	cmp	r3, #0	; 0x0
    6afc:	0a000002 	beq	6b0c <ADC1Read+0xd8>
				otherwise, return zero */
    {
	return ( 0 );
    6b00:	e3a03000 	mov	r3, #0	; 0x0
    6b04:	e50b301c 	str	r3, [fp, #-28]
    6b08:	ea000006 	b	6b28 <ADC1Read+0xf4>
    }
    
    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    6b0c:	e51b3014 	ldr	r3, [fp, #-20]
    6b10:	e1a03323 	mov	r3, r3, lsr #6
    6b14:	e1a03b03 	mov	r3, r3, lsl #22
    6b18:	e1a03b23 	mov	r3, r3, lsr #22
    6b1c:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    6b20:	e51b3010 	ldr	r3, [fp, #-16]
    6b24:	e50b301c 	str	r3, [fp, #-28]
    6b28:	e51b301c 	ldr	r3, [fp, #-28]
#else
    return ( channelNum );
#endif
}
    6b2c:	e1a00003 	mov	r0, r3
    6b30:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6b34:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6b38:	e12fff1e 	bx	lr

00006b3c <SSPHandler>:

inline void SSPReceive(unsigned char);

void SSPHandler (void) __irq
{
    6b3c:	e1a0c00d 	mov	ip, sp
    6b40:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6b44:	e24cb004 	sub	fp, ip, #4	; 0x4
    6b48:	e24dd008 	sub	sp, sp, #8	; 0x8
    int regValue;
    unsigned short input_data;
//    unsigned char timeout=0;

    IENABLE;				/* handles nested interrupt */

    regValue = SSPMIS;
    6b4c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6b50:	e283391a 	add	r3, r3, #425984	; 0x68000
    6b54:	e283301c 	add	r3, r3, #28	; 0x1c
    6b58:	e5933000 	ldr	r3, [r3]
    6b5c:	e50b3014 	str	r3, [fp, #-20]
    if ( regValue & SSPMIS_RORMIS )	/* Receive overrun interrupt */
    6b60:	e51b3014 	ldr	r3, [fp, #-20]
    6b64:	e2033001 	and	r3, r3, #1	; 0x1
    6b68:	e20330ff 	and	r3, r3, #255	; 0xff
    6b6c:	e3530000 	cmp	r3, #0	; 0x0
    6b70:	0a000004 	beq	6b88 <SSPHandler+0x4c>
    {
		SSPICR = SSPICR_RORIC;		/* clear interrupt */
    6b74:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6b78:	e283391a 	add	r3, r3, #425984	; 0x68000
    6b7c:	e2833020 	add	r3, r3, #32	; 0x20
    6b80:	e3a02001 	mov	r2, #1	; 0x1
    6b84:	e5832000 	str	r2, [r3]
    }
    if ( regValue & SSPMIS_RTMIS )	/* Receive timeout interrupt */
    6b88:	e51b3014 	ldr	r3, [fp, #-20]
    6b8c:	e2033002 	and	r3, r3, #2	; 0x2
    6b90:	e3530000 	cmp	r3, #0	; 0x0
    6b94:	0a000004 	beq	6bac <SSPHandler+0x70>
    {
		SSPICR = SSPICR_RTIC;		/* clear interrupt */
    6b98:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6b9c:	e283391a 	add	r3, r3, #425984	; 0x68000
    6ba0:	e2833020 	add	r3, r3, #32	; 0x20
    6ba4:	e3a02002 	mov	r2, #2	; 0x2
    6ba8:	e5832000 	str	r2, [r3]
    }

    if ( regValue & SSPMIS_RXMIS )	/* Rx at least half full */
    6bac:	e51b3014 	ldr	r3, [fp, #-20]
    6bb0:	e2033004 	and	r3, r3, #4	; 0x4
    6bb4:	e3530000 	cmp	r3, #0	; 0x0
    6bb8:	0a000016 	beq	6c18 <SSPHandler+0xdc>
    {
    			/* receive until it's empty */
	while ( SSPSR & SSPSR_RNE )
    6bbc:	ea00000f 	b	6c00 <SSPHandler+0xc4>
	{
		input_data=SSPDR;
    6bc0:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    6bc4:	e283391a 	add	r3, r3, #425984	; 0x68000
    6bc8:	e5933000 	ldr	r3, [r3]
    6bcc:	e14b30be 	strh	r3, [fp, #-14]
	    //SSPReceive(input_data&0xFF);
	    //SSPReceive(input_data>>8);

		SSP_rx_handler_HL(input_data&0xFF);
    6bd0:	e15b30be 	ldrh	r3, [fp, #-14]
    6bd4:	e20330ff 	and	r3, r3, #255	; 0xff
    6bd8:	e20330ff 	and	r3, r3, #255	; 0xff
    6bdc:	e1a00003 	mov	r0, r3
    6be0:	ebffe7bf 	bl	ae4 <SSP_rx_handler_HL>
		SSP_rx_handler_HL(input_data>>8);
    6be4:	e15b30be 	ldrh	r3, [fp, #-14]
    6be8:	e1a03423 	mov	r3, r3, lsr #8
    6bec:	e1a03803 	mov	r3, r3, lsl #16
    6bf0:	e1a03823 	mov	r3, r3, lsr #16
    6bf4:	e20330ff 	and	r3, r3, #255	; 0xff
    6bf8:	e1a00003 	mov	r0, r3
    6bfc:	ebffe7b8 	bl	ae4 <SSP_rx_handler_HL>
    6c00:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    6c04:	e283391a 	add	r3, r3, #425984	; 0x68000
    6c08:	e5933000 	ldr	r3, [r3]
    6c0c:	e2033004 	and	r3, r3, #4	; 0x4
    6c10:	e3530000 	cmp	r3, #0	; 0x0
    6c14:	1affffe9 	bne	6bc0 <SSPHandler+0x84>

		//SSP_trans_cnt+=2;
	    /* Wait until the Busy bit is cleared */
	//    while ( (!(SSPSR & SSPSR_BSY) )&&(timeout++<50) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    if ( regValue & SSPMIS_TXMIS )	/* Tx at least half empty */
    6c18:	e51b3014 	ldr	r3, [fp, #-20]
    6c1c:	e2033008 	and	r3, r3, #8	; 0x8
    6c20:	e3530000 	cmp	r3, #0	; 0x0
    6c24:	0a00002f 	beq	6ce8 <SSPHandler+0x1ac>
    {
	/* transmit until it's full */
	while ( (SSPSR & SSPSR_TNF) )
    6c28:	ea000028 	b	6cd0 <SSPHandler+0x194>
	{
	    if(CurrentTxIndex<SPIWR_num_bytes)
    6c2c:	e59f30d0 	ldr	r3, [pc, #208]	; 6d04 <.text+0x6d04>
    6c30:	e5933000 	ldr	r3, [r3]
    6c34:	e1a02003 	mov	r2, r3
    6c38:	e59f30c8 	ldr	r3, [pc, #200]	; 6d08 <.text+0x6d08>
    6c3c:	e5933000 	ldr	r3, [r3]
    6c40:	e1520003 	cmp	r2, r3
    6c44:	2a000014 	bcs	6c9c <SSPHandler+0x160>
	    {
	    	SSPDR = SPIWRData[CurrentTxIndex]|(SPIWRData[CurrentTxIndex+1]<<8);
    6c48:	e3a0128e 	mov	r1, #-536870904	; 0xe0000008
    6c4c:	e281191a 	add	r1, r1, #425984	; 0x68000
    6c50:	e59f30ac 	ldr	r3, [pc, #172]	; 6d04 <.text+0x6d04>
    6c54:	e5932000 	ldr	r2, [r3]
    6c58:	e59f30ac 	ldr	r3, [pc, #172]	; 6d0c <.text+0x6d0c>
    6c5c:	e7d33002 	ldrb	r3, [r3, r2]
    6c60:	e1a00003 	mov	r0, r3
    6c64:	e59f3098 	ldr	r3, [pc, #152]	; 6d04 <.text+0x6d04>
    6c68:	e5933000 	ldr	r3, [r3]
    6c6c:	e2832001 	add	r2, r3, #1	; 0x1
    6c70:	e59f3094 	ldr	r3, [pc, #148]	; 6d0c <.text+0x6d0c>
    6c74:	e7d33002 	ldrb	r3, [r3, r2]
    6c78:	e1a03403 	mov	r3, r3, lsl #8
    6c7c:	e1803003 	orr	r3, r0, r3
    6c80:	e5813000 	str	r3, [r1]
	    	CurrentTxIndex+=2;
    6c84:	e59f3078 	ldr	r3, [pc, #120]	; 6d04 <.text+0x6d04>
    6c88:	e5933000 	ldr	r3, [r3]
    6c8c:	e2832002 	add	r2, r3, #2	; 0x2
    6c90:	e59f306c 	ldr	r3, [pc, #108]	; 6d04 <.text+0x6d04>
    6c94:	e5832000 	str	r2, [r3]
    6c98:	ea00000c 	b	6cd0 <SSPHandler+0x194>
	    }
	    else
	    {
	    	CurrentTxIndex=0;
    6c9c:	e59f2060 	ldr	r2, [pc, #96]	; 6d04 <.text+0x6d04>
    6ca0:	e3a03000 	mov	r3, #0	; 0x0
    6ca4:	e5823000 	str	r3, [r2]
	    	SPIWR_num_bytes=0;
    6ca8:	e59f2058 	ldr	r2, [pc, #88]	; 6d08 <.text+0x6d08>
    6cac:	e3a03000 	mov	r3, #0	; 0x0
    6cb0:	e5823000 	str	r3, [r2]
	    	data_sent_to_LL=1;
    6cb4:	e59f2054 	ldr	r2, [pc, #84]	; 6d10 <.text+0x6d10>
    6cb8:	e3a03001 	mov	r3, #1	; 0x1
    6cbc:	e5c23000 	strb	r3, [r2]
			SSPDR=0;
    6cc0:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    6cc4:	e283391a 	add	r3, r3, #425984	; 0x68000
    6cc8:	e3a02000 	mov	r2, #0	; 0x0
    6ccc:	e5832000 	str	r2, [r3]
    6cd0:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    6cd4:	e283391a 	add	r3, r3, #425984	; 0x68000
    6cd8:	e5933000 	ldr	r3, [r3]
    6cdc:	e2033002 	and	r3, r3, #2	; 0x2
    6ce0:	e3530000 	cmp	r3, #0	; 0x0
    6ce4:	1affffd0 	bne	6c2c <SSPHandler+0xf0>
	    }

	    /* Wait until the Busy bit is cleared */
	//    while ( !(SSPSR & SSPSR_BSY) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    6ce8:	e3a03000 	mov	r3, #0	; 0x0
    6cec:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    6cf0:	e3a02000 	mov	r2, #0	; 0x0
    6cf4:	e5832000 	str	r2, [r3]
}
    6cf8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6cfc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6d00:	e12fff1e 	bx	lr
    6d04:	40002034 	andmi	r2, r0, r4, lsr r0
    6d08:	40002030 	andmi	r2, r0, r0, lsr r0
    6d0c:	40002038 	andmi	r2, r0, r8, lsr r0
    6d10:	4000000b 	andmi	r0, r0, fp

00006d14 <LL_write_init>:

void LL_write_init(void)
{
    6d14:	e1a0c00d 	mov	ip, sp
    6d18:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6d1c:	e24cb004 	sub	fp, ip, #4	; 0x4
		SPIWRData[0]='>';
    6d20:	e59f2028 	ldr	r2, [pc, #40]	; 6d50 <.text+0x6d50>
    6d24:	e3a0303e 	mov	r3, #62	; 0x3e
    6d28:	e5c23000 	strb	r3, [r2]
		SPIWRData[1]='*';
    6d2c:	e59f201c 	ldr	r2, [pc, #28]	; 6d50 <.text+0x6d50>
    6d30:	e3a0302a 	mov	r3, #42	; 0x2a
    6d34:	e5c23001 	strb	r3, [r2, #1]
		SPIWRData[2]='>';
    6d38:	e59f2010 	ldr	r2, [pc, #16]	; 6d50 <.text+0x6d50>
    6d3c:	e3a0303e 	mov	r3, #62	; 0x3e
    6d40:	e5c23002 	strb	r3, [r2, #2]
}
    6d44:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6d48:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6d4c:	e12fff1e 	bx	lr
    6d50:	40002038 	andmi	r2, r0, r8, lsr r0

00006d54 <LL_write>:

int LL_write(unsigned char *data, unsigned short cnt, unsigned char PD )	//write data to high-level processor
{
    6d54:	e1a0c00d 	mov	ip, sp
    6d58:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6d5c:	e24cb004 	sub	fp, ip, #4	; 0x4
    6d60:	e24dd014 	sub	sp, sp, #20	; 0x14
    6d64:	e50b0014 	str	r0, [fp, #-20]
    6d68:	e1a03001 	mov	r3, r1
    6d6c:	e14b31b8 	strh	r3, [fp, #-24]
    6d70:	e1a03002 	mov	r3, r2
    6d74:	e54b301c 	strb	r3, [fp, #-28]
	unsigned int i;

	if(data_sent_to_LL)
    6d78:	e59f31d0 	ldr	r3, [pc, #464]	; 6f50 <.text+0x6f50>
    6d7c:	e5d33000 	ldrb	r3, [r3]
    6d80:	e3530000 	cmp	r3, #0	; 0x0
    6d84:	0a00001f 	beq	6e08 <LL_write+0xb4>
	{
		SPIWRData[3]=PD;
    6d88:	e59f31c4 	ldr	r3, [pc, #452]	; 6f54 <.text+0x6f54>
    6d8c:	e55b201c 	ldrb	r2, [fp, #-28]
    6d90:	e5c32003 	strb	r2, [r3, #3]
		for(i=0; i<cnt; i++)
    6d94:	e3a03000 	mov	r3, #0	; 0x0
    6d98:	e50b3010 	str	r3, [fp, #-16]
    6d9c:	ea00000a 	b	6dcc <LL_write+0x78>
		{
			SPIWRData[i+4]=data[i];
    6da0:	e51b3010 	ldr	r3, [fp, #-16]
    6da4:	e2831004 	add	r1, r3, #4	; 0x4
    6da8:	e51b2010 	ldr	r2, [fp, #-16]
    6dac:	e51b3014 	ldr	r3, [fp, #-20]
    6db0:	e0823003 	add	r3, r2, r3
    6db4:	e5d33000 	ldrb	r3, [r3]
    6db8:	e59f2194 	ldr	r2, [pc, #404]	; 6f54 <.text+0x6f54>
    6dbc:	e7c23001 	strb	r3, [r2, r1]
    6dc0:	e51b3010 	ldr	r3, [fp, #-16]
    6dc4:	e2833001 	add	r3, r3, #1	; 0x1
    6dc8:	e50b3010 	str	r3, [fp, #-16]
    6dcc:	e15b21b8 	ldrh	r2, [fp, #-24]
    6dd0:	e51b3010 	ldr	r3, [fp, #-16]
    6dd4:	e1520003 	cmp	r2, r3
    6dd8:	8afffff0 	bhi	6da0 <LL_write+0x4c>
		}
		SPIWRData[cnt+4]=0;
    6ddc:	e15b31b8 	ldrh	r3, [fp, #-24]
    6de0:	e2831004 	add	r1, r3, #4	; 0x4
    6de4:	e59f2168 	ldr	r2, [pc, #360]	; 6f54 <.text+0x6f54>
    6de8:	e3a03000 	mov	r3, #0	; 0x0
    6dec:	e7c23001 	strb	r3, [r2, r1]
		SPIWR_num_bytes=cnt+5;
    6df0:	e15b31b8 	ldrh	r3, [fp, #-24]
    6df4:	e2833005 	add	r3, r3, #5	; 0x5
    6df8:	e1a02003 	mov	r2, r3
    6dfc:	e59f3154 	ldr	r3, [pc, #340]	; 6f58 <.text+0x6f58>
    6e00:	e5832000 	str	r2, [r3]
    6e04:	ea000047 	b	6f28 <LL_write+0x1d4>
	}
	else if(SPIWR_num_bytes+cnt<127)
    6e08:	e15b21b8 	ldrh	r2, [fp, #-24]
    6e0c:	e59f3144 	ldr	r3, [pc, #324]	; 6f58 <.text+0x6f58>
    6e10:	e5933000 	ldr	r3, [r3]
    6e14:	e0823003 	add	r3, r2, r3
    6e18:	e353007e 	cmp	r3, #126	; 0x7e
    6e1c:	8a00003e 	bhi	6f1c <LL_write+0x1c8>
	{
		SPIWRData[SPIWR_num_bytes-1]='>';
    6e20:	e59f3130 	ldr	r3, [pc, #304]	; 6f58 <.text+0x6f58>
    6e24:	e5933000 	ldr	r3, [r3]
    6e28:	e2431001 	sub	r1, r3, #1	; 0x1
    6e2c:	e59f2120 	ldr	r2, [pc, #288]	; 6f54 <.text+0x6f54>
    6e30:	e3a0303e 	mov	r3, #62	; 0x3e
    6e34:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[0+SPIWR_num_bytes]='*';
    6e38:	e59f3118 	ldr	r3, [pc, #280]	; 6f58 <.text+0x6f58>
    6e3c:	e5931000 	ldr	r1, [r3]
    6e40:	e59f210c 	ldr	r2, [pc, #268]	; 6f54 <.text+0x6f54>
    6e44:	e3a0302a 	mov	r3, #42	; 0x2a
    6e48:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[1+SPIWR_num_bytes]='>';
    6e4c:	e59f3104 	ldr	r3, [pc, #260]	; 6f58 <.text+0x6f58>
    6e50:	e5933000 	ldr	r3, [r3]
    6e54:	e2831001 	add	r1, r3, #1	; 0x1
    6e58:	e59f20f4 	ldr	r2, [pc, #244]	; 6f54 <.text+0x6f54>
    6e5c:	e3a0303e 	mov	r3, #62	; 0x3e
    6e60:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[2+SPIWR_num_bytes]=PD;
    6e64:	e59f30ec 	ldr	r3, [pc, #236]	; 6f58 <.text+0x6f58>
    6e68:	e5933000 	ldr	r3, [r3]
    6e6c:	e2831002 	add	r1, r3, #2	; 0x2
    6e70:	e59f20dc 	ldr	r2, [pc, #220]	; 6f54 <.text+0x6f54>
    6e74:	e55b301c 	ldrb	r3, [fp, #-28]
    6e78:	e7c23001 	strb	r3, [r2, r1]
		for(i=SPIWR_num_bytes; i<cnt+SPIWR_num_bytes; i++)
    6e7c:	e59f30d4 	ldr	r3, [pc, #212]	; 6f58 <.text+0x6f58>
    6e80:	e5933000 	ldr	r3, [r3]
    6e84:	e50b3010 	str	r3, [fp, #-16]
    6e88:	ea00000e 	b	6ec8 <LL_write+0x174>
		{
			SPIWRData[i+3]=data[i-SPIWR_num_bytes];
    6e8c:	e51b3010 	ldr	r3, [fp, #-16]
    6e90:	e2831003 	add	r1, r3, #3	; 0x3
    6e94:	e59f30bc 	ldr	r3, [pc, #188]	; 6f58 <.text+0x6f58>
    6e98:	e5932000 	ldr	r2, [r3]
    6e9c:	e51b3010 	ldr	r3, [fp, #-16]
    6ea0:	e0623003 	rsb	r3, r2, r3
    6ea4:	e1a02003 	mov	r2, r3
    6ea8:	e51b3014 	ldr	r3, [fp, #-20]
    6eac:	e0823003 	add	r3, r2, r3
    6eb0:	e5d33000 	ldrb	r3, [r3]
    6eb4:	e59f2098 	ldr	r2, [pc, #152]	; 6f54 <.text+0x6f54>
    6eb8:	e7c23001 	strb	r3, [r2, r1]
    6ebc:	e51b3010 	ldr	r3, [fp, #-16]
    6ec0:	e2833001 	add	r3, r3, #1	; 0x1
    6ec4:	e50b3010 	str	r3, [fp, #-16]
    6ec8:	e15b21b8 	ldrh	r2, [fp, #-24]
    6ecc:	e59f3084 	ldr	r3, [pc, #132]	; 6f58 <.text+0x6f58>
    6ed0:	e5933000 	ldr	r3, [r3]
    6ed4:	e0822003 	add	r2, r2, r3
    6ed8:	e51b3010 	ldr	r3, [fp, #-16]
    6edc:	e1520003 	cmp	r2, r3
    6ee0:	8affffe9 	bhi	6e8c <LL_write+0x138>
		}
		SPIWR_num_bytes+=cnt+5;
    6ee4:	e15b21b8 	ldrh	r2, [fp, #-24]
    6ee8:	e59f3068 	ldr	r3, [pc, #104]	; 6f58 <.text+0x6f58>
    6eec:	e5933000 	ldr	r3, [r3]
    6ef0:	e0823003 	add	r3, r2, r3
    6ef4:	e2832005 	add	r2, r3, #5	; 0x5
    6ef8:	e59f3058 	ldr	r3, [pc, #88]	; 6f58 <.text+0x6f58>
    6efc:	e5832000 	str	r2, [r3]
		SPIWRData[SPIWR_num_bytes-1]=0;
    6f00:	e59f3050 	ldr	r3, [pc, #80]	; 6f58 <.text+0x6f58>
    6f04:	e5933000 	ldr	r3, [r3]
    6f08:	e2431001 	sub	r1, r3, #1	; 0x1
    6f0c:	e59f2040 	ldr	r2, [pc, #64]	; 6f54 <.text+0x6f54>
    6f10:	e3a03000 	mov	r3, #0	; 0x0
    6f14:	e7c23001 	strb	r3, [r2, r1]
    6f18:	ea000002 	b	6f28 <LL_write+0x1d4>
	}
	else return(0);
    6f1c:	e3a03000 	mov	r3, #0	; 0x0
    6f20:	e50b3020 	str	r3, [fp, #-32]
    6f24:	ea000004 	b	6f3c <LL_write+0x1e8>
	data_sent_to_LL=0;
    6f28:	e59f3020 	ldr	r3, [pc, #32]	; 6f50 <.text+0x6f50>
    6f2c:	e3a02000 	mov	r2, #0	; 0x0
    6f30:	e5c32000 	strb	r2, [r3]

	return(1);
    6f34:	e3a03001 	mov	r3, #1	; 0x1
    6f38:	e50b3020 	str	r3, [fp, #-32]
    6f3c:	e51b3020 	ldr	r3, [fp, #-32]
}
    6f40:	e1a00003 	mov	r0, r3
    6f44:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6f48:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6f4c:	e12fff1e 	bx	lr
    6f50:	4000000b 	andmi	r0, r0, fp
    6f54:	40002038 	andmi	r2, r0, r8, lsr r0
    6f58:	40002030 	andmi	r2, r0, r0, lsr r0

00006f5c <PTU_init>:
struct CAMERA_PTU CAMERA_ptu;
struct CAMERA_COMMANDS CAMERA_Commands;

void PTU_init(void)
{
    6f5c:	e1a0c00d 	mov	ip, sp
    6f60:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6f64:	e24cb004 	sub	fp, ip, #4	; 0x4
#ifdef HUMMINGBIRD_ROLL_SERVO
#ifndef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
	PINSEL0&=~0x01;
	PINSEL0|=0x02;
#else
	PINSEL0|=0x8000;
    6f68:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6f6c:	e282290b 	add	r2, r2, #180224	; 0x2c000
    6f70:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6f74:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6f78:	e5933000 	ldr	r3, [r3]
    6f7c:	e3833902 	orr	r3, r3, #32768	; 0x8000
    6f80:	e5823000 	str	r3, [r2]
	PINSEL0&=~0x4000;
    6f84:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6f88:	e282290b 	add	r2, r2, #180224	; 0x2c000
    6f8c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6f90:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6f94:	e5933000 	ldr	r3, [r3]
    6f98:	e3c33901 	bic	r3, r3, #16384	; 0x4000
    6f9c:	e5823000 	str	r3, [r2]
#endif
#endif

#ifdef PELICAN_PTU

    CAMERA_ptu.servo_pitch_offset=61500;
    6fa0:	e59f207c 	ldr	r2, [pc, #124]	; 7024 <.text+0x7024>
    6fa4:	e3a03a0f 	mov	r3, #61440	; 0xf000
    6fa8:	e283303c 	add	r3, r3, #60	; 0x3c
    6fac:	e5823004 	str	r3, [r2, #4]
	CAMERA_ptu.servo_pitch_scale=54853;
    6fb0:	e59f206c 	ldr	r2, [pc, #108]	; 7024 <.text+0x7024>
    6fb4:	e3a03cd6 	mov	r3, #54784	; 0xd600
    6fb8:	e2833045 	add	r3, r3, #69	; 0x45
    6fbc:	e582300c 	str	r3, [r2, #12]
	CAMERA_ptu.servo_pitch_min=46000;
    6fc0:	e59f205c 	ldr	r2, [pc, #92]	; 7024 <.text+0x7024>
    6fc4:	e3a03cb3 	mov	r3, #45824	; 0xb300
    6fc8:	e28330b0 	add	r3, r3, #176	; 0xb0
    6fcc:	e5823010 	str	r3, [r2, #16]
	CAMERA_ptu.servo_pitch_max=128000;
    6fd0:	e59f204c 	ldr	r2, [pc, #76]	; 7024 <.text+0x7024>
    6fd4:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    6fd8:	e5823014 	str	r3, [r2, #20]

	CAMERA_ptu.servo_roll_offset=82000;
    6fdc:	e59f2040 	ldr	r2, [pc, #64]	; 7024 <.text+0x7024>
    6fe0:	e3a03905 	mov	r3, #81920	; 0x14000
    6fe4:	e2833050 	add	r3, r3, #80	; 0x50
    6fe8:	e5823000 	str	r3, [r2]
	CAMERA_ptu.servo_roll_scale=220000;
    6fec:	e59f2030 	ldr	r2, [pc, #48]	; 7024 <.text+0x7024>
    6ff0:	e3a03bd6 	mov	r3, #219136	; 0x35800
    6ff4:	e2833e36 	add	r3, r3, #864	; 0x360
    6ff8:	e5823008 	str	r3, [r2, #8]
	CAMERA_ptu.servo_roll_min=46000;
    6ffc:	e59f2020 	ldr	r2, [pc, #32]	; 7024 <.text+0x7024>
    7000:	e3a03cb3 	mov	r3, #45824	; 0xb300
    7004:	e28330b0 	add	r3, r3, #176	; 0xb0
    7008:	e5823018 	str	r3, [r2, #24]
	CAMERA_ptu.servo_roll_max=128000;
    700c:	e59f2010 	ldr	r2, [pc, #16]	; 7024 <.text+0x7024>
    7010:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    7014:	e582301c 	str	r3, [r2, #28]

#endif
}
    7018:	e24bd00c 	sub	sp, fp, #12	; 0xc
    701c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7020:	e12fff1e 	bx	lr
    7024:	40002144 	andmi	r2, r0, r4, asr #2

00007028 <PTU_update>:


void PTU_update(void)
{
    7028:	e1a0c00d 	mov	ip, sp
    702c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7030:	e24cb004 	sub	fp, ip, #4	; 0x4
    7034:	e24dd008 	sub	sp, sp, #8	; 0x8
	static int ptu_cnt=0;
	if(++ptu_cnt>9)	//generate 100Hz
    7038:	e59f31cc 	ldr	r3, [pc, #460]	; 720c <.text+0x720c>
    703c:	e5933000 	ldr	r3, [r3]
    7040:	e2832001 	add	r2, r3, #1	; 0x1
    7044:	e59f31c0 	ldr	r3, [pc, #448]	; 720c <.text+0x720c>
    7048:	e5832000 	str	r2, [r3]
    704c:	e59f31b8 	ldr	r3, [pc, #440]	; 720c <.text+0x720c>
    7050:	e5933000 	ldr	r3, [r3]
    7054:	e3530009 	cmp	r3, #9	; 0x9
    7058:	da000068 	ble	7200 <PTU_update+0x1d8>
	{
		ptu_cnt=0;
    705c:	e59f21a8 	ldr	r2, [pc, #424]	; 720c <.text+0x720c>
    7060:	e3a03000 	mov	r3, #0	; 0x0
    7064:	e5823000 	str	r3, [r2]
    	int angle_pitch, angle_roll;
#ifdef CAMMOUNT_XCONFIG	//rotate pitch/roll tiltcompensation for 45
#ifndef CAM_FACING_FRONT_RIGHT
    angle_pitch=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    angle_roll=IMU_CalcData.angle_roll*707/1000-IMU_CalcData.angle_nick*707/1000;
#else
    angle_roll=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    7068:	e59f31a0 	ldr	r3, [pc, #416]	; 7210 <.text+0x7210>
    706c:	e5931000 	ldr	r1, [r3]
    7070:	e1a03001 	mov	r3, r1
    7074:	e1a03103 	mov	r3, r3, lsl #2
    7078:	e0833001 	add	r3, r3, r1
    707c:	e1a02103 	mov	r2, r3, lsl #2
    7080:	e0833002 	add	r3, r3, r2
    7084:	e1a03103 	mov	r3, r3, lsl #2
    7088:	e0833001 	add	r3, r3, r1
    708c:	e1a02183 	mov	r2, r3, lsl #3
    7090:	e0631002 	rsb	r1, r3, r2
    7094:	e59f3178 	ldr	r3, [pc, #376]	; 7214 <.text+0x7214>
    7098:	e0c32391 	smull	r2, r3, r1, r3
    709c:	e1a02343 	mov	r2, r3, asr #6
    70a0:	e1a03fc1 	mov	r3, r1, asr #31
    70a4:	e0630002 	rsb	r0, r3, r2
    70a8:	e59f3160 	ldr	r3, [pc, #352]	; 7210 <.text+0x7210>
    70ac:	e5931004 	ldr	r1, [r3, #4]
    70b0:	e1a03001 	mov	r3, r1
    70b4:	e1a03103 	mov	r3, r3, lsl #2
    70b8:	e0833001 	add	r3, r3, r1
    70bc:	e1a02103 	mov	r2, r3, lsl #2
    70c0:	e0833002 	add	r3, r3, r2
    70c4:	e1a03103 	mov	r3, r3, lsl #2
    70c8:	e0833001 	add	r3, r3, r1
    70cc:	e1a02183 	mov	r2, r3, lsl #3
    70d0:	e0631002 	rsb	r1, r3, r2
    70d4:	e59f3138 	ldr	r3, [pc, #312]	; 7214 <.text+0x7214>
    70d8:	e0c32391 	smull	r2, r3, r1, r3
    70dc:	e1a02343 	mov	r2, r3, asr #6
    70e0:	e1a03fc1 	mov	r3, r1, asr #31
    70e4:	e0633002 	rsb	r3, r3, r2
    70e8:	e0803003 	add	r3, r0, r3
    70ec:	e50b3010 	str	r3, [fp, #-16]
    angle_pitch=-IMU_CalcData.angle_roll*707/1000+IMU_CalcData.angle_nick*707/1000;
    70f0:	e59f3118 	ldr	r3, [pc, #280]	; 7210 <.text+0x7210>
    70f4:	e5932004 	ldr	r2, [r3, #4]
    70f8:	e1a03002 	mov	r3, r2
    70fc:	e1a03b03 	mov	r3, r3, lsl #22
    7100:	e0623003 	rsb	r3, r2, r3
    7104:	e1a03103 	mov	r3, r3, lsl #2
    7108:	e0833002 	add	r3, r3, r2
    710c:	e1a03103 	mov	r3, r3, lsl #2
    7110:	e0833002 	add	r3, r3, r2
    7114:	e1a03203 	mov	r3, r3, lsl #4
    7118:	e0623003 	rsb	r3, r2, r3
    711c:	e1a03103 	mov	r3, r3, lsl #2
    7120:	e0831002 	add	r1, r3, r2
    7124:	e59f30e8 	ldr	r3, [pc, #232]	; 7214 <.text+0x7214>
    7128:	e0c32391 	smull	r2, r3, r1, r3
    712c:	e1a02343 	mov	r2, r3, asr #6
    7130:	e1a03fc1 	mov	r3, r1, asr #31
    7134:	e0630002 	rsb	r0, r3, r2
    7138:	e59f30d0 	ldr	r3, [pc, #208]	; 7210 <.text+0x7210>
    713c:	e5931000 	ldr	r1, [r3]
    7140:	e1a03001 	mov	r3, r1
    7144:	e1a03103 	mov	r3, r3, lsl #2
    7148:	e0833001 	add	r3, r3, r1
    714c:	e1a02103 	mov	r2, r3, lsl #2
    7150:	e0833002 	add	r3, r3, r2
    7154:	e1a03103 	mov	r3, r3, lsl #2
    7158:	e0833001 	add	r3, r3, r1
    715c:	e1a02183 	mov	r2, r3, lsl #3
    7160:	e0631002 	rsb	r1, r3, r2
    7164:	e59f30a8 	ldr	r3, [pc, #168]	; 7214 <.text+0x7214>
    7168:	e0c32391 	smull	r2, r3, r1, r3
    716c:	e1a02343 	mov	r2, r3, asr #6
    7170:	e1a03fc1 	mov	r3, r1, asr #31
    7174:	e0633002 	rsb	r3, r3, r2
    7178:	e0803003 	add	r3, r0, r3
    717c:	e50b3014 	str	r3, [fp, #-20]
#endif
#else
    angle_pitch=IMU_CalcData.angle_nick;
    angle_roll=IMU_CalcData.angle_roll;
#endif
#ifndef	HUMMINGBIRD_ROLL_SERVO
		if(CAMERA_Commands.status&0x02)	//no tilt compensation
		{
			SERVO_move_analog((CAMERA_OFFSET_HUMMINGBIRD+CAMERA_Commands.desired_angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
		}
		else
		{
			int t=0;	//to overcome compiler optimization problem
			SERVO_move_analog(t+(CAMERA_OFFSET_HUMMINGBIRD+CAMERA_Commands.desired_angle_pitch+IMU_CalcData.angle_nick)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
		}
#else
		static int cam_angle_pitch=0;
#ifdef SET_CAMERA_ANGLE_INCREMENTAL
		if(LL_1khz_attitude_data.RC_data[4]>192) cam_angle_pitch+=200;
		else if(LL_1khz_attitude_data.RC_data[4]<64) cam_angle_pitch-=200;
		if(cam_angle_pitch>55000) cam_angle_pitch=55000;
		if(cam_angle_pitch<-55000) cam_angle_pitch=-55000;
#else
		cam_angle_pitch=CAMERA_Commands.desired_angle_pitch;
    7180:	e59f3090 	ldr	r3, [pc, #144]	; 7218 <.text+0x7218>
    7184:	e5932004 	ldr	r2, [r3, #4]
    7188:	e59f308c 	ldr	r3, [pc, #140]	; 721c <.text+0x721c>
    718c:	e5832000 	str	r2, [r3]
#ifdef APTINA
		if(cam_angle_pitch<-90000) cam_angle_pitch=-90000;
		else if(cam_angle_pitch>0) cam_angle_pitch=0;
#endif
#endif

		if(CAMERA_Commands.status&0x02)	//no tilt compensation
    7190:	e59f3080 	ldr	r3, [pc, #128]	; 7218 <.text+0x7218>
    7194:	e1d330b0 	ldrh	r3, [r3]
    7198:	e2033002 	and	r3, r3, #2	; 0x2
    719c:	e3530000 	cmp	r3, #0	; 0x0
    71a0:	0a000009 	beq	71cc <PTU_update+0x1a4>
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    71a4:	e59f3070 	ldr	r3, [pc, #112]	; 721c <.text+0x721c>
    71a8:	e5933000 	ldr	r3, [r3]
    71ac:	e2633000 	rsb	r3, r3, #0	; 0x0
    71b0:	e1a00003 	mov	r0, r3
    71b4:	eb000019 	bl	7220 <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    71b8:	e59f3058 	ldr	r3, [pc, #88]	; 7218 <.text+0x7218>
    71bc:	e5933008 	ldr	r3, [r3, #8]
    71c0:	e1a00003 	mov	r0, r3
    71c4:	eb00004f 	bl	7308 <SERVO_roll_move>
    71c8:	ea00000c 	b	7200 <PTU_update+0x1d8>
		}
		else
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch+angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    71cc:	e59f3048 	ldr	r3, [pc, #72]	; 721c <.text+0x721c>
    71d0:	e5932000 	ldr	r2, [r3]
    71d4:	e51b3014 	ldr	r3, [fp, #-20]
    71d8:	e0823003 	add	r3, r2, r3
    71dc:	e2633000 	rsb	r3, r3, #0	; 0x0
    71e0:	e1a00003 	mov	r0, r3
    71e4:	eb00000d 	bl	7220 <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll+angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    71e8:	e59f3028 	ldr	r3, [pc, #40]	; 7218 <.text+0x7218>
    71ec:	e5932008 	ldr	r2, [r3, #8]
    71f0:	e51b3010 	ldr	r3, [fp, #-16]
    71f4:	e0823003 	add	r3, r2, r3
    71f8:	e1a00003 	mov	r0, r3
    71fc:	eb000041 	bl	7308 <SERVO_roll_move>
		}
#endif
	}
}
    7200:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7204:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7208:	e12fff1e 	bx	lr
    720c:	40000d44 	andmi	r0, r0, r4, asr #26
    7210:	40001e00 	andmi	r1, r0, r0, lsl #28
    7214:	10624dd3 	ldrned	r4, [r2], #-211
    7218:	40002138 	andmi	r2, r0, r8, lsr r1
    721c:	40000d40 	andmi	r0, r0, r0, asr #26

00007220 <SERVO_pitch_move>:


void SERVO_pitch_move (int angle)
{
    7220:	e1a0c00d 	mov	ip, sp
    7224:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7228:	e24cb004 	sub	fp, ip, #4	; 0x4
    722c:	e24dd008 	sub	sp, sp, #8	; 0x8
    7230:	e50b0014 	str	r0, [fp, #-20]
    unsigned int value;
    value=CAMERA_ptu.servo_pitch_offset+(angle/10)*CAMERA_ptu.servo_pitch_scale/9000;	//9000
    7234:	e59f30c0 	ldr	r3, [pc, #192]	; 72fc <.text+0x72fc>
    7238:	e5930004 	ldr	r0, [r3, #4]
    723c:	e51b1014 	ldr	r1, [fp, #-20]
    7240:	e59f30b8 	ldr	r3, [pc, #184]	; 7300 <.text+0x7300>
    7244:	e0c32391 	smull	r2, r3, r1, r3
    7248:	e1a02143 	mov	r2, r3, asr #2
    724c:	e1a03fc1 	mov	r3, r1, asr #31
    7250:	e0632002 	rsb	r2, r3, r2
    7254:	e59f30a0 	ldr	r3, [pc, #160]	; 72fc <.text+0x72fc>
    7258:	e593300c 	ldr	r3, [r3, #12]
    725c:	e0010293 	mul	r1, r3, r2
    7260:	e59f309c 	ldr	r3, [pc, #156]	; 7304 <.text+0x7304>
    7264:	e0c32391 	smull	r2, r3, r1, r3
    7268:	e1a02643 	mov	r2, r3, asr #12
    726c:	e1a03fc1 	mov	r3, r1, asr #31
    7270:	e0633002 	rsb	r3, r3, r2
    7274:	e0803003 	add	r3, r0, r3
    7278:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_pitch_max) value=CAMERA_ptu.servo_pitch_max;
    727c:	e59f3078 	ldr	r3, [pc, #120]	; 72fc <.text+0x72fc>
    7280:	e5933014 	ldr	r3, [r3, #20]
    7284:	e1a02003 	mov	r2, r3
    7288:	e51b3010 	ldr	r3, [fp, #-16]
    728c:	e1520003 	cmp	r2, r3
    7290:	2a000003 	bcs	72a4 <SERVO_pitch_move+0x84>
    7294:	e59f3060 	ldr	r3, [pc, #96]	; 72fc <.text+0x72fc>
    7298:	e5933014 	ldr	r3, [r3, #20]
    729c:	e50b3010 	str	r3, [fp, #-16]
    72a0:	ea000008 	b	72c8 <SERVO_pitch_move+0xa8>
    else if(value<CAMERA_ptu.servo_pitch_min) value=CAMERA_ptu.servo_pitch_min;
    72a4:	e59f3050 	ldr	r3, [pc, #80]	; 72fc <.text+0x72fc>
    72a8:	e5933010 	ldr	r3, [r3, #16]
    72ac:	e1a02003 	mov	r2, r3
    72b0:	e51b3010 	ldr	r3, [fp, #-16]
    72b4:	e1520003 	cmp	r2, r3
    72b8:	9a000002 	bls	72c8 <SERVO_pitch_move+0xa8>
    72bc:	e59f3038 	ldr	r3, [pc, #56]	; 72fc <.text+0x72fc>
    72c0:	e5933010 	ldr	r3, [r3, #16]
    72c4:	e50b3010 	str	r3, [fp, #-16]

    PWMMR5 = value;
    72c8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    72cc:	e2833905 	add	r3, r3, #81920	; 0x14000
    72d0:	e2833044 	add	r3, r3, #68	; 0x44
    72d4:	e51b2010 	ldr	r2, [fp, #-16]
    72d8:	e5832000 	str	r2, [r3]
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    72dc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    72e0:	e2833905 	add	r3, r3, #81920	; 0x14000
    72e4:	e2833050 	add	r3, r3, #80	; 0x50
    72e8:	e3a02026 	mov	r2, #38	; 0x26
    72ec:	e5832000 	str	r2, [r3]
}
    72f0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    72f4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    72f8:	e12fff1e 	bx	lr
    72fc:	40002144 	andmi	r2, r0, r4, asr #2
    7300:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    7304:	7482296b 	strvc	r2, [r2], #2411

00007308 <SERVO_roll_move>:

void SERVO_roll_move (int angle)
{
    7308:	e1a0c00d 	mov	ip, sp
    730c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7310:	e24cb004 	sub	fp, ip, #4	; 0x4
    7314:	e24dd008 	sub	sp, sp, #8	; 0x8
    7318:	e50b0014 	str	r0, [fp, #-20]
    int value;
    value=CAMERA_ptu.servo_roll_offset+(angle/10)*CAMERA_ptu.servo_roll_scale/9000;	//9000
    731c:	e59f30b8 	ldr	r3, [pc, #184]	; 73dc <.text+0x73dc>
    7320:	e5930000 	ldr	r0, [r3]
    7324:	e51b1014 	ldr	r1, [fp, #-20]
    7328:	e59f30b0 	ldr	r3, [pc, #176]	; 73e0 <.text+0x73e0>
    732c:	e0c32391 	smull	r2, r3, r1, r3
    7330:	e1a02143 	mov	r2, r3, asr #2
    7334:	e1a03fc1 	mov	r3, r1, asr #31
    7338:	e0632002 	rsb	r2, r3, r2
    733c:	e59f3098 	ldr	r3, [pc, #152]	; 73dc <.text+0x73dc>
    7340:	e5933008 	ldr	r3, [r3, #8]
    7344:	e0010293 	mul	r1, r3, r2
    7348:	e59f3094 	ldr	r3, [pc, #148]	; 73e4 <.text+0x73e4>
    734c:	e0c32391 	smull	r2, r3, r1, r3
    7350:	e1a02643 	mov	r2, r3, asr #12
    7354:	e1a03fc1 	mov	r3, r1, asr #31
    7358:	e0633002 	rsb	r3, r3, r2
    735c:	e0803003 	add	r3, r0, r3
    7360:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_roll_max) value=CAMERA_ptu.servo_roll_max;
    7364:	e59f3070 	ldr	r3, [pc, #112]	; 73dc <.text+0x73dc>
    7368:	e593201c 	ldr	r2, [r3, #28]
    736c:	e51b3010 	ldr	r3, [fp, #-16]
    7370:	e1520003 	cmp	r2, r3
    7374:	aa000003 	bge	7388 <SERVO_roll_move+0x80>
    7378:	e59f305c 	ldr	r3, [pc, #92]	; 73dc <.text+0x73dc>
    737c:	e593301c 	ldr	r3, [r3, #28]
    7380:	e50b3010 	str	r3, [fp, #-16]
    7384:	ea000007 	b	73a8 <SERVO_roll_move+0xa0>
    else if(value<CAMERA_ptu.servo_roll_min) value=CAMERA_ptu.servo_roll_min;
    7388:	e59f304c 	ldr	r3, [pc, #76]	; 73dc <.text+0x73dc>
    738c:	e5932018 	ldr	r2, [r3, #24]
    7390:	e51b3010 	ldr	r3, [fp, #-16]
    7394:	e1520003 	cmp	r2, r3
    7398:	da000002 	ble	73a8 <SERVO_roll_move+0xa0>
    739c:	e59f3038 	ldr	r3, [pc, #56]	; 73dc <.text+0x73dc>
    73a0:	e5933018 	ldr	r3, [r3, #24]
    73a4:	e50b3010 	str	r3, [fp, #-16]

#ifdef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
    PWMMR2 = value;
    73a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    73ac:	e2833905 	add	r3, r3, #81920	; 0x14000
    73b0:	e2833020 	add	r3, r3, #32	; 0x20
    73b4:	e51b2010 	ldr	r2, [fp, #-16]
    73b8:	e5832000 	str	r2, [r3]
#else
    PWMMR1 = value;
#endif
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    73bc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    73c0:	e2833905 	add	r3, r3, #81920	; 0x14000
    73c4:	e2833050 	add	r3, r3, #80	; 0x50
    73c8:	e3a02026 	mov	r2, #38	; 0x26
    73cc:	e5832000 	str	r2, [r3]
}
    73d0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    73d4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    73d8:	e12fff1e 	bx	lr
    73dc:	40002144 	andmi	r2, r0, r4, asr #2
    73e0:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    73e4:	7482296b 	strvc	r2, [r2], #2411

000073e8 <memcpy>:
    73e8:	b510      	push	{r4, lr}
    73ea:	1c04      	adds	r4, r0, #0
    73ec:	1c10      	adds	r0, r2, #0
    73ee:	1c22      	adds	r2, r4, #0
    73f0:	e003      	b.n	73fa <memcpy+0x12>
    73f2:	780b      	ldrb	r3, [r1, #0]
    73f4:	3101      	adds	r1, #1
    73f6:	7013      	strb	r3, [r2, #0]
    73f8:	3201      	adds	r2, #1
    73fa:	3801      	subs	r0, #1
    73fc:	d2f9      	bcs.n	73f2 <memcpy+0xa>
    73fe:	1c20      	adds	r0, r4, #0
    7400:	bc10      	pop	{r4}
    7402:	bc02      	pop	{r1}
    7404:	4708      	bx	r1
    7406:	46c0      	nop			(mov r8, r8)

00007408 <__aeabi_uidiv>:
    7408:	2900      	cmp	r1, #0
    740a:	d034      	beq.n	7476 <__aeabi_uidiv+0x6e>
    740c:	2301      	movs	r3, #1
    740e:	2200      	movs	r2, #0
    7410:	b410      	push	{r4}
    7412:	4288      	cmp	r0, r1
    7414:	d32c      	bcc.n	7470 <__aeabi_uidiv+0x68>
    7416:	2401      	movs	r4, #1
    7418:	0724      	lsls	r4, r4, #28
    741a:	42a1      	cmp	r1, r4
    741c:	d204      	bcs.n	7428 <__aeabi_uidiv+0x20>
    741e:	4281      	cmp	r1, r0
    7420:	d202      	bcs.n	7428 <__aeabi_uidiv+0x20>
    7422:	0109      	lsls	r1, r1, #4
    7424:	011b      	lsls	r3, r3, #4
    7426:	e7f8      	b.n	741a <__aeabi_uidiv+0x12>
    7428:	00e4      	lsls	r4, r4, #3
    742a:	42a1      	cmp	r1, r4
    742c:	d204      	bcs.n	7438 <__aeabi_uidiv+0x30>
    742e:	4281      	cmp	r1, r0
    7430:	d202      	bcs.n	7438 <__aeabi_uidiv+0x30>
    7432:	0049      	lsls	r1, r1, #1
    7434:	005b      	lsls	r3, r3, #1
    7436:	e7f8      	b.n	742a <__aeabi_uidiv+0x22>
    7438:	4288      	cmp	r0, r1
    743a:	d301      	bcc.n	7440 <__aeabi_uidiv+0x38>
    743c:	1a40      	subs	r0, r0, r1
    743e:	431a      	orrs	r2, r3
    7440:	084c      	lsrs	r4, r1, #1
    7442:	42a0      	cmp	r0, r4
    7444:	d302      	bcc.n	744c <__aeabi_uidiv+0x44>
    7446:	1b00      	subs	r0, r0, r4
    7448:	085c      	lsrs	r4, r3, #1
    744a:	4322      	orrs	r2, r4
    744c:	088c      	lsrs	r4, r1, #2
    744e:	42a0      	cmp	r0, r4
    7450:	d302      	bcc.n	7458 <__aeabi_uidiv+0x50>
    7452:	1b00      	subs	r0, r0, r4
    7454:	089c      	lsrs	r4, r3, #2
    7456:	4322      	orrs	r2, r4
    7458:	08cc      	lsrs	r4, r1, #3
    745a:	42a0      	cmp	r0, r4
    745c:	d302      	bcc.n	7464 <__aeabi_uidiv+0x5c>
    745e:	1b00      	subs	r0, r0, r4
    7460:	08dc      	lsrs	r4, r3, #3
    7462:	4322      	orrs	r2, r4
    7464:	2800      	cmp	r0, #0
    7466:	d003      	beq.n	7470 <__aeabi_uidiv+0x68>
    7468:	091b      	lsrs	r3, r3, #4
    746a:	d001      	beq.n	7470 <__aeabi_uidiv+0x68>
    746c:	0909      	lsrs	r1, r1, #4
    746e:	e7e3      	b.n	7438 <__aeabi_uidiv+0x30>
    7470:	1c10      	adds	r0, r2, #0
    7472:	bc10      	pop	{r4}
    7474:	4770      	bx	lr
    7476:	b502      	push	{r1, lr}
    7478:	f000 f8ca 	bl	7610 <__aeabi_idiv0>
    747c:	2000      	movs	r0, #0
    747e:	bc06      	pop	{r1, r2}
    7480:	4710      	bx	r2
	...

00007484 <__aeabi_uidivmod>:
    7484:	b503      	push	{r0, r1, lr}
    7486:	f7ff ffbf 	bl	7408 <__aeabi_uidiv>
    748a:	bc0e      	pop	{r1, r2, r3}
    748c:	4342      	muls	r2, r0
    748e:	1a89      	subs	r1, r1, r2
    7490:	4718      	bx	r3
    7492:	46c0      	nop			(mov r8, r8)

00007494 <__aeabi_idiv>:
    7494:	2900      	cmp	r1, #0
    7496:	d041      	beq.n	751c <__aeabi_idiv+0x88>
    7498:	b410      	push	{r4}
    749a:	1c04      	adds	r4, r0, #0
    749c:	404c      	eors	r4, r1
    749e:	46a4      	mov	ip, r4
    74a0:	2301      	movs	r3, #1
    74a2:	2200      	movs	r2, #0
    74a4:	2900      	cmp	r1, #0
    74a6:	d500      	bpl.n	74aa <__aeabi_idiv+0x16>
    74a8:	4249      	negs	r1, r1
    74aa:	2800      	cmp	r0, #0
    74ac:	d500      	bpl.n	74b0 <__aeabi_idiv+0x1c>
    74ae:	4240      	negs	r0, r0
    74b0:	4288      	cmp	r0, r1
    74b2:	d32c      	bcc.n	750e <__aeabi_idiv+0x7a>
    74b4:	2401      	movs	r4, #1
    74b6:	0724      	lsls	r4, r4, #28
    74b8:	42a1      	cmp	r1, r4
    74ba:	d204      	bcs.n	74c6 <__aeabi_idiv+0x32>
    74bc:	4281      	cmp	r1, r0
    74be:	d202      	bcs.n	74c6 <__aeabi_idiv+0x32>
    74c0:	0109      	lsls	r1, r1, #4
    74c2:	011b      	lsls	r3, r3, #4
    74c4:	e7f8      	b.n	74b8 <__aeabi_idiv+0x24>
    74c6:	00e4      	lsls	r4, r4, #3
    74c8:	42a1      	cmp	r1, r4
    74ca:	d204      	bcs.n	74d6 <__aeabi_idiv+0x42>
    74cc:	4281      	cmp	r1, r0
    74ce:	d202      	bcs.n	74d6 <__aeabi_idiv+0x42>
    74d0:	0049      	lsls	r1, r1, #1
    74d2:	005b      	lsls	r3, r3, #1
    74d4:	e7f8      	b.n	74c8 <__aeabi_idiv+0x34>
    74d6:	4288      	cmp	r0, r1
    74d8:	d301      	bcc.n	74de <__aeabi_idiv+0x4a>
    74da:	1a40      	subs	r0, r0, r1
    74dc:	431a      	orrs	r2, r3
    74de:	084c      	lsrs	r4, r1, #1
    74e0:	42a0      	cmp	r0, r4
    74e2:	d302      	bcc.n	74ea <__aeabi_idiv+0x56>
    74e4:	1b00      	subs	r0, r0, r4
    74e6:	085c      	lsrs	r4, r3, #1
    74e8:	4322      	orrs	r2, r4
    74ea:	088c      	lsrs	r4, r1, #2
    74ec:	42a0      	cmp	r0, r4
    74ee:	d302      	bcc.n	74f6 <__aeabi_idiv+0x62>
    74f0:	1b00      	subs	r0, r0, r4
    74f2:	089c      	lsrs	r4, r3, #2
    74f4:	4322      	orrs	r2, r4
    74f6:	08cc      	lsrs	r4, r1, #3
    74f8:	42a0      	cmp	r0, r4
    74fa:	d302      	bcc.n	7502 <__aeabi_idiv+0x6e>
    74fc:	1b00      	subs	r0, r0, r4
    74fe:	08dc      	lsrs	r4, r3, #3
    7500:	4322      	orrs	r2, r4
    7502:	2800      	cmp	r0, #0
    7504:	d003      	beq.n	750e <__aeabi_idiv+0x7a>
    7506:	091b      	lsrs	r3, r3, #4
    7508:	d001      	beq.n	750e <__aeabi_idiv+0x7a>
    750a:	0909      	lsrs	r1, r1, #4
    750c:	e7e3      	b.n	74d6 <__aeabi_idiv+0x42>
    750e:	1c10      	adds	r0, r2, #0
    7510:	4664      	mov	r4, ip
    7512:	2c00      	cmp	r4, #0
    7514:	d500      	bpl.n	7518 <__aeabi_idiv+0x84>
    7516:	4240      	negs	r0, r0
    7518:	bc10      	pop	{r4}
    751a:	4770      	bx	lr
    751c:	b502      	push	{r1, lr}
    751e:	f000 f877 	bl	7610 <__aeabi_idiv0>
    7522:	2000      	movs	r0, #0
    7524:	bc06      	pop	{r1, r2}
    7526:	4710      	bx	r2

00007528 <__aeabi_idivmod>:
    7528:	b503      	push	{r0, r1, lr}
    752a:	f7ff ffb3 	bl	7494 <__aeabi_idiv>
    752e:	bc0e      	pop	{r1, r2, r3}
    7530:	4342      	muls	r2, r0
    7532:	1a89      	subs	r1, r1, r2
    7534:	4718      	bx	r3
    7536:	46c0      	nop			(mov r8, r8)

00007538 <__modsi3>:
    7538:	2301      	movs	r3, #1
    753a:	2900      	cmp	r1, #0
    753c:	d062      	beq.n	7604 <__modsi3+0xcc>
    753e:	d500      	bpl.n	7542 <__modsi3+0xa>
    7540:	4249      	negs	r1, r1
    7542:	b410      	push	{r4}
    7544:	b401      	push	{r0}
    7546:	2800      	cmp	r0, #0
    7548:	d500      	bpl.n	754c <__modsi3+0x14>
    754a:	4240      	negs	r0, r0
    754c:	4288      	cmp	r0, r1
    754e:	d353      	bcc.n	75f8 <__modsi3+0xc0>
    7550:	2401      	movs	r4, #1
    7552:	0724      	lsls	r4, r4, #28
    7554:	42a1      	cmp	r1, r4
    7556:	d204      	bcs.n	7562 <__modsi3+0x2a>
    7558:	4281      	cmp	r1, r0
    755a:	d202      	bcs.n	7562 <__modsi3+0x2a>
    755c:	0109      	lsls	r1, r1, #4
    755e:	011b      	lsls	r3, r3, #4
    7560:	e7f8      	b.n	7554 <__modsi3+0x1c>
    7562:	00e4      	lsls	r4, r4, #3
    7564:	42a1      	cmp	r1, r4
    7566:	d204      	bcs.n	7572 <__modsi3+0x3a>
    7568:	4281      	cmp	r1, r0
    756a:	d202      	bcs.n	7572 <__modsi3+0x3a>
    756c:	0049      	lsls	r1, r1, #1
    756e:	005b      	lsls	r3, r3, #1
    7570:	e7f8      	b.n	7564 <__modsi3+0x2c>
    7572:	2200      	movs	r2, #0
    7574:	4288      	cmp	r0, r1
    7576:	d300      	bcc.n	757a <__modsi3+0x42>
    7578:	1a40      	subs	r0, r0, r1
    757a:	084c      	lsrs	r4, r1, #1
    757c:	42a0      	cmp	r0, r4
    757e:	d305      	bcc.n	758c <__modsi3+0x54>
    7580:	1b00      	subs	r0, r0, r4
    7582:	469c      	mov	ip, r3
    7584:	2401      	movs	r4, #1
    7586:	41e3      	rors	r3, r4
    7588:	431a      	orrs	r2, r3
    758a:	4663      	mov	r3, ip
    758c:	088c      	lsrs	r4, r1, #2
    758e:	42a0      	cmp	r0, r4
    7590:	d305      	bcc.n	759e <__modsi3+0x66>
    7592:	1b00      	subs	r0, r0, r4
    7594:	469c      	mov	ip, r3
    7596:	2402      	movs	r4, #2
    7598:	41e3      	rors	r3, r4
    759a:	431a      	orrs	r2, r3
    759c:	4663      	mov	r3, ip
    759e:	08cc      	lsrs	r4, r1, #3
    75a0:	42a0      	cmp	r0, r4
    75a2:	d305      	bcc.n	75b0 <__modsi3+0x78>
    75a4:	1b00      	subs	r0, r0, r4
    75a6:	469c      	mov	ip, r3
    75a8:	2403      	movs	r4, #3
    75aa:	41e3      	rors	r3, r4
    75ac:	431a      	orrs	r2, r3
    75ae:	4663      	mov	r3, ip
    75b0:	469c      	mov	ip, r3
    75b2:	2800      	cmp	r0, #0
    75b4:	d003      	beq.n	75be <__modsi3+0x86>
    75b6:	091b      	lsrs	r3, r3, #4
    75b8:	d001      	beq.n	75be <__modsi3+0x86>
    75ba:	0909      	lsrs	r1, r1, #4
    75bc:	e7d9      	b.n	7572 <__modsi3+0x3a>
    75be:	240e      	movs	r4, #14
    75c0:	0724      	lsls	r4, r4, #28
    75c2:	4022      	ands	r2, r4
    75c4:	d018      	beq.n	75f8 <__modsi3+0xc0>
    75c6:	4663      	mov	r3, ip
    75c8:	2407      	movs	r4, #7
    75ca:	4223      	tst	r3, r4
    75cc:	d014      	beq.n	75f8 <__modsi3+0xc0>
    75ce:	4663      	mov	r3, ip
    75d0:	2403      	movs	r4, #3
    75d2:	41e3      	rors	r3, r4
    75d4:	421a      	tst	r2, r3
    75d6:	d001      	beq.n	75dc <__modsi3+0xa4>
    75d8:	08cc      	lsrs	r4, r1, #3
    75da:	1900      	adds	r0, r0, r4
    75dc:	4663      	mov	r3, ip
    75de:	2402      	movs	r4, #2
    75e0:	41e3      	rors	r3, r4
    75e2:	421a      	tst	r2, r3
    75e4:	d001      	beq.n	75ea <__modsi3+0xb2>
    75e6:	088c      	lsrs	r4, r1, #2
    75e8:	1900      	adds	r0, r0, r4
    75ea:	4663      	mov	r3, ip
    75ec:	2401      	movs	r4, #1
    75ee:	41e3      	rors	r3, r4
    75f0:	421a      	tst	r2, r3
    75f2:	d001      	beq.n	75f8 <__modsi3+0xc0>
    75f4:	084c      	lsrs	r4, r1, #1
    75f6:	1900      	adds	r0, r0, r4
    75f8:	bc10      	pop	{r4}
    75fa:	2c00      	cmp	r4, #0
    75fc:	d500      	bpl.n	7600 <__modsi3+0xc8>
    75fe:	4240      	negs	r0, r0
    7600:	bc10      	pop	{r4}
    7602:	4770      	bx	lr
    7604:	b502      	push	{r1, lr}
    7606:	f000 f803 	bl	7610 <__aeabi_idiv0>
    760a:	2000      	movs	r0, #0
    760c:	bc06      	pop	{r1, r2}
    760e:	4710      	bx	r2

00007610 <__aeabi_idiv0>:
    7610:	4770      	bx	lr
    7612:	46c0      	nop			(mov r8, r8)

00007614 <__aeabi_drsub>:
    7614:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
    7618:	ea000000 	b	7620 <__adddf3>

0000761c <__aeabi_dsub>:
    761c:	e2222102 	eor	r2, r2, #-2147483648	; 0x80000000

00007620 <__adddf3>:
    7620:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    7624:	e1a04080 	mov	r4, r0, lsl #1
    7628:	e1a05082 	mov	r5, r2, lsl #1
    762c:	e1340005 	teq	r4, r5
    7630:	01310003 	teqeq	r1, r3
    7634:	1194c001 	orrnes	ip, r4, r1
    7638:	1195c003 	orrnes	ip, r5, r3
    763c:	11f0cac4 	mvnnes	ip, r4, asr #21
    7640:	11f0cac5 	mvnnes	ip, r5, asr #21
    7644:	0a00008c 	beq	787c <__adddf3+0x25c>
    7648:	e1a04aa4 	mov	r4, r4, lsr #21
    764c:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
    7650:	b2655000 	rsblt	r5, r5, #0	; 0x0
    7654:	da000006 	ble	7674 <__adddf3+0x54>
    7658:	e0844005 	add	r4, r4, r5
    765c:	e0213003 	eor	r3, r1, r3
    7660:	e0202002 	eor	r2, r0, r2
    7664:	e0231001 	eor	r1, r3, r1
    7668:	e0220000 	eor	r0, r2, r0
    766c:	e0213003 	eor	r3, r1, r3
    7670:	e0202002 	eor	r2, r0, r2
    7674:	e3550036 	cmp	r5, #54	; 0x36
    7678:	88bd4030 	ldmhiia	sp!, {r4, r5, lr}
    767c:	812fff1e 	bxhi	lr
    7680:	e3100102 	tst	r0, #-2147483648	; 0x80000000
    7684:	e1a00600 	mov	r0, r0, lsl #12
    7688:	e3a0c601 	mov	ip, #1048576	; 0x100000
    768c:	e18c0620 	orr	r0, ip, r0, lsr #12
    7690:	0a000001 	beq	769c <__adddf3+0x7c>
    7694:	e2711000 	rsbs	r1, r1, #0	; 0x0
    7698:	e2e00000 	rsc	r0, r0, #0	; 0x0
    769c:	e3120102 	tst	r2, #-2147483648	; 0x80000000
    76a0:	e1a02602 	mov	r2, r2, lsl #12
    76a4:	e18c2622 	orr	r2, ip, r2, lsr #12
    76a8:	0a000001 	beq	76b4 <__adddf3+0x94>
    76ac:	e2733000 	rsbs	r3, r3, #0	; 0x0
    76b0:	e2e22000 	rsc	r2, r2, #0	; 0x0
    76b4:	e1340005 	teq	r4, r5
    76b8:	0a000069 	beq	7864 <__adddf3+0x244>
    76bc:	e2444001 	sub	r4, r4, #1	; 0x1
    76c0:	e275e020 	rsbs	lr, r5, #32	; 0x20
    76c4:	ba000005 	blt	76e0 <__adddf3+0xc0>
    76c8:	e1a0ce13 	mov	ip, r3, lsl lr
    76cc:	e0911533 	adds	r1, r1, r3, lsr r5
    76d0:	e2a00000 	adc	r0, r0, #0	; 0x0
    76d4:	e0911e12 	adds	r1, r1, r2, lsl lr
    76d8:	e0b00552 	adcs	r0, r0, r2, asr r5
    76dc:	ea000006 	b	76fc <__adddf3+0xdc>
    76e0:	e2455020 	sub	r5, r5, #32	; 0x20
    76e4:	e28ee020 	add	lr, lr, #32	; 0x20
    76e8:	e3530001 	cmp	r3, #1	; 0x1
    76ec:	e1a0ce12 	mov	ip, r2, lsl lr
    76f0:	238cc002 	orrcs	ip, ip, #2	; 0x2
    76f4:	e0911552 	adds	r1, r1, r2, asr r5
    76f8:	e0b00fc2 	adcs	r0, r0, r2, asr #31
    76fc:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
    7700:	5a000002 	bpl	7710 <__adddf3+0xf0>
    7704:	e27cc000 	rsbs	ip, ip, #0	; 0x0
    7708:	e2f11000 	rscs	r1, r1, #0	; 0x0
    770c:	e2e00000 	rsc	r0, r0, #0	; 0x0
    7710:	e3500601 	cmp	r0, #1048576	; 0x100000
    7714:	3a00000f 	bcc	7758 <__adddf3+0x138>
    7718:	e3500602 	cmp	r0, #2097152	; 0x200000
    771c:	3a000006 	bcc	773c <__adddf3+0x11c>
    7720:	e1b000a0 	movs	r0, r0, lsr #1
    7724:	e1b01061 	movs	r1, r1, rrx
    7728:	e1a0c06c 	mov	ip, ip, rrx
    772c:	e2844001 	add	r4, r4, #1	; 0x1
    7730:	e1a02a84 	mov	r2, r4, lsl #21
    7734:	e3720501 	cmn	r2, #4194304	; 0x400000
    7738:	2a00006b 	bcs	78ec <__adddf3+0x2cc>
    773c:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
    7740:	01b0c0a1 	moveqs	ip, r1, lsr #1
    7744:	e2b11000 	adcs	r1, r1, #0	; 0x0
    7748:	e0a00a04 	adc	r0, r0, r4, lsl #20
    774c:	e1800005 	orr	r0, r0, r5
    7750:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    7754:	e12fff1e 	bx	lr
    7758:	e1b0c08c 	movs	ip, ip, lsl #1
    775c:	e0b11001 	adcs	r1, r1, r1
    7760:	e0a00000 	adc	r0, r0, r0
    7764:	e3100601 	tst	r0, #1048576	; 0x100000
    7768:	e2444001 	sub	r4, r4, #1	; 0x1
    776c:	1afffff2 	bne	773c <__adddf3+0x11c>
    7770:	e3300000 	teq	r0, #0	; 0x0
    7774:	13a03014 	movne	r3, #20	; 0x14
    7778:	03a03034 	moveq	r3, #52	; 0x34
    777c:	01a00001 	moveq	r0, r1
    7780:	03a01000 	moveq	r1, #0	; 0x0
    7784:	e1a02000 	mov	r2, r0
    7788:	e3520801 	cmp	r2, #65536	; 0x10000
    778c:	21a02822 	movcs	r2, r2, lsr #16
    7790:	22433010 	subcs	r3, r3, #16	; 0x10
    7794:	e3520c01 	cmp	r2, #256	; 0x100
    7798:	21a02422 	movcs	r2, r2, lsr #8
    779c:	22433008 	subcs	r3, r3, #8	; 0x8
    77a0:	e3520010 	cmp	r2, #16	; 0x10
    77a4:	21a02222 	movcs	r2, r2, lsr #4
    77a8:	22433004 	subcs	r3, r3, #4	; 0x4
    77ac:	e3520004 	cmp	r2, #4	; 0x4
    77b0:	22433002 	subcs	r3, r3, #2	; 0x2
    77b4:	304330a2 	subcc	r3, r3, r2, lsr #1
    77b8:	e04331a2 	sub	r3, r3, r2, lsr #3
    77bc:	e2532020 	subs	r2, r3, #32	; 0x20
    77c0:	aa000007 	bge	77e4 <__adddf3+0x1c4>
    77c4:	e292200c 	adds	r2, r2, #12	; 0xc
    77c8:	da000004 	ble	77e0 <__adddf3+0x1c0>
    77cc:	e282c014 	add	ip, r2, #20	; 0x14
    77d0:	e262200c 	rsb	r2, r2, #12	; 0xc
    77d4:	e1a01c10 	mov	r1, r0, lsl ip
    77d8:	e1a00230 	mov	r0, r0, lsr r2
    77dc:	ea000004 	b	77f4 <__adddf3+0x1d4>
    77e0:	e2822014 	add	r2, r2, #20	; 0x14
    77e4:	d262c020 	rsble	ip, r2, #32	; 0x20
    77e8:	e1a00210 	mov	r0, r0, lsl r2
    77ec:	d1800c31 	orrle	r0, r0, r1, lsr ip
    77f0:	d1a01211 	movle	r1, r1, lsl r2
    77f4:	e0544003 	subs	r4, r4, r3
    77f8:	a0800a04 	addge	r0, r0, r4, lsl #20
    77fc:	a1800005 	orrge	r0, r0, r5
    7800:	a8bd4030 	ldmgeia	sp!, {r4, r5, lr}
    7804:	a12fff1e 	bxge	lr
    7808:	e1e04004 	mvn	r4, r4
    780c:	e254401f 	subs	r4, r4, #31	; 0x1f
    7810:	aa00000f 	bge	7854 <__adddf3+0x234>
    7814:	e294400c 	adds	r4, r4, #12	; 0xc
    7818:	ca000006 	bgt	7838 <__adddf3+0x218>
    781c:	e2844014 	add	r4, r4, #20	; 0x14
    7820:	e2642020 	rsb	r2, r4, #32	; 0x20
    7824:	e1a01431 	mov	r1, r1, lsr r4
    7828:	e1811210 	orr	r1, r1, r0, lsl r2
    782c:	e1850430 	orr	r0, r5, r0, lsr r4
    7830:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    7834:	e12fff1e 	bx	lr
    7838:	e264400c 	rsb	r4, r4, #12	; 0xc
    783c:	e2642020 	rsb	r2, r4, #32	; 0x20
    7840:	e1a01231 	mov	r1, r1, lsr r2
    7844:	e1811410 	orr	r1, r1, r0, lsl r4
    7848:	e1a00005 	mov	r0, r5
    784c:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    7850:	e12fff1e 	bx	lr
    7854:	e1a01430 	mov	r1, r0, lsr r4
    7858:	e1a00005 	mov	r0, r5
    785c:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    7860:	e12fff1e 	bx	lr
    7864:	e3340000 	teq	r4, #0	; 0x0
    7868:	e2222601 	eor	r2, r2, #1048576	; 0x100000
    786c:	02200601 	eoreq	r0, r0, #1048576	; 0x100000
    7870:	02844001 	addeq	r4, r4, #1	; 0x1
    7874:	12455001 	subne	r5, r5, #1	; 0x1
    7878:	eaffff8f 	b	76bc <__adddf3+0x9c>
    787c:	e1f0cac4 	mvns	ip, r4, asr #21
    7880:	11f0cac5 	mvnnes	ip, r5, asr #21
    7884:	0a00001d 	beq	7900 <__adddf3+0x2e0>
    7888:	e1340005 	teq	r4, r5
    788c:	01310003 	teqeq	r1, r3
    7890:	0a000004 	beq	78a8 <__adddf3+0x288>
    7894:	e3340000 	teq	r4, #0	; 0x0
    7898:	01a00002 	moveq	r0, r2
    789c:	01a01003 	moveq	r1, r3
    78a0:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    78a4:	e12fff1e 	bx	lr
    78a8:	e1300002 	teq	r0, r2
    78ac:	13a00000 	movne	r0, #0	; 0x0
    78b0:	13a01000 	movne	r1, #0	; 0x0
    78b4:	18bd4030 	ldmneia	sp!, {r4, r5, lr}
    78b8:	112fff1e 	bxne	lr
    78bc:	e1b0caa4 	movs	ip, r4, lsr #21
    78c0:	1a000004 	bne	78d8 <__adddf3+0x2b8>
    78c4:	e1b01081 	movs	r1, r1, lsl #1
    78c8:	e0b00000 	adcs	r0, r0, r0
    78cc:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
    78d0:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    78d4:	e12fff1e 	bx	lr
    78d8:	e2944501 	adds	r4, r4, #4194304	; 0x400000
    78dc:	32800601 	addcc	r0, r0, #1048576	; 0x100000
    78e0:	38bd4030 	ldmccia	sp!, {r4, r5, lr}
    78e4:	312fff1e 	bxcc	lr
    78e8:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
    78ec:	e385047f 	orr	r0, r5, #2130706432	; 0x7f000000
    78f0:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
    78f4:	e3a01000 	mov	r1, #0	; 0x0
    78f8:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    78fc:	e12fff1e 	bx	lr
    7900:	e1f0cac4 	mvns	ip, r4, asr #21
    7904:	11a00002 	movne	r0, r2
    7908:	11a01003 	movne	r1, r3
    790c:	01f0cac5 	mvneqs	ip, r5, asr #21
    7910:	11a02000 	movne	r2, r0
    7914:	11a03001 	movne	r3, r1
    7918:	e1914600 	orrs	r4, r1, r0, lsl #12
    791c:	01935602 	orreqs	r5, r3, r2, lsl #12
    7920:	01300002 	teqeq	r0, r2
    7924:	13800702 	orrne	r0, r0, #524288	; 0x80000
    7928:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    792c:	e12fff1e 	bx	lr

00007930 <__aeabi_ui2d>:
    7930:	e3300000 	teq	r0, #0	; 0x0
    7934:	03a01000 	moveq	r1, #0	; 0x0
    7938:	012fff1e 	bxeq	lr
    793c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    7940:	e3a04b01 	mov	r4, #1024	; 0x400
    7944:	e2844032 	add	r4, r4, #50	; 0x32
    7948:	e3a05000 	mov	r5, #0	; 0x0
    794c:	e1a01000 	mov	r1, r0
    7950:	e3a00000 	mov	r0, #0	; 0x0
    7954:	eaffff85 	b	7770 <__adddf3+0x150>

00007958 <__aeabi_i2d>:
    7958:	e3300000 	teq	r0, #0	; 0x0
    795c:	03a01000 	moveq	r1, #0	; 0x0
    7960:	012fff1e 	bxeq	lr
    7964:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    7968:	e3a04b01 	mov	r4, #1024	; 0x400
    796c:	e2844032 	add	r4, r4, #50	; 0x32
    7970:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
    7974:	42600000 	rsbmi	r0, r0, #0	; 0x0
    7978:	e1a01000 	mov	r1, r0
    797c:	e3a00000 	mov	r0, #0	; 0x0
    7980:	eaffff7a 	b	7770 <__adddf3+0x150>

00007984 <__aeabi_f2d>:
    7984:	e1b02080 	movs	r2, r0, lsl #1
    7988:	e1a001c2 	mov	r0, r2, asr #3
    798c:	e1a00060 	mov	r0, r0, rrx
    7990:	e1a01e02 	mov	r1, r2, lsl #28
    7994:	121234ff 	andnes	r3, r2, #-16777216	; 0xff000000
    7998:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    799c:	1220030e 	eorne	r0, r0, #939524096	; 0x38000000
    79a0:	112fff1e 	bxne	lr
    79a4:	e3320000 	teq	r2, #0	; 0x0
    79a8:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    79ac:	012fff1e 	bxeq	lr
    79b0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    79b4:	e3a04d0e 	mov	r4, #896	; 0x380
    79b8:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
    79bc:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
    79c0:	eaffff6a 	b	7770 <__adddf3+0x150>

000079c4 <__aeabi_ul2d>:
    79c4:	e1902001 	orrs	r2, r0, r1
    79c8:	012fff1e 	bxeq	lr
    79cc:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    79d0:	e3a05000 	mov	r5, #0	; 0x0
    79d4:	ea000006 	b	79f4 <__aeabi_l2d+0x1c>

000079d8 <__aeabi_l2d>:
    79d8:	e1902001 	orrs	r2, r0, r1
    79dc:	012fff1e 	bxeq	lr
    79e0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    79e4:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
    79e8:	5a000001 	bpl	79f4 <__aeabi_l2d+0x1c>
    79ec:	e2700000 	rsbs	r0, r0, #0	; 0x0
    79f0:	e2e11000 	rsc	r1, r1, #0	; 0x0
    79f4:	e3a04b01 	mov	r4, #1024	; 0x400
    79f8:	e2844032 	add	r4, r4, #50	; 0x32
    79fc:	e1a0c000 	mov	ip, r0
    7a00:	e1a00001 	mov	r0, r1
    7a04:	e1a0100c 	mov	r1, ip
    7a08:	e1b0cb20 	movs	ip, r0, lsr #22
    7a0c:	0affff3f 	beq	7710 <__adddf3+0xf0>
    7a10:	e3a02003 	mov	r2, #3	; 0x3
    7a14:	e1b0c1ac 	movs	ip, ip, lsr #3
    7a18:	12822003 	addne	r2, r2, #3	; 0x3
    7a1c:	e1b0c1ac 	movs	ip, ip, lsr #3
    7a20:	12822003 	addne	r2, r2, #3	; 0x3
    7a24:	e08221ac 	add	r2, r2, ip, lsr #3
    7a28:	e2623020 	rsb	r3, r2, #32	; 0x20
    7a2c:	e1a0c311 	mov	ip, r1, lsl r3
    7a30:	e1a01231 	mov	r1, r1, lsr r2
    7a34:	e1811310 	orr	r1, r1, r0, lsl r3
    7a38:	e1a00230 	mov	r0, r0, lsr r2
    7a3c:	e0844002 	add	r4, r4, r2
    7a40:	eaffff32 	b	7710 <__adddf3+0xf0>

00007a44 <__aeabi_dmul>:
    7a44:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    7a48:	e3a0c0ff 	mov	ip, #255	; 0xff
    7a4c:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    7a50:	e01c4a20 	ands	r4, ip, r0, lsr #20
    7a54:	101c5a22 	andnes	r5, ip, r2, lsr #20
    7a58:	1134000c 	teqne	r4, ip
    7a5c:	1135000c 	teqne	r5, ip
    7a60:	0b000075 	bleq	7c3c <__aeabi_dmul+0x1f8>
    7a64:	e0844005 	add	r4, r4, r5
    7a68:	e0206002 	eor	r6, r0, r2
    7a6c:	e1c00a8c 	bic	r0, r0, ip, lsl #21
    7a70:	e1c22a8c 	bic	r2, r2, ip, lsl #21
    7a74:	e1915600 	orrs	r5, r1, r0, lsl #12
    7a78:	11935602 	orrnes	r5, r3, r2, lsl #12
    7a7c:	e3800601 	orr	r0, r0, #1048576	; 0x100000
    7a80:	e3822601 	orr	r2, r2, #1048576	; 0x100000
    7a84:	0a00001d 	beq	7b00 <__aeabi_dmul+0xbc>
    7a88:	e08ec391 	umull	ip, lr, r1, r3
    7a8c:	e3a05000 	mov	r5, #0	; 0x0
    7a90:	e0a5e390 	umlal	lr, r5, r0, r3
    7a94:	e2063102 	and	r3, r6, #-2147483648	; 0x80000000
    7a98:	e0a5e291 	umlal	lr, r5, r1, r2
    7a9c:	e3a06000 	mov	r6, #0	; 0x0
    7aa0:	e0a65290 	umlal	r5, r6, r0, r2
    7aa4:	e33c0000 	teq	ip, #0	; 0x0
    7aa8:	138ee001 	orrne	lr, lr, #1	; 0x1
    7aac:	e24440ff 	sub	r4, r4, #255	; 0xff
    7ab0:	e3560c02 	cmp	r6, #512	; 0x200
    7ab4:	e2c44c03 	sbc	r4, r4, #768	; 0x300
    7ab8:	2a000002 	bcs	7ac8 <__aeabi_dmul+0x84>
    7abc:	e1b0e08e 	movs	lr, lr, lsl #1
    7ac0:	e0b55005 	adcs	r5, r5, r5
    7ac4:	e0a66006 	adc	r6, r6, r6
    7ac8:	e1830586 	orr	r0, r3, r6, lsl #11
    7acc:	e1800aa5 	orr	r0, r0, r5, lsr #21
    7ad0:	e1a01585 	mov	r1, r5, lsl #11
    7ad4:	e1811aae 	orr	r1, r1, lr, lsr #21
    7ad8:	e1a0e58e 	mov	lr, lr, lsl #11
    7adc:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    7ae0:	835c0c07 	cmphi	ip, #1792	; 0x700
    7ae4:	8a000011 	bhi	7b30 <__aeabi_dmul+0xec>
    7ae8:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
    7aec:	01b0e0a1 	moveqs	lr, r1, lsr #1
    7af0:	e2b11000 	adcs	r1, r1, #0	; 0x0
    7af4:	e0a00a04 	adc	r0, r0, r4, lsl #20
    7af8:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    7afc:	e12fff1e 	bx	lr
    7b00:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
    7b04:	e1860000 	orr	r0, r6, r0
    7b08:	e1811003 	orr	r1, r1, r3
    7b0c:	e0200002 	eor	r0, r0, r2
    7b10:	e05440ac 	subs	r4, r4, ip, lsr #1
    7b14:	c074500c 	rsbgts	r5, r4, ip
    7b18:	c1800a04 	orrgt	r0, r0, r4, lsl #20
    7b1c:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
    7b20:	c12fff1e 	bxgt	lr
    7b24:	e3800601 	orr	r0, r0, #1048576	; 0x100000
    7b28:	e3a0e000 	mov	lr, #0	; 0x0
    7b2c:	e2544001 	subs	r4, r4, #1	; 0x1
    7b30:	ca00005d 	bgt	7cac <__aeabi_dmul+0x268>
    7b34:	e3740036 	cmn	r4, #54	; 0x36
    7b38:	d3a01000 	movle	r1, #0	; 0x0
    7b3c:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
    7b40:	d8bd4070 	ldmleia	sp!, {r4, r5, r6, lr}
    7b44:	d12fff1e 	bxle	lr
    7b48:	e2644000 	rsb	r4, r4, #0	; 0x0
    7b4c:	e2544020 	subs	r4, r4, #32	; 0x20
    7b50:	aa00001a 	bge	7bc0 <__aeabi_dmul+0x17c>
    7b54:	e294400c 	adds	r4, r4, #12	; 0xc
    7b58:	ca00000c 	bgt	7b90 <__aeabi_dmul+0x14c>
    7b5c:	e2844014 	add	r4, r4, #20	; 0x14
    7b60:	e2645020 	rsb	r5, r4, #32	; 0x20
    7b64:	e1a03511 	mov	r3, r1, lsl r5
    7b68:	e1a01431 	mov	r1, r1, lsr r4
    7b6c:	e1811510 	orr	r1, r1, r0, lsl r5
    7b70:	e2002102 	and	r2, r0, #-2147483648	; 0x80000000
    7b74:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
    7b78:	e0911fa3 	adds	r1, r1, r3, lsr #31
    7b7c:	e0a20430 	adc	r0, r2, r0, lsr r4
    7b80:	e19ee083 	orrs	lr, lr, r3, lsl #1
    7b84:	01c11fa3 	biceq	r1, r1, r3, lsr #31
    7b88:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    7b8c:	e12fff1e 	bx	lr
    7b90:	e264400c 	rsb	r4, r4, #12	; 0xc
    7b94:	e2645020 	rsb	r5, r4, #32	; 0x20
    7b98:	e1a03411 	mov	r3, r1, lsl r4
    7b9c:	e1a01531 	mov	r1, r1, lsr r5
    7ba0:	e1811410 	orr	r1, r1, r0, lsl r4
    7ba4:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    7ba8:	e0911fa3 	adds	r1, r1, r3, lsr #31
    7bac:	e2a00000 	adc	r0, r0, #0	; 0x0
    7bb0:	e19ee083 	orrs	lr, lr, r3, lsl #1
    7bb4:	01c11fa3 	biceq	r1, r1, r3, lsr #31
    7bb8:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    7bbc:	e12fff1e 	bx	lr
    7bc0:	e2645020 	rsb	r5, r4, #32	; 0x20
    7bc4:	e18ee511 	orr	lr, lr, r1, lsl r5
    7bc8:	e1a03431 	mov	r3, r1, lsr r4
    7bcc:	e1833510 	orr	r3, r3, r0, lsl r5
    7bd0:	e1a01430 	mov	r1, r0, lsr r4
    7bd4:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    7bd8:	e1c11430 	bic	r1, r1, r0, lsr r4
    7bdc:	e0811fa3 	add	r1, r1, r3, lsr #31
    7be0:	e19ee083 	orrs	lr, lr, r3, lsl #1
    7be4:	01c11fa3 	biceq	r1, r1, r3, lsr #31
    7be8:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    7bec:	e12fff1e 	bx	lr
    7bf0:	e3340000 	teq	r4, #0	; 0x0
    7bf4:	1a000008 	bne	7c1c <__aeabi_dmul+0x1d8>
    7bf8:	e2006102 	and	r6, r0, #-2147483648	; 0x80000000
    7bfc:	e1b01081 	movs	r1, r1, lsl #1
    7c00:	e0a00000 	adc	r0, r0, r0
    7c04:	e3100601 	tst	r0, #1048576	; 0x100000
    7c08:	02444001 	subeq	r4, r4, #1	; 0x1
    7c0c:	0afffffa 	beq	7bfc <__aeabi_dmul+0x1b8>
    7c10:	e1800006 	orr	r0, r0, r6
    7c14:	e3350000 	teq	r5, #0	; 0x0
    7c18:	11a0f00e 	movne	pc, lr
    7c1c:	e2026102 	and	r6, r2, #-2147483648	; 0x80000000
    7c20:	e1b03083 	movs	r3, r3, lsl #1
    7c24:	e0a22002 	adc	r2, r2, r2
    7c28:	e3120601 	tst	r2, #1048576	; 0x100000
    7c2c:	02455001 	subeq	r5, r5, #1	; 0x1
    7c30:	0afffffa 	beq	7c20 <__aeabi_dmul+0x1dc>
    7c34:	e1822006 	orr	r2, r2, r6
    7c38:	e1a0f00e 	mov	pc, lr
    7c3c:	e134000c 	teq	r4, ip
    7c40:	e00c5a22 	and	r5, ip, r2, lsr #20
    7c44:	1135000c 	teqne	r5, ip
    7c48:	0a000007 	beq	7c6c <__aeabi_dmul+0x228>
    7c4c:	e1916080 	orrs	r6, r1, r0, lsl #1
    7c50:	11936082 	orrnes	r6, r3, r2, lsl #1
    7c54:	1affffe5 	bne	7bf0 <__aeabi_dmul+0x1ac>
    7c58:	e0200002 	eor	r0, r0, r2
    7c5c:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    7c60:	e3a01000 	mov	r1, #0	; 0x0
    7c64:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    7c68:	e12fff1e 	bx	lr
    7c6c:	e1916080 	orrs	r6, r1, r0, lsl #1
    7c70:	01a01003 	moveq	r1, r3
    7c74:	01a00002 	moveq	r0, r2
    7c78:	11936082 	orrnes	r6, r3, r2, lsl #1
    7c7c:	0a000010 	beq	7cc4 <__aeabi_dmul+0x280>
    7c80:	e134000c 	teq	r4, ip
    7c84:	1a000001 	bne	7c90 <__aeabi_dmul+0x24c>
    7c88:	e1916600 	orrs	r6, r1, r0, lsl #12
    7c8c:	1a00000c 	bne	7cc4 <__aeabi_dmul+0x280>
    7c90:	e135000c 	teq	r5, ip
    7c94:	1a000003 	bne	7ca8 <__aeabi_dmul+0x264>
    7c98:	e1936602 	orrs	r6, r3, r2, lsl #12
    7c9c:	11a01003 	movne	r1, r3
    7ca0:	11a00002 	movne	r0, r2
    7ca4:	1a000006 	bne	7cc4 <__aeabi_dmul+0x280>
    7ca8:	e0200002 	eor	r0, r0, r2
    7cac:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    7cb0:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    7cb4:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
    7cb8:	e3a01000 	mov	r1, #0	; 0x0
    7cbc:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    7cc0:	e12fff1e 	bx	lr
    7cc4:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    7cc8:	e380073e 	orr	r0, r0, #16252928	; 0xf80000
    7ccc:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    7cd0:	e12fff1e 	bx	lr

00007cd4 <__aeabi_ddiv>:
    7cd4:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    7cd8:	e3a0c0ff 	mov	ip, #255	; 0xff
    7cdc:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    7ce0:	e01c4a20 	ands	r4, ip, r0, lsr #20
    7ce4:	101c5a22 	andnes	r5, ip, r2, lsr #20
    7ce8:	1134000c 	teqne	r4, ip
    7cec:	1135000c 	teqne	r5, ip
    7cf0:	0b00005e 	bleq	7e70 <__aeabi_ddiv+0x19c>
    7cf4:	e0444005 	sub	r4, r4, r5
    7cf8:	e020e002 	eor	lr, r0, r2
    7cfc:	e1935602 	orrs	r5, r3, r2, lsl #12
    7d00:	e1a00600 	mov	r0, r0, lsl #12
    7d04:	0a00004c 	beq	7e3c <__aeabi_ddiv+0x168>
    7d08:	e1a02602 	mov	r2, r2, lsl #12
    7d0c:	e3a05201 	mov	r5, #268435456	; 0x10000000
    7d10:	e1852222 	orr	r2, r5, r2, lsr #4
    7d14:	e1822c23 	orr	r2, r2, r3, lsr #24
    7d18:	e1a03403 	mov	r3, r3, lsl #8
    7d1c:	e1855220 	orr	r5, r5, r0, lsr #4
    7d20:	e1855c21 	orr	r5, r5, r1, lsr #24
    7d24:	e1a06401 	mov	r6, r1, lsl #8
    7d28:	e20e0102 	and	r0, lr, #-2147483648	; 0x80000000
    7d2c:	e1550002 	cmp	r5, r2
    7d30:	01560003 	cmpeq	r6, r3
    7d34:	e2a440fd 	adc	r4, r4, #253	; 0xfd
    7d38:	e2844c03 	add	r4, r4, #768	; 0x300
    7d3c:	2a000001 	bcs	7d48 <__aeabi_ddiv+0x74>
    7d40:	e1b020a2 	movs	r2, r2, lsr #1
    7d44:	e1a03063 	mov	r3, r3, rrx
    7d48:	e0566003 	subs	r6, r6, r3
    7d4c:	e0c55002 	sbc	r5, r5, r2
    7d50:	e1b020a2 	movs	r2, r2, lsr #1
    7d54:	e1a03063 	mov	r3, r3, rrx
    7d58:	e3a01601 	mov	r1, #1048576	; 0x100000
    7d5c:	e3a0c702 	mov	ip, #524288	; 0x80000
    7d60:	e056e003 	subs	lr, r6, r3
    7d64:	e0d5e002 	sbcs	lr, r5, r2
    7d68:	20466003 	subcs	r6, r6, r3
    7d6c:	21a0500e 	movcs	r5, lr
    7d70:	2181100c 	orrcs	r1, r1, ip
    7d74:	e1b020a2 	movs	r2, r2, lsr #1
    7d78:	e1a03063 	mov	r3, r3, rrx
    7d7c:	e056e003 	subs	lr, r6, r3
    7d80:	e0d5e002 	sbcs	lr, r5, r2
    7d84:	20466003 	subcs	r6, r6, r3
    7d88:	21a0500e 	movcs	r5, lr
    7d8c:	218110ac 	orrcs	r1, r1, ip, lsr #1
    7d90:	e1b020a2 	movs	r2, r2, lsr #1
    7d94:	e1a03063 	mov	r3, r3, rrx
    7d98:	e056e003 	subs	lr, r6, r3
    7d9c:	e0d5e002 	sbcs	lr, r5, r2
    7da0:	20466003 	subcs	r6, r6, r3
    7da4:	21a0500e 	movcs	r5, lr
    7da8:	2181112c 	orrcs	r1, r1, ip, lsr #2
    7dac:	e1b020a2 	movs	r2, r2, lsr #1
    7db0:	e1a03063 	mov	r3, r3, rrx
    7db4:	e056e003 	subs	lr, r6, r3
    7db8:	e0d5e002 	sbcs	lr, r5, r2
    7dbc:	20466003 	subcs	r6, r6, r3
    7dc0:	21a0500e 	movcs	r5, lr
    7dc4:	218111ac 	orrcs	r1, r1, ip, lsr #3
    7dc8:	e195e006 	orrs	lr, r5, r6
    7dcc:	0a00000d 	beq	7e08 <__aeabi_ddiv+0x134>
    7dd0:	e1a05205 	mov	r5, r5, lsl #4
    7dd4:	e1855e26 	orr	r5, r5, r6, lsr #28
    7dd8:	e1a06206 	mov	r6, r6, lsl #4
    7ddc:	e1a02182 	mov	r2, r2, lsl #3
    7de0:	e1822ea3 	orr	r2, r2, r3, lsr #29
    7de4:	e1a03183 	mov	r3, r3, lsl #3
    7de8:	e1b0c22c 	movs	ip, ip, lsr #4
    7dec:	1affffdb 	bne	7d60 <__aeabi_ddiv+0x8c>
    7df0:	e3100601 	tst	r0, #1048576	; 0x100000
    7df4:	1a000006 	bne	7e14 <__aeabi_ddiv+0x140>
    7df8:	e1800001 	orr	r0, r0, r1
    7dfc:	e3a01000 	mov	r1, #0	; 0x0
    7e00:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
    7e04:	eaffffd5 	b	7d60 <__aeabi_ddiv+0x8c>
    7e08:	e3100601 	tst	r0, #1048576	; 0x100000
    7e0c:	01800001 	orreq	r0, r0, r1
    7e10:	03a01000 	moveq	r1, #0	; 0x0
    7e14:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    7e18:	835c0c07 	cmphi	ip, #1792	; 0x700
    7e1c:	8affff43 	bhi	7b30 <__aeabi_dmul+0xec>
    7e20:	e055c002 	subs	ip, r5, r2
    7e24:	0056c003 	subeqs	ip, r6, r3
    7e28:	01b0c0a1 	moveqs	ip, r1, lsr #1
    7e2c:	e2b11000 	adcs	r1, r1, #0	; 0x0
    7e30:	e0a00a04 	adc	r0, r0, r4, lsl #20
    7e34:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    7e38:	e12fff1e 	bx	lr
    7e3c:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
    7e40:	e18e0620 	orr	r0, lr, r0, lsr #12
    7e44:	e09440ac 	adds	r4, r4, ip, lsr #1
    7e48:	c074500c 	rsbgts	r5, r4, ip
    7e4c:	c1800a04 	orrgt	r0, r0, r4, lsl #20
    7e50:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
    7e54:	c12fff1e 	bxgt	lr
    7e58:	e3800601 	orr	r0, r0, #1048576	; 0x100000
    7e5c:	e3a0e000 	mov	lr, #0	; 0x0
    7e60:	e2544001 	subs	r4, r4, #1	; 0x1
    7e64:	eaffff31 	b	7b30 <__aeabi_dmul+0xec>
    7e68:	e185e006 	orr	lr, r5, r6
    7e6c:	eaffff2f 	b	7b30 <__aeabi_dmul+0xec>
    7e70:	e00c5a22 	and	r5, ip, r2, lsr #20
    7e74:	e134000c 	teq	r4, ip
    7e78:	0135000c 	teqeq	r5, ip
    7e7c:	0affff90 	beq	7cc4 <__aeabi_dmul+0x280>
    7e80:	e134000c 	teq	r4, ip
    7e84:	1a000006 	bne	7ea4 <__aeabi_ddiv+0x1d0>
    7e88:	e1914600 	orrs	r4, r1, r0, lsl #12
    7e8c:	1affff8c 	bne	7cc4 <__aeabi_dmul+0x280>
    7e90:	e135000c 	teq	r5, ip
    7e94:	1affff83 	bne	7ca8 <__aeabi_dmul+0x264>
    7e98:	e1a01003 	mov	r1, r3
    7e9c:	e1a00002 	mov	r0, r2
    7ea0:	eaffff87 	b	7cc4 <__aeabi_dmul+0x280>
    7ea4:	e135000c 	teq	r5, ip
    7ea8:	1a000004 	bne	7ec0 <__aeabi_ddiv+0x1ec>
    7eac:	e1935602 	orrs	r5, r3, r2, lsl #12
    7eb0:	0affff68 	beq	7c58 <__aeabi_dmul+0x214>
    7eb4:	e1a01003 	mov	r1, r3
    7eb8:	e1a00002 	mov	r0, r2
    7ebc:	eaffff80 	b	7cc4 <__aeabi_dmul+0x280>
    7ec0:	e1916080 	orrs	r6, r1, r0, lsl #1
    7ec4:	11936082 	orrnes	r6, r3, r2, lsl #1
    7ec8:	1affff48 	bne	7bf0 <__aeabi_dmul+0x1ac>
    7ecc:	e1914080 	orrs	r4, r1, r0, lsl #1
    7ed0:	1affff74 	bne	7ca8 <__aeabi_dmul+0x264>
    7ed4:	e1935082 	orrs	r5, r3, r2, lsl #1
    7ed8:	1affff5e 	bne	7c58 <__aeabi_dmul+0x214>
    7edc:	eaffff78 	b	7cc4 <__aeabi_dmul+0x280>
    7ee0:	e1a0c00d 	mov	ip, sp
    7ee4:	e92dd8f0 	stmdb	sp!, {r4, r5, r6, r7, fp, ip, lr, pc}
    7ee8:	e24cb004 	sub	fp, ip, #4	; 0x4
    7eec:	e24dd014 	sub	sp, sp, #20	; 0x14
    7ef0:	e50b0020 	str	r0, [fp, #-32]
    7ef4:	e50b1024 	str	r1, [fp, #-36]
    7ef8:	e50b2028 	str	r2, [fp, #-40]
    7efc:	e50b302c 	str	r3, [fp, #-44]
    7f00:	e51b3020 	ldr	r3, [fp, #-32]
    7f04:	e50b3030 	str	r3, [fp, #-48]
    7f08:	e51b3030 	ldr	r3, [fp, #-48]
    7f0c:	e3530000 	cmp	r3, #0	; 0x0
    7f10:	0a000002 	beq	7f20 <__aeabi_ddiv+0x24c>
    7f14:	e51b3030 	ldr	r3, [fp, #-48]
    7f18:	e3530001 	cmp	r3, #1	; 0x1
    7f1c:	0a000220 	beq	87a4 <__aeabi_ddiv+0xad0>
    7f20:	e51b3024 	ldr	r3, [fp, #-36]
    7f24:	e5932000 	ldr	r2, [r3]
    7f28:	e59f3bd8 	ldr	r3, [pc, #3032]	; 8b08 <__aeabi_ddiv+0xe34>
    7f2c:	e5832000 	str	r2, [r3]
    7f30:	e59f2bc8 	ldr	r2, [pc, #3016]	; 8b00 <__aeabi_ddiv+0xe2c>
    7f34:	e59f3c00 	ldr	r3, [pc, #3072]	; 8b3c <__aeabi_ddiv+0xe68>
    7f38:	e5823000 	str	r3, [r2]
    7f3c:	e59f3c00 	ldr	r3, [pc, #3072]	; 8b44 <__aeabi_ddiv+0xe70>
    7f40:	e5931000 	ldr	r1, [r3]
    7f44:	e59f2b08 	ldr	r2, [pc, #2824]	; 8a54 <__aeabi_ddiv+0xd80>
    7f48:	e59f3b08 	ldr	r3, [pc, #2824]	; 8a58 <__aeabi_ddiv+0xd84>
    7f4c:	e5823000 	str	r3, [r2]
    7f50:	e59f3afc 	ldr	r3, [pc, #2812]	; 8a54 <__aeabi_ddiv+0xd80>
    7f54:	e5933000 	ldr	r3, [r3]
    7f58:	e5813000 	str	r3, [r1]
    7f5c:	e5912000 	ldr	r2, [r1]
    7f60:	e59f3b9c 	ldr	r3, [pc, #2972]	; 8b04 <__aeabi_ddiv+0xe30>
    7f64:	e5832000 	str	r2, [r3]
    7f68:	e59f2be0 	ldr	r2, [pc, #3040]	; 8b50 <__aeabi_ddiv+0xe7c>
    7f6c:	e59f3bc8 	ldr	r3, [pc, #3016]	; 8b3c <__aeabi_ddiv+0xe68>
    7f70:	e5823000 	str	r3, [r2]
    7f74:	e59f2ae0 	ldr	r2, [pc, #2784]	; 8a5c <__aeabi_ddiv+0xd88>
    7f78:	e59f3ae0 	ldr	r3, [pc, #2784]	; 8a60 <__aeabi_ddiv+0xd8c>
    7f7c:	e5823000 	str	r3, [r2]
    7f80:	e59f2adc 	ldr	r2, [pc, #2780]	; 8a64 <__aeabi_ddiv+0xd90>
    7f84:	e59f3adc 	ldr	r3, [pc, #2780]	; 8a68 <__aeabi_ddiv+0xd94>
    7f88:	e5823000 	str	r3, [r2]
    7f8c:	e59f2b78 	ldr	r2, [pc, #2936]	; 8b0c <__aeabi_ddiv+0xe38>
    7f90:	e59f3ad4 	ldr	r3, [pc, #2772]	; 8a6c <__aeabi_ddiv+0xd98>
    7f94:	e5823000 	str	r3, [r2]
    7f98:	e59f3abc 	ldr	r3, [pc, #2748]	; 8a5c <__aeabi_ddiv+0xd88>
    7f9c:	e5932000 	ldr	r2, [r3]
    7fa0:	e59f3ab4 	ldr	r3, [pc, #2740]	; 8a5c <__aeabi_ddiv+0xd88>
    7fa4:	e5933000 	ldr	r3, [r3]
    7fa8:	e1a00002 	mov	r0, r2
    7fac:	e1a01003 	mov	r1, r3
    7fb0:	eb001c27 	bl	f054 <__aeabi_fmul>
    7fb4:	e1a03000 	mov	r3, r0
    7fb8:	e1a02003 	mov	r2, r3
    7fbc:	e59f3b10 	ldr	r3, [pc, #2832]	; 8ad4 <__aeabi_ddiv+0xe00>
    7fc0:	e5832000 	str	r2, [r3]
    7fc4:	e59f3a98 	ldr	r3, [pc, #2712]	; 8a64 <__aeabi_ddiv+0xd90>
    7fc8:	e5932000 	ldr	r2, [r3]
    7fcc:	e59f3a90 	ldr	r3, [pc, #2704]	; 8a64 <__aeabi_ddiv+0xd90>
    7fd0:	e5933000 	ldr	r3, [r3]
    7fd4:	e1a00002 	mov	r0, r2
    7fd8:	e1a01003 	mov	r1, r3
    7fdc:	eb001c1c 	bl	f054 <__aeabi_fmul>
    7fe0:	e1a03000 	mov	r3, r0
    7fe4:	e1a02003 	mov	r2, r3
    7fe8:	e59f3aec 	ldr	r3, [pc, #2796]	; 8adc <__aeabi_ddiv+0xe08>
    7fec:	e5832000 	str	r2, [r3]
    7ff0:	e59f3adc 	ldr	r3, [pc, #2780]	; 8ad4 <__aeabi_ddiv+0xe00>
    7ff4:	e5932000 	ldr	r2, [r3]
    7ff8:	e59f3adc 	ldr	r3, [pc, #2780]	; 8adc <__aeabi_ddiv+0xe08>
    7ffc:	e5933000 	ldr	r3, [r3]
    8000:	e1a00002 	mov	r0, r2
    8004:	e1a01003 	mov	r1, r3
    8008:	eb001b68 	bl	edb0 <__aeabi_fsub>
    800c:	e1a03000 	mov	r3, r0
    8010:	e1a02003 	mov	r2, r3
    8014:	e59f3acc 	ldr	r3, [pc, #2764]	; 8ae8 <__aeabi_ddiv+0xe14>
    8018:	e5832000 	str	r2, [r3]
    801c:	e59f3ab0 	ldr	r3, [pc, #2736]	; 8ad4 <__aeabi_ddiv+0xe00>
    8020:	e5932000 	ldr	r2, [r3]
    8024:	e59f3aa8 	ldr	r3, [pc, #2728]	; 8ad4 <__aeabi_ddiv+0xe00>
    8028:	e5933000 	ldr	r3, [r3]
    802c:	e1a00002 	mov	r0, r2
    8030:	e1a01003 	mov	r1, r3
    8034:	eb001c06 	bl	f054 <__aeabi_fmul>
    8038:	e1a03000 	mov	r3, r0
    803c:	e1a02003 	mov	r2, r3
    8040:	e59f3a7c 	ldr	r3, [pc, #2684]	; 8ac4 <__aeabi_ddiv+0xdf0>
    8044:	e5832000 	str	r2, [r3]
    8048:	e59f3a8c 	ldr	r3, [pc, #2700]	; 8adc <__aeabi_ddiv+0xe08>
    804c:	e5932000 	ldr	r2, [r3]
    8050:	e59f3a84 	ldr	r3, [pc, #2692]	; 8adc <__aeabi_ddiv+0xe08>
    8054:	e5933000 	ldr	r3, [r3]
    8058:	e1a00002 	mov	r0, r2
    805c:	e1a01003 	mov	r1, r3
    8060:	eb001bfb 	bl	f054 <__aeabi_fmul>
    8064:	e1a03000 	mov	r3, r0
    8068:	e1a02003 	mov	r2, r3
    806c:	e59f39fc 	ldr	r3, [pc, #2556]	; 8a70 <__aeabi_ddiv+0xd9c>
    8070:	e5832000 	str	r2, [r3]
    8074:	e59f3a48 	ldr	r3, [pc, #2632]	; 8ac4 <__aeabi_ddiv+0xdf0>
    8078:	e5932000 	ldr	r2, [r3]
    807c:	e59f39ec 	ldr	r3, [pc, #2540]	; 8a70 <__aeabi_ddiv+0xd9c>
    8080:	e5933000 	ldr	r3, [r3]
    8084:	e1a00002 	mov	r0, r2
    8088:	e1a01003 	mov	r1, r3
    808c:	eb001b47 	bl	edb0 <__aeabi_fsub>
    8090:	e1a03000 	mov	r3, r0
    8094:	e1a02003 	mov	r2, r3
    8098:	e59f3a28 	ldr	r3, [pc, #2600]	; 8ac8 <__aeabi_ddiv+0xdf4>
    809c:	e5832000 	str	r2, [r3]
    80a0:	e59f29cc 	ldr	r2, [pc, #2508]	; 8a74 <__aeabi_ddiv+0xda0>
    80a4:	e59f39cc 	ldr	r3, [pc, #2508]	; 8a78 <__aeabi_ddiv+0xda4>
    80a8:	e5823000 	str	r3, [r2]
    80ac:	e59f29c8 	ldr	r2, [pc, #2504]	; 8a7c <__aeabi_ddiv+0xda8>
    80b0:	e59f39a0 	ldr	r3, [pc, #2464]	; 8a58 <__aeabi_ddiv+0xd84>
    80b4:	e5823000 	str	r3, [r2]
    80b8:	e59f2a9c 	ldr	r2, [pc, #2716]	; 8b5c <__aeabi_ddiv+0xe88>
    80bc:	e3a03001 	mov	r3, #1	; 0x1
    80c0:	e5823000 	str	r3, [r2]
    80c4:	ea00019d 	b	8740 <__aeabi_ddiv+0xa6c>
    80c8:	e59f3a8c 	ldr	r3, [pc, #2700]	; 8b5c <__aeabi_ddiv+0xe88>
    80cc:	e5933000 	ldr	r3, [r3]
    80d0:	e1a03103 	mov	r3, r3, lsl #2
    80d4:	e1a02003 	mov	r2, r3
    80d8:	e59f399c 	ldr	r3, [pc, #2460]	; 8a7c <__aeabi_ddiv+0xda8>
    80dc:	e0825003 	add	r5, r2, r3
    80e0:	e59f3a74 	ldr	r3, [pc, #2676]	; 8b5c <__aeabi_ddiv+0xe88>
    80e4:	e5933000 	ldr	r3, [r3]
    80e8:	e1a03103 	mov	r3, r3, lsl #2
    80ec:	e1a02003 	mov	r2, r3
    80f0:	e59f3984 	ldr	r3, [pc, #2436]	; 8a7c <__aeabi_ddiv+0xda8>
    80f4:	e2433004 	sub	r3, r3, #4	; 0x4
    80f8:	e0823003 	add	r3, r2, r3
    80fc:	e5934000 	ldr	r4, [r3]
    8100:	e59f3a54 	ldr	r3, [pc, #2644]	; 8b5c <__aeabi_ddiv+0xe88>
    8104:	e5933000 	ldr	r3, [r3]
    8108:	e1a03083 	mov	r3, r3, lsl #1
    810c:	e2433001 	sub	r3, r3, #1	; 0x1
    8110:	e1a00003 	mov	r0, r3
    8114:	eb001b97 	bl	ef78 <__aeabi_i2f>
    8118:	e1a03000 	mov	r3, r0
    811c:	e1a00004 	mov	r0, r4
    8120:	e1a01003 	mov	r1, r3
    8124:	eb001bca 	bl	f054 <__aeabi_fmul>
    8128:	e1a03000 	mov	r3, r0
    812c:	e1a04003 	mov	r4, r3
    8130:	e59f3a24 	ldr	r3, [pc, #2596]	; 8b5c <__aeabi_ddiv+0xe88>
    8134:	e5933000 	ldr	r3, [r3]
    8138:	e1a00003 	mov	r0, r3
    813c:	eb001b8d 	bl	ef78 <__aeabi_i2f>
    8140:	e1a03000 	mov	r3, r0
    8144:	e1a00004 	mov	r0, r4
    8148:	e1a01003 	mov	r1, r3
    814c:	eb001c26 	bl	f1ec <__aeabi_fdiv>
    8150:	e1a03000 	mov	r3, r0
    8154:	e5853000 	str	r3, [r5]
    8158:	e59f2920 	ldr	r2, [pc, #2336]	; 8a80 <__aeabi_ddiv+0xdac>
    815c:	e3a03002 	mov	r3, #2	; 0x2
    8160:	e5823000 	str	r3, [r2]
    8164:	e59f2a00 	ldr	r2, [pc, #2560]	; 8b6c <__aeabi_ddiv+0xe98>
    8168:	e3a03000 	mov	r3, #0	; 0x0
    816c:	e5823000 	str	r3, [r2]
    8170:	e59f290c 	ldr	r2, [pc, #2316]	; 8a84 <__aeabi_ddiv+0xdb0>
    8174:	e3a03001 	mov	r3, #1	; 0x1
    8178:	e5823000 	str	r3, [r2]
    817c:	e59f39d8 	ldr	r3, [pc, #2520]	; 8b5c <__aeabi_ddiv+0xe88>
    8180:	e5932000 	ldr	r2, [r3]
    8184:	e59f39e0 	ldr	r3, [pc, #2528]	; 8b6c <__aeabi_ddiv+0xe98>
    8188:	e5933000 	ldr	r3, [r3]
    818c:	e0632002 	rsb	r2, r3, r2
    8190:	e59f38ec 	ldr	r3, [pc, #2284]	; 8a84 <__aeabi_ddiv+0xdb0>
    8194:	e5933000 	ldr	r3, [r3]
    8198:	e0822003 	add	r2, r2, r3
    819c:	e59f38e0 	ldr	r3, [pc, #2272]	; 8a84 <__aeabi_ddiv+0xdb0>
    81a0:	e5933000 	ldr	r3, [r3]
    81a4:	e1a00002 	mov	r0, r2
    81a8:	e1a01003 	mov	r1, r3
    81ac:	eb001cca 	bl	f4dc <____divsi3_from_arm>
    81b0:	e1a03000 	mov	r3, r0
    81b4:	e1a02003 	mov	r2, r3
    81b8:	e59f38c8 	ldr	r3, [pc, #2248]	; 8a88 <__aeabi_ddiv+0xdb4>
    81bc:	e5832000 	str	r2, [r3]
    81c0:	ea000142 	b	86d0 <__aeabi_ddiv+0x9fc>
    81c4:	e59f39a0 	ldr	r3, [pc, #2464]	; 8b6c <__aeabi_ddiv+0xe98>
    81c8:	e5934000 	ldr	r4, [r3]
    81cc:	e59f3988 	ldr	r3, [pc, #2440]	; 8b5c <__aeabi_ddiv+0xe88>
    81d0:	e5935000 	ldr	r5, [r3]
    81d4:	e59f3980 	ldr	r3, [pc, #2432]	; 8b5c <__aeabi_ddiv+0xe88>
    81d8:	e5933000 	ldr	r3, [r3]
    81dc:	e2432001 	sub	r2, r3, #1	; 0x1
    81e0:	e59f3974 	ldr	r3, [pc, #2420]	; 8b5c <__aeabi_ddiv+0xe88>
    81e4:	e5933000 	ldr	r3, [r3]
    81e8:	e2433001 	sub	r3, r3, #1	; 0x1
    81ec:	e0010293 	mul	r1, r3, r2
    81f0:	e59f3974 	ldr	r3, [pc, #2420]	; 8b6c <__aeabi_ddiv+0xe98>
    81f4:	e5932000 	ldr	r2, [r3]
    81f8:	e59f396c 	ldr	r3, [pc, #2412]	; 8b6c <__aeabi_ddiv+0xe98>
    81fc:	e5933000 	ldr	r3, [r3]
    8200:	e0030392 	mul	r3, r2, r3
    8204:	e0633001 	rsb	r3, r3, r1
    8208:	e1a00003 	mov	r0, r3
    820c:	eb001b59 	bl	ef78 <__aeabi_i2f>
    8210:	e1a06000 	mov	r6, r0
    8214:	e59f3940 	ldr	r3, [pc, #2368]	; 8b5c <__aeabi_ddiv+0xe88>
    8218:	e5933000 	ldr	r3, [r3]
    821c:	e1a03083 	mov	r3, r3, lsl #1
    8220:	e2432001 	sub	r2, r3, #1	; 0x1
    8224:	e59f3930 	ldr	r3, [pc, #2352]	; 8b5c <__aeabi_ddiv+0xe88>
    8228:	e5933000 	ldr	r3, [r3]
    822c:	e1a03083 	mov	r3, r3, lsl #1
    8230:	e2433003 	sub	r3, r3, #3	; 0x3
    8234:	e0030392 	mul	r3, r2, r3
    8238:	e1a00003 	mov	r0, r3
    823c:	eb001b4d 	bl	ef78 <__aeabi_i2f>
    8240:	e1a03000 	mov	r3, r0
    8244:	e1a00006 	mov	r0, r6
    8248:	e1a01003 	mov	r1, r3
    824c:	eb001be6 	bl	f1ec <__aeabi_fdiv>
    8250:	e1a03000 	mov	r3, r0
    8254:	e1a02003 	mov	r2, r3
    8258:	e59f18ec 	ldr	r1, [pc, #2284]	; 8b4c <__aeabi_ddiv+0xe78>
    825c:	e1a03004 	mov	r3, r4
    8260:	e1a03083 	mov	r3, r3, lsl #1
    8264:	e0833004 	add	r3, r3, r4
    8268:	e1a03103 	mov	r3, r3, lsl #2
    826c:	e0833004 	add	r3, r3, r4
    8270:	e0833005 	add	r3, r3, r5
    8274:	e7812103 	str	r2, [r1, r3, lsl #2]
    8278:	e59f38ec 	ldr	r3, [pc, #2284]	; 8b6c <__aeabi_ddiv+0xe98>
    827c:	e5933000 	ldr	r3, [r3]
    8280:	e3530000 	cmp	r3, #0	; 0x0
    8284:	da0000af 	ble	8548 <__aeabi_ddiv+0x874>
    8288:	e59f38cc 	ldr	r3, [pc, #2252]	; 8b5c <__aeabi_ddiv+0xe88>
    828c:	e5932000 	ldr	r2, [r3]
    8290:	e59f38d4 	ldr	r3, [pc, #2260]	; 8b6c <__aeabi_ddiv+0xe98>
    8294:	e5933000 	ldr	r3, [r3]
    8298:	e0633002 	rsb	r3, r3, r2
    829c:	e2832001 	add	r2, r3, #1	; 0x1
    82a0:	e59f37d8 	ldr	r3, [pc, #2008]	; 8a80 <__aeabi_ddiv+0xdac>
    82a4:	e5933000 	ldr	r3, [r3]
    82a8:	e0030392 	mul	r3, r2, r3
    82ac:	e1a00003 	mov	r0, r3
    82b0:	eb001b30 	bl	ef78 <__aeabi_i2f>
    82b4:	e1a04000 	mov	r4, r0
    82b8:	e59f389c 	ldr	r3, [pc, #2204]	; 8b5c <__aeabi_ddiv+0xe88>
    82bc:	e5932000 	ldr	r2, [r3]
    82c0:	e59f38a4 	ldr	r3, [pc, #2212]	; 8b6c <__aeabi_ddiv+0xe98>
    82c4:	e5933000 	ldr	r3, [r3]
    82c8:	e0823003 	add	r3, r2, r3
    82cc:	e1a00003 	mov	r0, r3
    82d0:	eb001b28 	bl	ef78 <__aeabi_i2f>
    82d4:	e1a03000 	mov	r3, r0
    82d8:	e1a00004 	mov	r0, r4
    82dc:	e1a01003 	mov	r1, r3
    82e0:	eb001bc1 	bl	f1ec <__aeabi_fdiv>
    82e4:	e1a03000 	mov	r3, r0
    82e8:	e1a02003 	mov	r2, r3
    82ec:	e59f3798 	ldr	r3, [pc, #1944]	; 8a8c <__aeabi_ddiv+0xdb8>
    82f0:	e5832000 	str	r2, [r3]
    82f4:	e59f3870 	ldr	r3, [pc, #2160]	; 8b6c <__aeabi_ddiv+0xe98>
    82f8:	e5932000 	ldr	r2, [r3]
    82fc:	e1a03002 	mov	r3, r2
    8300:	e1a03083 	mov	r3, r3, lsl #1
    8304:	e0833002 	add	r3, r3, r2
    8308:	e1a03103 	mov	r3, r3, lsl #2
    830c:	e0832002 	add	r2, r3, r2
    8310:	e59f3844 	ldr	r3, [pc, #2116]	; 8b5c <__aeabi_ddiv+0xe88>
    8314:	e5933000 	ldr	r3, [r3]
    8318:	e0823003 	add	r3, r2, r3
    831c:	e1a02103 	mov	r2, r3, lsl #2
    8320:	e59f3754 	ldr	r3, [pc, #1876]	; 8a7c <__aeabi_ddiv+0xda8>
    8324:	e0827003 	add	r7, r2, r3
    8328:	e59f383c 	ldr	r3, [pc, #2108]	; 8b6c <__aeabi_ddiv+0xe98>
    832c:	e5932000 	ldr	r2, [r3]
    8330:	e1a03002 	mov	r3, r2
    8334:	e1a03083 	mov	r3, r3, lsl #1
    8338:	e0833002 	add	r3, r3, r2
    833c:	e1a03103 	mov	r3, r3, lsl #2
    8340:	e0832002 	add	r2, r3, r2
    8344:	e59f3810 	ldr	r3, [pc, #2064]	; 8b5c <__aeabi_ddiv+0xe88>
    8348:	e5933000 	ldr	r3, [r3]
    834c:	e0823003 	add	r3, r2, r3
    8350:	e1a01103 	mov	r1, r3, lsl #2
    8354:	e3e02033 	mvn	r2, #51	; 0x33
    8358:	e59f371c 	ldr	r3, [pc, #1820]	; 8a7c <__aeabi_ddiv+0xda8>
    835c:	e0823003 	add	r3, r2, r3
    8360:	e0813003 	add	r3, r1, r3
    8364:	e5933000 	ldr	r3, [r3]
    8368:	e1a00003 	mov	r0, r3
    836c:	ebfffd84 	bl	7984 <__aeabi_f2d>
    8370:	e1a05000 	mov	r5, r0
    8374:	e1a06001 	mov	r6, r1
    8378:	e59f370c 	ldr	r3, [pc, #1804]	; 8a8c <__aeabi_ddiv+0xdb8>
    837c:	e5933000 	ldr	r3, [r3]
    8380:	e1a00003 	mov	r0, r3
    8384:	ebfffd7e 	bl	7984 <__aeabi_f2d>
    8388:	e1a03000 	mov	r3, r0
    838c:	e1a04001 	mov	r4, r1
    8390:	e1a00003 	mov	r0, r3
    8394:	e1a01004 	mov	r1, r4
    8398:	eb001c58 	bl	f500 <__sqrt_from_arm>
    839c:	e1a03000 	mov	r3, r0
    83a0:	e1a04001 	mov	r4, r1
    83a4:	e1a00005 	mov	r0, r5
    83a8:	e1a01006 	mov	r1, r6
    83ac:	e1a02003 	mov	r2, r3
    83b0:	e1a03004 	mov	r3, r4
    83b4:	ebfffda2 	bl	7a44 <__aeabi_dmul>
    83b8:	e1a03000 	mov	r3, r0
    83bc:	e1a04001 	mov	r4, r1
    83c0:	e1a00003 	mov	r0, r3
    83c4:	e1a01004 	mov	r1, r4
    83c8:	eb001a4e 	bl	ed08 <__aeabi_d2f>
    83cc:	e1a03000 	mov	r3, r0
    83d0:	e5873000 	str	r3, [r7]
    83d4:	e59f26a4 	ldr	r2, [pc, #1700]	; 8a80 <__aeabi_ddiv+0xdac>
    83d8:	e3a03001 	mov	r3, #1	; 0x1
    83dc:	e5823000 	str	r3, [r2]
    83e0:	e59f3774 	ldr	r3, [pc, #1908]	; 8b5c <__aeabi_ddiv+0xe88>
    83e4:	e5932000 	ldr	r2, [r3]
    83e8:	e1a03002 	mov	r3, r2
    83ec:	e1a03083 	mov	r3, r3, lsl #1
    83f0:	e0833002 	add	r3, r3, r2
    83f4:	e1a03103 	mov	r3, r3, lsl #2
    83f8:	e0832002 	add	r2, r3, r2
    83fc:	e59f3768 	ldr	r3, [pc, #1896]	; 8b6c <__aeabi_ddiv+0xe98>
    8400:	e5933000 	ldr	r3, [r3]
    8404:	e0823003 	add	r3, r2, r3
    8408:	e2434001 	sub	r4, r3, #1	; 0x1
    840c:	e59f3758 	ldr	r3, [pc, #1880]	; 8b6c <__aeabi_ddiv+0xe98>
    8410:	e5932000 	ldr	r2, [r3]
    8414:	e1a03002 	mov	r3, r2
    8418:	e1a03083 	mov	r3, r3, lsl #1
    841c:	e0833002 	add	r3, r3, r2
    8420:	e1a03103 	mov	r3, r3, lsl #2
    8424:	e0832002 	add	r2, r3, r2
    8428:	e59f372c 	ldr	r3, [pc, #1836]	; 8b5c <__aeabi_ddiv+0xe88>
    842c:	e5933000 	ldr	r3, [r3]
    8430:	e0823003 	add	r3, r2, r3
    8434:	e1a02103 	mov	r2, r3, lsl #2
    8438:	e59f363c 	ldr	r3, [pc, #1596]	; 8a7c <__aeabi_ddiv+0xda8>
    843c:	e0823003 	add	r3, r2, r3
    8440:	e5931000 	ldr	r1, [r3]
    8444:	e59f3710 	ldr	r3, [pc, #1808]	; 8b5c <__aeabi_ddiv+0xe88>
    8448:	e5932000 	ldr	r2, [r3]
    844c:	e1a03002 	mov	r3, r2
    8450:	e1a03083 	mov	r3, r3, lsl #1
    8454:	e0833002 	add	r3, r3, r2
    8458:	e1a03103 	mov	r3, r3, lsl #2
    845c:	e0832002 	add	r2, r3, r2
    8460:	e59f3704 	ldr	r3, [pc, #1796]	; 8b6c <__aeabi_ddiv+0xe98>
    8464:	e5933000 	ldr	r3, [r3]
    8468:	e0823003 	add	r3, r2, r3
    846c:	e2432001 	sub	r2, r3, #1	; 0x1
    8470:	e59f36e0 	ldr	r3, [pc, #1760]	; 8b58 <__aeabi_ddiv+0xe84>
    8474:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    8478:	e1a00001 	mov	r0, r1
    847c:	e1a01003 	mov	r1, r3
    8480:	eb001af3 	bl	f054 <__aeabi_fmul>
    8484:	e1a03000 	mov	r3, r0
    8488:	e1a02003 	mov	r2, r3
    848c:	e59f36c4 	ldr	r3, [pc, #1732]	; 8b58 <__aeabi_ddiv+0xe84>
    8490:	e7832104 	str	r2, [r3, r4, lsl #2]
    8494:	e59f36c0 	ldr	r3, [pc, #1728]	; 8b5c <__aeabi_ddiv+0xe88>
    8498:	e5932000 	ldr	r2, [r3]
    849c:	e1a03002 	mov	r3, r2
    84a0:	e1a03083 	mov	r3, r3, lsl #1
    84a4:	e0833002 	add	r3, r3, r2
    84a8:	e1a03103 	mov	r3, r3, lsl #2
    84ac:	e0832002 	add	r2, r3, r2
    84b0:	e59f36b4 	ldr	r3, [pc, #1716]	; 8b6c <__aeabi_ddiv+0xe98>
    84b4:	e5933000 	ldr	r3, [r3]
    84b8:	e0823003 	add	r3, r2, r3
    84bc:	e2434001 	sub	r4, r3, #1	; 0x1
    84c0:	e59f36a4 	ldr	r3, [pc, #1700]	; 8b6c <__aeabi_ddiv+0xe98>
    84c4:	e5932000 	ldr	r2, [r3]
    84c8:	e1a03002 	mov	r3, r2
    84cc:	e1a03083 	mov	r3, r3, lsl #1
    84d0:	e0833002 	add	r3, r3, r2
    84d4:	e1a03103 	mov	r3, r3, lsl #2
    84d8:	e0832002 	add	r2, r3, r2
    84dc:	e59f3678 	ldr	r3, [pc, #1656]	; 8b5c <__aeabi_ddiv+0xe88>
    84e0:	e5933000 	ldr	r3, [r3]
    84e4:	e0823003 	add	r3, r2, r3
    84e8:	e1a02103 	mov	r2, r3, lsl #2
    84ec:	e59f3588 	ldr	r3, [pc, #1416]	; 8a7c <__aeabi_ddiv+0xda8>
    84f0:	e0823003 	add	r3, r2, r3
    84f4:	e5931000 	ldr	r1, [r3]
    84f8:	e59f365c 	ldr	r3, [pc, #1628]	; 8b5c <__aeabi_ddiv+0xe88>
    84fc:	e5932000 	ldr	r2, [r3]
    8500:	e1a03002 	mov	r3, r2
    8504:	e1a03083 	mov	r3, r3, lsl #1
    8508:	e0833002 	add	r3, r3, r2
    850c:	e1a03103 	mov	r3, r3, lsl #2
    8510:	e0832002 	add	r2, r3, r2
    8514:	e59f3650 	ldr	r3, [pc, #1616]	; 8b6c <__aeabi_ddiv+0xe98>
    8518:	e5933000 	ldr	r3, [r3]
    851c:	e0823003 	add	r3, r2, r3
    8520:	e2432001 	sub	r2, r3, #1	; 0x1
    8524:	e59f3634 	ldr	r3, [pc, #1588]	; 8b60 <__aeabi_ddiv+0xe8c>
    8528:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    852c:	e1a00001 	mov	r0, r1
    8530:	e1a01003 	mov	r1, r3
    8534:	eb001ac6 	bl	f054 <__aeabi_fmul>
    8538:	e1a03000 	mov	r3, r0
    853c:	e1a02003 	mov	r2, r3
    8540:	e59f3618 	ldr	r3, [pc, #1560]	; 8b60 <__aeabi_ddiv+0xe8c>
    8544:	e7832104 	str	r2, [r3, r4, lsl #2]
    8548:	e59f361c 	ldr	r3, [pc, #1564]	; 8b6c <__aeabi_ddiv+0xe98>
    854c:	e5932000 	ldr	r2, [r3]
    8550:	e1a03002 	mov	r3, r2
    8554:	e1a03083 	mov	r3, r3, lsl #1
    8558:	e0833002 	add	r3, r3, r2
    855c:	e1a03103 	mov	r3, r3, lsl #2
    8560:	e0832002 	add	r2, r3, r2
    8564:	e59f35f0 	ldr	r3, [pc, #1520]	; 8b5c <__aeabi_ddiv+0xe88>
    8568:	e5933000 	ldr	r3, [r3]
    856c:	e0824003 	add	r4, r2, r3
    8570:	e59f35f4 	ldr	r3, [pc, #1524]	; 8b6c <__aeabi_ddiv+0xe98>
    8574:	e5932000 	ldr	r2, [r3]
    8578:	e1a03002 	mov	r3, r2
    857c:	e1a03083 	mov	r3, r3, lsl #1
    8580:	e0833002 	add	r3, r3, r2
    8584:	e1a03103 	mov	r3, r3, lsl #2
    8588:	e0832002 	add	r2, r3, r2
    858c:	e59f35c8 	ldr	r3, [pc, #1480]	; 8b5c <__aeabi_ddiv+0xe88>
    8590:	e5933000 	ldr	r3, [r3]
    8594:	e0823003 	add	r3, r2, r3
    8598:	e1a02103 	mov	r2, r3, lsl #2
    859c:	e59f34d8 	ldr	r3, [pc, #1240]	; 8a7c <__aeabi_ddiv+0xda8>
    85a0:	e0823003 	add	r3, r2, r3
    85a4:	e5931000 	ldr	r1, [r3]
    85a8:	e59f35bc 	ldr	r3, [pc, #1468]	; 8b6c <__aeabi_ddiv+0xe98>
    85ac:	e5932000 	ldr	r2, [r3]
    85b0:	e1a03002 	mov	r3, r2
    85b4:	e1a03083 	mov	r3, r3, lsl #1
    85b8:	e0833002 	add	r3, r3, r2
    85bc:	e1a03103 	mov	r3, r3, lsl #2
    85c0:	e0832002 	add	r2, r3, r2
    85c4:	e59f3590 	ldr	r3, [pc, #1424]	; 8b5c <__aeabi_ddiv+0xe88>
    85c8:	e5933000 	ldr	r3, [r3]
    85cc:	e0822003 	add	r2, r2, r3
    85d0:	e59f3580 	ldr	r3, [pc, #1408]	; 8b58 <__aeabi_ddiv+0xe84>
    85d4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    85d8:	e1a00001 	mov	r0, r1
    85dc:	e1a01003 	mov	r1, r3
    85e0:	eb001a9b 	bl	f054 <__aeabi_fmul>
    85e4:	e1a03000 	mov	r3, r0
    85e8:	e1a02003 	mov	r2, r3
    85ec:	e59f3564 	ldr	r3, [pc, #1380]	; 8b58 <__aeabi_ddiv+0xe84>
    85f0:	e7832104 	str	r2, [r3, r4, lsl #2]
    85f4:	e59f3570 	ldr	r3, [pc, #1392]	; 8b6c <__aeabi_ddiv+0xe98>
    85f8:	e5932000 	ldr	r2, [r3]
    85fc:	e1a03002 	mov	r3, r2
    8600:	e1a03083 	mov	r3, r3, lsl #1
    8604:	e0833002 	add	r3, r3, r2
    8608:	e1a03103 	mov	r3, r3, lsl #2
    860c:	e0832002 	add	r2, r3, r2
    8610:	e59f3544 	ldr	r3, [pc, #1348]	; 8b5c <__aeabi_ddiv+0xe88>
    8614:	e5933000 	ldr	r3, [r3]
    8618:	e0824003 	add	r4, r2, r3
    861c:	e59f3548 	ldr	r3, [pc, #1352]	; 8b6c <__aeabi_ddiv+0xe98>
    8620:	e5932000 	ldr	r2, [r3]
    8624:	e1a03002 	mov	r3, r2
    8628:	e1a03083 	mov	r3, r3, lsl #1
    862c:	e0833002 	add	r3, r3, r2
    8630:	e1a03103 	mov	r3, r3, lsl #2
    8634:	e0832002 	add	r2, r3, r2
    8638:	e59f351c 	ldr	r3, [pc, #1308]	; 8b5c <__aeabi_ddiv+0xe88>
    863c:	e5933000 	ldr	r3, [r3]
    8640:	e0823003 	add	r3, r2, r3
    8644:	e1a02103 	mov	r2, r3, lsl #2
    8648:	e59f342c 	ldr	r3, [pc, #1068]	; 8a7c <__aeabi_ddiv+0xda8>
    864c:	e0823003 	add	r3, r2, r3
    8650:	e5931000 	ldr	r1, [r3]
    8654:	e59f3510 	ldr	r3, [pc, #1296]	; 8b6c <__aeabi_ddiv+0xe98>
    8658:	e5932000 	ldr	r2, [r3]
    865c:	e1a03002 	mov	r3, r2
    8660:	e1a03083 	mov	r3, r3, lsl #1
    8664:	e0833002 	add	r3, r3, r2
    8668:	e1a03103 	mov	r3, r3, lsl #2
    866c:	e0832002 	add	r2, r3, r2
    8670:	e59f34e4 	ldr	r3, [pc, #1252]	; 8b5c <__aeabi_ddiv+0xe88>
    8674:	e5933000 	ldr	r3, [r3]
    8678:	e0822003 	add	r2, r2, r3
    867c:	e59f34dc 	ldr	r3, [pc, #1244]	; 8b60 <__aeabi_ddiv+0xe8c>
    8680:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    8684:	e1a00001 	mov	r0, r1
    8688:	e1a01003 	mov	r1, r3
    868c:	eb001a70 	bl	f054 <__aeabi_fmul>
    8690:	e1a03000 	mov	r3, r0
    8694:	e1a02003 	mov	r2, r3
    8698:	e59f34c0 	ldr	r3, [pc, #1216]	; 8b60 <__aeabi_ddiv+0xe8c>
    869c:	e7832104 	str	r2, [r3, r4, lsl #2]
    86a0:	e59f33e0 	ldr	r3, [pc, #992]	; 8a88 <__aeabi_ddiv+0xdb4>
    86a4:	e5933000 	ldr	r3, [r3]
    86a8:	e2432001 	sub	r2, r3, #1	; 0x1
    86ac:	e59f33d4 	ldr	r3, [pc, #980]	; 8a88 <__aeabi_ddiv+0xdb4>
    86b0:	e5832000 	str	r2, [r3]
    86b4:	e59f34b0 	ldr	r3, [pc, #1200]	; 8b6c <__aeabi_ddiv+0xe98>
    86b8:	e5932000 	ldr	r2, [r3]
    86bc:	e59f33c0 	ldr	r3, [pc, #960]	; 8a84 <__aeabi_ddiv+0xdb0>
    86c0:	e5933000 	ldr	r3, [r3]
    86c4:	e0822003 	add	r2, r2, r3
    86c8:	e59f349c 	ldr	r3, [pc, #1180]	; 8b6c <__aeabi_ddiv+0xe98>
    86cc:	e5832000 	str	r2, [r3]
    86d0:	e59f33b0 	ldr	r3, [pc, #944]	; 8a88 <__aeabi_ddiv+0xdb4>
    86d4:	e5933000 	ldr	r3, [r3]
    86d8:	e3530000 	cmp	r3, #0	; 0x0
    86dc:	cafffeb8 	bgt	81c4 <__aeabi_ddiv+0x4f0>
    86e0:	e59f3474 	ldr	r3, [pc, #1140]	; 8b5c <__aeabi_ddiv+0xe88>
    86e4:	e5934000 	ldr	r4, [r3]
    86e8:	e59f346c 	ldr	r3, [pc, #1132]	; 8b5c <__aeabi_ddiv+0xe88>
    86ec:	e5933000 	ldr	r3, [r3]
    86f0:	e2833001 	add	r3, r3, #1	; 0x1
    86f4:	e1a00003 	mov	r0, r3
    86f8:	eb001a1e 	bl	ef78 <__aeabi_i2f>
    86fc:	e1a02000 	mov	r2, r0
    8700:	e59f3388 	ldr	r3, [pc, #904]	; 8a90 <__aeabi_ddiv+0xdbc>
    8704:	e7832104 	str	r2, [r3, r4, lsl #2]
    8708:	e59f344c 	ldr	r3, [pc, #1100]	; 8b5c <__aeabi_ddiv+0xe88>
    870c:	e5934000 	ldr	r4, [r3]
    8710:	e59f3444 	ldr	r3, [pc, #1092]	; 8b5c <__aeabi_ddiv+0xe88>
    8714:	e5933000 	ldr	r3, [r3]
    8718:	e1a00003 	mov	r0, r3
    871c:	eb001a15 	bl	ef78 <__aeabi_i2f>
    8720:	e1a02000 	mov	r2, r0
    8724:	e59f3368 	ldr	r3, [pc, #872]	; 8a94 <__aeabi_ddiv+0xdc0>
    8728:	e7832104 	str	r2, [r3, r4, lsl #2]
    872c:	e59f3428 	ldr	r3, [pc, #1064]	; 8b5c <__aeabi_ddiv+0xe88>
    8730:	e5933000 	ldr	r3, [r3]
    8734:	e2832001 	add	r2, r3, #1	; 0x1
    8738:	e59f341c 	ldr	r3, [pc, #1052]	; 8b5c <__aeabi_ddiv+0xe88>
    873c:	e5832000 	str	r2, [r3]
    8740:	e59f3414 	ldr	r3, [pc, #1044]	; 8b5c <__aeabi_ddiv+0xe88>
    8744:	e5932000 	ldr	r2, [r3]
    8748:	e59f33b8 	ldr	r3, [pc, #952]	; 8b08 <__aeabi_ddiv+0xe34>
    874c:	e5933000 	ldr	r3, [r3]
    8750:	e1520003 	cmp	r2, r3
    8754:	dafffe5b 	ble	80c8 <__aeabi_ddiv+0x3f4>
    8758:	e59f23ec 	ldr	r2, [pc, #1004]	; 8b4c <__aeabi_ddiv+0xe78>
    875c:	e59f33d8 	ldr	r3, [pc, #984]	; 8b3c <__aeabi_ddiv+0xe68>
    8760:	e5823038 	str	r3, [r2, #56]
    8764:	e59f2390 	ldr	r2, [pc, #912]	; 8afc <__aeabi_ddiv+0xe28>
    8768:	e59f3328 	ldr	r3, [pc, #808]	; 8a98 <__aeabi_ddiv+0xdc4>
    876c:	e5823000 	str	r3, [r2]
    8770:	e59f3384 	ldr	r3, [pc, #900]	; 8afc <__aeabi_ddiv+0xe28>
    8774:	e5932000 	ldr	r2, [r3]
    8778:	e59f33b8 	ldr	r3, [pc, #952]	; 8b38 <__aeabi_ddiv+0xe64>
    877c:	e5832000 	str	r2, [r3]
    8780:	e59f33b0 	ldr	r3, [pc, #944]	; 8b38 <__aeabi_ddiv+0xe64>
    8784:	e5932000 	ldr	r2, [r3]
    8788:	e59f33a4 	ldr	r3, [pc, #932]	; 8b34 <__aeabi_ddiv+0xe60>
    878c:	e5832000 	str	r2, [r3]
    8790:	e59f339c 	ldr	r3, [pc, #924]	; 8b34 <__aeabi_ddiv+0xe60>
    8794:	e5932000 	ldr	r2, [r3]
    8798:	e59f33b4 	ldr	r3, [pc, #948]	; 8b54 <__aeabi_ddiv+0xe80>
    879c:	e5832000 	str	r2, [r3]
    87a0:	ea00082f 	b	a864 <__aeabi_ddiv+0x2b90>
    87a4:	e59f32c8 	ldr	r3, [pc, #712]	; 8a74 <__aeabi_ddiv+0xda0>
    87a8:	e5933000 	ldr	r3, [r3]
    87ac:	e59b0008 	ldr	r0, [fp, #8]
    87b0:	e1a01003 	mov	r1, r3
    87b4:	eb00197d 	bl	edb0 <__aeabi_fsub>
    87b8:	e1a03000 	mov	r3, r0
    87bc:	e1a02003 	mov	r2, r3
    87c0:	e59f339c 	ldr	r3, [pc, #924]	; 8b64 <__aeabi_ddiv+0xe90>
    87c4:	e5832000 	str	r2, [r3]
    87c8:	e59f3384 	ldr	r3, [pc, #900]	; 8b54 <__aeabi_ddiv+0xe80>
    87cc:	e5933000 	ldr	r3, [r3]
    87d0:	e1a00003 	mov	r0, r3
    87d4:	e59f1360 	ldr	r1, [pc, #864]	; 8b3c <__aeabi_ddiv+0xe68>
    87d8:	eb001add 	bl	f354 <__lesf2>
    87dc:	e1a03000 	mov	r3, r0
    87e0:	e3530000 	cmp	r3, #0	; 0x0
    87e4:	ba000000 	blt	87ec <__aeabi_ddiv+0xb18>
    87e8:	ea000008 	b	8810 <__aeabi_ddiv+0xb3c>
    87ec:	e59f3370 	ldr	r3, [pc, #880]	; 8b64 <__aeabi_ddiv+0xe90>
    87f0:	e5933000 	ldr	r3, [r3]
    87f4:	e1a00003 	mov	r0, r3
    87f8:	e59f133c 	ldr	r1, [pc, #828]	; 8b3c <__aeabi_ddiv+0xe68>
    87fc:	eb001ad4 	bl	f354 <__lesf2>
    8800:	e1a03000 	mov	r3, r0
    8804:	e3530000 	cmp	r3, #0	; 0x0
    8808:	ba000000 	blt	8810 <__aeabi_ddiv+0xb3c>
    880c:	eaffffff 	b	8810 <__aeabi_ddiv+0xb3c>
    8810:	e59f2284 	ldr	r2, [pc, #644]	; 8a9c <__aeabi_ddiv+0xdc8>
    8814:	e59f3284 	ldr	r3, [pc, #644]	; 8aa0 <__aeabi_ddiv+0xdcc>
    8818:	e5823000 	str	r3, [r2]
    881c:	e59f3278 	ldr	r3, [pc, #632]	; 8a9c <__aeabi_ddiv+0xdc8>
    8820:	e5933000 	ldr	r3, [r3]
    8824:	e1a00003 	mov	r0, r3
    8828:	e59f1274 	ldr	r1, [pc, #628]	; 8aa4 <__aeabi_ddiv+0xdd0>
    882c:	eb001a6e 	bl	f1ec <__aeabi_fdiv>
    8830:	e1a03000 	mov	r3, r0
    8834:	e1a02003 	mov	r2, r3
    8838:	e59f3268 	ldr	r3, [pc, #616]	; 8aa8 <__aeabi_ddiv+0xdd4>
    883c:	e5832000 	str	r2, [r3]
    8840:	e59f3260 	ldr	r3, [pc, #608]	; 8aa8 <__aeabi_ddiv+0xdd4>
    8844:	e5933000 	ldr	r3, [r3]
    8848:	e1a00003 	mov	r0, r3
    884c:	e59b1004 	ldr	r1, [fp, #4]
    8850:	eb0019ff 	bl	f054 <__aeabi_fmul>
    8854:	e1a03000 	mov	r3, r0
    8858:	e1a02003 	mov	r2, r3
    885c:	e59f3248 	ldr	r3, [pc, #584]	; 8aac <__aeabi_ddiv+0xdd8>
    8860:	e5832000 	str	r2, [r3]
    8864:	e59f323c 	ldr	r3, [pc, #572]	; 8aa8 <__aeabi_ddiv+0xdd4>
    8868:	e5933000 	ldr	r3, [r3]
    886c:	e1a00003 	mov	r0, r3
    8870:	e51b102c 	ldr	r1, [fp, #-44]
    8874:	eb0019f6 	bl	f054 <__aeabi_fmul>
    8878:	e1a03000 	mov	r3, r0
    887c:	e1a02003 	mov	r2, r3
    8880:	e59f3228 	ldr	r3, [pc, #552]	; 8ab0 <__aeabi_ddiv+0xddc>
    8884:	e5832000 	str	r2, [r3]
    8888:	e59f321c 	ldr	r3, [pc, #540]	; 8aac <__aeabi_ddiv+0xdd8>
    888c:	e5933000 	ldr	r3, [r3]
    8890:	e1a00003 	mov	r0, r3
    8894:	ebfffc3a 	bl	7984 <__aeabi_f2d>
    8898:	e1a03000 	mov	r3, r0
    889c:	e1a04001 	mov	r4, r1
    88a0:	e1a00003 	mov	r0, r3
    88a4:	e1a01004 	mov	r1, r4
    88a8:	eb001b17 	bl	f50c <__sin_from_arm>
    88ac:	e1a03000 	mov	r3, r0
    88b0:	e1a04001 	mov	r4, r1
    88b4:	e1a00003 	mov	r0, r3
    88b8:	e1a01004 	mov	r1, r4
    88bc:	eb001911 	bl	ed08 <__aeabi_d2f>
    88c0:	e1a02000 	mov	r2, r0
    88c4:	e59f31e8 	ldr	r3, [pc, #488]	; 8ab4 <__aeabi_ddiv+0xde0>
    88c8:	e5832000 	str	r2, [r3]
    88cc:	e59f31dc 	ldr	r3, [pc, #476]	; 8ab0 <__aeabi_ddiv+0xddc>
    88d0:	e5933000 	ldr	r3, [r3]
    88d4:	e1a00003 	mov	r0, r3
    88d8:	ebfffc29 	bl	7984 <__aeabi_f2d>
    88dc:	e1a03000 	mov	r3, r0
    88e0:	e1a04001 	mov	r4, r1
    88e4:	e1a00003 	mov	r0, r3
    88e8:	e1a01004 	mov	r1, r4
    88ec:	eb001b06 	bl	f50c <__sin_from_arm>
    88f0:	e1a03000 	mov	r3, r0
    88f4:	e1a04001 	mov	r4, r1
    88f8:	e1a00003 	mov	r0, r3
    88fc:	e1a01004 	mov	r1, r4
    8900:	eb001900 	bl	ed08 <__aeabi_d2f>
    8904:	e1a02000 	mov	r2, r0
    8908:	e59f31e0 	ldr	r3, [pc, #480]	; 8af0 <__aeabi_ddiv+0xe1c>
    890c:	e5832000 	str	r2, [r3]
    8910:	e59f3194 	ldr	r3, [pc, #404]	; 8aac <__aeabi_ddiv+0xdd8>
    8914:	e5933000 	ldr	r3, [r3]
    8918:	e1a00003 	mov	r0, r3
    891c:	ebfffc18 	bl	7984 <__aeabi_f2d>
    8920:	e1a03000 	mov	r3, r0
    8924:	e1a04001 	mov	r4, r1
    8928:	e1a00003 	mov	r0, r3
    892c:	e1a01004 	mov	r1, r4
    8930:	eb001ae3 	bl	f4c4 <__cos_from_arm>
    8934:	e1a03000 	mov	r3, r0
    8938:	e1a04001 	mov	r4, r1
    893c:	e1a00003 	mov	r0, r3
    8940:	e1a01004 	mov	r1, r4
    8944:	eb0018ef 	bl	ed08 <__aeabi_d2f>
    8948:	e1a02000 	mov	r2, r0
    894c:	e59f3164 	ldr	r3, [pc, #356]	; 8ab8 <__aeabi_ddiv+0xde4>
    8950:	e5832000 	str	r2, [r3]
    8954:	e59f3154 	ldr	r3, [pc, #340]	; 8ab0 <__aeabi_ddiv+0xddc>
    8958:	e5933000 	ldr	r3, [r3]
    895c:	e1a00003 	mov	r0, r3
    8960:	ebfffc07 	bl	7984 <__aeabi_f2d>
    8964:	e1a03000 	mov	r3, r0
    8968:	e1a04001 	mov	r4, r1
    896c:	e1a00003 	mov	r0, r3
    8970:	e1a01004 	mov	r1, r4
    8974:	eb001ad2 	bl	f4c4 <__cos_from_arm>
    8978:	e1a03000 	mov	r3, r0
    897c:	e1a04001 	mov	r4, r1
    8980:	e1a00003 	mov	r0, r3
    8984:	e1a01004 	mov	r1, r4
    8988:	eb0018de 	bl	ed08 <__aeabi_d2f>
    898c:	e1a02000 	mov	r2, r0
    8990:	e59f3154 	ldr	r3, [pc, #340]	; 8aec <__aeabi_ddiv+0xe18>
    8994:	e5832000 	str	r2, [r3]
    8998:	e59f3150 	ldr	r3, [pc, #336]	; 8af0 <__aeabi_ddiv+0xe1c>
    899c:	e5932000 	ldr	r2, [r3]
    89a0:	e59f3148 	ldr	r3, [pc, #328]	; 8af0 <__aeabi_ddiv+0xe1c>
    89a4:	e5933000 	ldr	r3, [r3]
    89a8:	e1a00002 	mov	r0, r2
    89ac:	e1a01003 	mov	r1, r3
    89b0:	eb0019a7 	bl	f054 <__aeabi_fmul>
    89b4:	e1a03000 	mov	r3, r0
    89b8:	e1a02003 	mov	r2, r3
    89bc:	e59f311c 	ldr	r3, [pc, #284]	; 8ae0 <__aeabi_ddiv+0xe0c>
    89c0:	e5832000 	str	r2, [r3]
    89c4:	e59f3120 	ldr	r3, [pc, #288]	; 8aec <__aeabi_ddiv+0xe18>
    89c8:	e5932000 	ldr	r2, [r3]
    89cc:	e59f3118 	ldr	r3, [pc, #280]	; 8aec <__aeabi_ddiv+0xe18>
    89d0:	e5933000 	ldr	r3, [r3]
    89d4:	e1a00002 	mov	r0, r2
    89d8:	e1a01003 	mov	r1, r3
    89dc:	eb00199c 	bl	f054 <__aeabi_fmul>
    89e0:	e1a03000 	mov	r3, r0
    89e4:	e1a02003 	mov	r2, r3
    89e8:	e59f30e8 	ldr	r3, [pc, #232]	; 8ad8 <__aeabi_ddiv+0xe04>
    89ec:	e5832000 	str	r2, [r3]
    89f0:	e59f30bc 	ldr	r3, [pc, #188]	; 8ab4 <__aeabi_ddiv+0xde0>
    89f4:	e5932000 	ldr	r2, [r3]
    89f8:	e59f3100 	ldr	r3, [pc, #256]	; 8b00 <__aeabi_ddiv+0xe2c>
    89fc:	e5832004 	str	r2, [r3, #4]
    8a00:	e59f30b0 	ldr	r3, [pc, #176]	; 8ab8 <__aeabi_ddiv+0xde4>
    8a04:	e5932000 	ldr	r2, [r3]
    8a08:	e59f30f4 	ldr	r3, [pc, #244]	; 8b04 <__aeabi_ddiv+0xe30>
    8a0c:	e5832004 	str	r2, [r3, #4]
    8a10:	e59f311c 	ldr	r3, [pc, #284]	; 8b34 <__aeabi_ddiv+0xe60>
    8a14:	e5933000 	ldr	r3, [r3]
    8a18:	e51b0028 	ldr	r0, [fp, #-40]
    8a1c:	e1a01003 	mov	r1, r3
    8a20:	eb001a4d 	bl	f35c <__cmpsf2>
    8a24:	e1a03000 	mov	r3, r0
    8a28:	e3530000 	cmp	r3, #0	; 0x0
    8a2c:	1a00004f 	bne	8b70 <__aeabi_ddiv+0xe9c>
    8a30:	e59f3100 	ldr	r3, [pc, #256]	; 8b38 <__aeabi_ddiv+0xe64>
    8a34:	e5933000 	ldr	r3, [r3]
    8a38:	e51b002c 	ldr	r0, [fp, #-44]
    8a3c:	e1a01003 	mov	r1, r3
    8a40:	eb001a45 	bl	f35c <__cmpsf2>
    8a44:	e1a03000 	mov	r3, r0
    8a48:	e3530000 	cmp	r3, #0	; 0x0
    8a4c:	1a000047 	bne	8b70 <__aeabi_ddiv+0xe9c>
    8a50:	ea000196 	b	90b0 <__aeabi_ddiv+0x13dc>
    8a54:	400010c0 	andmi	r1, r0, r0, asr #1
    8a58:	3f800000 	svccc	0x00800000
    8a5c:	40000e10 	andmi	r0, r0, r0, lsl lr
    8a60:	45c75119 	strmib	r5, [r7, #281]
    8a64:	40000e0c 	andmi	r0, r0, ip, lsl #28
    8a68:	45c6a605 	strmib	sl, [r6, #1541]
    8a6c:	45c7199a 	strmib	r1, [r7, #2458]
    8a70:	40000df4 	strmid	r0, [r0], -r4
    8a74:	40000dec 	andmi	r0, r0, ip, ror #27
    8a78:	44faa000 	ldrmibt	sl, [sl]
    8a7c:	400011c4 	andmi	r1, r0, r4, asr #3
    8a80:	400019c0 	andmi	r1, r0, r0, asr #19
    8a84:	400019bc 	strmih	r1, [r0], -ip
    8a88:	400019b8 	strmih	r1, [r0], -r8
    8a8c:	40000de8 	andmi	r0, r0, r8, ror #27
    8a90:	40001128 	andmi	r1, r0, r8, lsr #2
    8a94:	400010f4 	strmid	r1, [r0], -r4
    8a98:	c47a0000 	ldrgtbt	r0, [sl]
    8a9c:	40000e18 	andmi	r0, r0, r8, lsl lr
    8aa0:	40490fdb 	ldrmid	r0, [r9], #-251
    8aa4:	43340000 	teqmi	r4, #0	; 0x0
    8aa8:	40000e14 	andmi	r0, r0, r4, lsl lr
    8aac:	40000dd0 	ldrmid	r0, [r0], -r0
    8ab0:	40000dcc 	andmi	r0, r0, ip, asr #27
    8ab4:	40000dc8 	andmi	r0, r0, r8, asr #27
    8ab8:	40000dc0 	andmi	r0, r0, r0, asr #27
    8abc:	40000da8 	andmi	r0, r0, r8, lsr #27
    8ac0:	40000dac 	andmi	r0, r0, ip, lsr #27
    8ac4:	40000df8 	strmid	r0, [r0], -r8
    8ac8:	40000df0 	strmid	r0, [r0], -r0
    8acc:	40000db0 	strmih	r0, [r0], -r0
    8ad0:	40000d9c 	mulmi	r0, ip, sp
    8ad4:	40000e04 	andmi	r0, r0, r4, lsl #28
    8ad8:	40000db4 	strmih	r0, [r0], -r4
    8adc:	40000e00 	andmi	r0, r0, r0, lsl #28
    8ae0:	40000db8 	strmih	r0, [r0], -r8
    8ae4:	40000d90 	mulmi	r0, r0, sp
    8ae8:	40000dfc 	strmid	r0, [r0], -ip
    8aec:	40000dbc 	strmih	r0, [r0], -ip
    8af0:	40000dc4 	andmi	r0, r0, r4, asr #27
    8af4:	40000d94 	mulmi	r0, r4, sp
    8af8:	40000d8c 	andmi	r0, r0, ip, lsl #27
    8afc:	40000dd8 	ldrmid	r0, [r0], -r8
    8b00:	40001190 	mulmi	r0, r0, r1
    8b04:	4000115c 	andmi	r1, r0, ip, asr r1
    8b08:	400019cc 	andmi	r1, r0, ip, asr #19
    8b0c:	40000e08 	andmi	r0, r0, r8, lsl #28
    8b10:	40000d98 	mulmi	r0, r8, sp
    8b14:	40000d74 	andmi	r0, r0, r4, ror sp
    8b18:	40000d78 	andmi	r0, r0, r8, ror sp
    8b1c:	40000d7c 	andmi	r0, r0, ip, ror sp
    8b20:	40000d80 	andmi	r0, r0, r0, lsl #27
    8b24:	40000d88 	andmi	r0, r0, r8, lsl #27
    8b28:	40000d84 	andmi	r0, r0, r4, lsl #27
    8b2c:	400019b4 	strmih	r1, [r0], -r4
    8b30:	400019b0 	strmih	r1, [r0], -r0
    8b34:	40000de0 	andmi	r0, r0, r0, ror #27
    8b38:	40000ddc 	ldrmid	r0, [r0], -ip
    8b3c:	00000000 	andeq	r0, r0, r0
    8b40:	40000da4 	andmi	r0, r0, r4, lsr #27
    8b44:	40000010 	andmi	r0, r0, r0, lsl r0
    8b48:	40000da0 	andmi	r0, r0, r0, lsr #27
    8b4c:	40000e1c 	andmi	r0, r0, ip, lsl lr
    8b50:	40001468 	andmi	r1, r0, r8, ror #8
    8b54:	40000de4 	andmi	r0, r0, r4, ror #27
    8b58:	40000014 	andmi	r0, r0, r4, lsl r0
    8b5c:	400019c8 	andmi	r1, r0, r8, asr #19
    8b60:	400002b8 	strmih	r0, [r0], -r8
    8b64:	40000dd4 	ldrmid	r0, [r0], -r4
    8b68:	4000170c 	andmi	r1, r0, ip, lsl #14
    8b6c:	400019c4 	andmi	r1, r0, r4, asr #19
    8b70:	e51f30a4 	ldr	r3, [pc, #-164]	; 8ad4 <__aeabi_ddiv+0xe00>
    8b74:	e5934000 	ldr	r4, [r3]
    8b78:	e51f3098 	ldr	r3, [pc, #-152]	; 8ae8 <__aeabi_ddiv+0xe14>
    8b7c:	e5932000 	ldr	r2, [r3]
    8b80:	e51f30a8 	ldr	r3, [pc, #-168]	; 8ae0 <__aeabi_ddiv+0xe0c>
    8b84:	e5933000 	ldr	r3, [r3]
    8b88:	e1a00002 	mov	r0, r2
    8b8c:	e1a01003 	mov	r1, r3
    8b90:	eb00192f 	bl	f054 <__aeabi_fmul>
    8b94:	e1a03000 	mov	r3, r0
    8b98:	e1a00004 	mov	r0, r4
    8b9c:	e1a01003 	mov	r1, r3
    8ba0:	eb001882 	bl	edb0 <__aeabi_fsub>
    8ba4:	e1a03000 	mov	r3, r0
    8ba8:	e1a00003 	mov	r0, r3
    8bac:	ebfffb74 	bl	7984 <__aeabi_f2d>
    8bb0:	e1a03000 	mov	r3, r0
    8bb4:	e1a04001 	mov	r4, r1
    8bb8:	e1a00003 	mov	r0, r3
    8bbc:	e1a01004 	mov	r1, r4
    8bc0:	eb001a4e 	bl	f500 <__sqrt_from_arm>
    8bc4:	e1a03000 	mov	r3, r0
    8bc8:	e1a04001 	mov	r4, r1
    8bcc:	e1a00003 	mov	r0, r3
    8bd0:	e1a01004 	mov	r1, r4
    8bd4:	eb00184b 	bl	ed08 <__aeabi_d2f>
    8bd8:	e1a02000 	mov	r2, r0
    8bdc:	e51f3118 	ldr	r3, [pc, #-280]	; 8acc <__aeabi_ddiv+0xdf8>
    8be0:	e5832000 	str	r2, [r3]
    8be4:	e51f3120 	ldr	r3, [pc, #-288]	; 8acc <__aeabi_ddiv+0xdf8>
    8be8:	e5933000 	ldr	r3, [r3]
    8bec:	e1a00003 	mov	r0, r3
    8bf0:	e51b1028 	ldr	r1, [fp, #-40]
    8bf4:	eb001916 	bl	f054 <__aeabi_fmul>
    8bf8:	e1a03000 	mov	r3, r0
    8bfc:	e1a02003 	mov	r2, r3
    8c00:	e51f3148 	ldr	r3, [pc, #-328]	; 8ac0 <__aeabi_ddiv+0xdec>
    8c04:	e5832000 	str	r2, [r3]
    8c08:	e51f3150 	ldr	r3, [pc, #-336]	; 8ac0 <__aeabi_ddiv+0xdec>
    8c0c:	e5932000 	ldr	r2, [r3]
    8c10:	e51f3144 	ldr	r3, [pc, #-324]	; 8ad4 <__aeabi_ddiv+0xe00>
    8c14:	e5933000 	ldr	r3, [r3]
    8c18:	e1a00002 	mov	r0, r2
    8c1c:	e1a01003 	mov	r1, r3
    8c20:	eb001863 	bl	edb4 <__addsf3>
    8c24:	e1a03000 	mov	r3, r0
    8c28:	e1a04003 	mov	r4, r3
    8c2c:	e51f3174 	ldr	r3, [pc, #-372]	; 8ac0 <__aeabi_ddiv+0xdec>
    8c30:	e5932000 	ldr	r2, [r3]
    8c34:	e51f3160 	ldr	r3, [pc, #-352]	; 8adc <__aeabi_ddiv+0xe08>
    8c38:	e5933000 	ldr	r3, [r3]
    8c3c:	e1a00002 	mov	r0, r2
    8c40:	e1a01003 	mov	r1, r3
    8c44:	eb00185a 	bl	edb4 <__addsf3>
    8c48:	e1a03000 	mov	r3, r0
    8c4c:	e1a00004 	mov	r0, r4
    8c50:	e1a01003 	mov	r1, r3
    8c54:	eb001964 	bl	f1ec <__aeabi_fdiv>
    8c58:	e1a03000 	mov	r3, r0
    8c5c:	e1a05003 	mov	r5, r3
    8c60:	e51f31a8 	ldr	r3, [pc, #-424]	; 8ac0 <__aeabi_ddiv+0xdec>
    8c64:	e5932000 	ldr	r2, [r3]
    8c68:	e51f319c 	ldr	r3, [pc, #-412]	; 8ad4 <__aeabi_ddiv+0xe00>
    8c6c:	e5933000 	ldr	r3, [r3]
    8c70:	e1a00002 	mov	r0, r2
    8c74:	e1a01003 	mov	r1, r3
    8c78:	eb00184d 	bl	edb4 <__addsf3>
    8c7c:	e1a03000 	mov	r3, r0
    8c80:	e1a04003 	mov	r4, r3
    8c84:	e51f31cc 	ldr	r3, [pc, #-460]	; 8ac0 <__aeabi_ddiv+0xdec>
    8c88:	e5932000 	ldr	r2, [r3]
    8c8c:	e51f31b8 	ldr	r3, [pc, #-440]	; 8adc <__aeabi_ddiv+0xe08>
    8c90:	e5933000 	ldr	r3, [r3]
    8c94:	e1a00002 	mov	r0, r2
    8c98:	e1a01003 	mov	r1, r3
    8c9c:	eb001844 	bl	edb4 <__addsf3>
    8ca0:	e1a03000 	mov	r3, r0
    8ca4:	e1a00004 	mov	r0, r4
    8ca8:	e1a01003 	mov	r1, r3
    8cac:	eb00194e 	bl	f1ec <__aeabi_fdiv>
    8cb0:	e1a03000 	mov	r3, r0
    8cb4:	e1a00005 	mov	r0, r5
    8cb8:	e1a01003 	mov	r1, r3
    8cbc:	eb0018e4 	bl	f054 <__aeabi_fmul>
    8cc0:	e1a03000 	mov	r3, r0
    8cc4:	e1a02003 	mov	r2, r3
    8cc8:	e51f3214 	ldr	r3, [pc, #-532]	; 8abc <__aeabi_ddiv+0xde8>
    8ccc:	e5832000 	str	r2, [r3]
    8cd0:	e51f31e8 	ldr	r3, [pc, #-488]	; 8af0 <__aeabi_ddiv+0xe1c>
    8cd4:	e5933000 	ldr	r3, [r3]
    8cd8:	e1a00003 	mov	r0, r3
    8cdc:	ebfffb28 	bl	7984 <__aeabi_f2d>
    8ce0:	e1a05000 	mov	r5, r0
    8ce4:	e1a06001 	mov	r6, r1
    8ce8:	e51f3234 	ldr	r3, [pc, #-564]	; 8abc <__aeabi_ddiv+0xde8>
    8cec:	e5932000 	ldr	r2, [r3]
    8cf0:	e51f3220 	ldr	r3, [pc, #-544]	; 8ad8 <__aeabi_ddiv+0xe04>
    8cf4:	e5933000 	ldr	r3, [r3]
    8cf8:	e1a00002 	mov	r0, r2
    8cfc:	e1a01003 	mov	r1, r3
    8d00:	eb0018d3 	bl	f054 <__aeabi_fmul>
    8d04:	e1a03000 	mov	r3, r0
    8d08:	e1a02003 	mov	r2, r3
    8d0c:	e51f3234 	ldr	r3, [pc, #-564]	; 8ae0 <__aeabi_ddiv+0xe0c>
    8d10:	e5933000 	ldr	r3, [r3]
    8d14:	e1a00002 	mov	r0, r2
    8d18:	e1a01003 	mov	r1, r3
    8d1c:	eb001824 	bl	edb4 <__addsf3>
    8d20:	e1a03000 	mov	r3, r0
    8d24:	e1a00003 	mov	r0, r3
    8d28:	ebfffb15 	bl	7984 <__aeabi_f2d>
    8d2c:	e1a03000 	mov	r3, r0
    8d30:	e1a04001 	mov	r4, r1
    8d34:	e1a00003 	mov	r0, r3
    8d38:	e1a01004 	mov	r1, r4
    8d3c:	eb0019ef 	bl	f500 <__sqrt_from_arm>
    8d40:	e1a03000 	mov	r3, r0
    8d44:	e1a04001 	mov	r4, r1
    8d48:	e1a00005 	mov	r0, r5
    8d4c:	e1a01006 	mov	r1, r6
    8d50:	e1a02003 	mov	r2, r3
    8d54:	e1a03004 	mov	r3, r4
    8d58:	ebfffbdd 	bl	7cd4 <__aeabi_ddiv>
    8d5c:	e1a03000 	mov	r3, r0
    8d60:	e1a04001 	mov	r4, r1
    8d64:	e1a00003 	mov	r0, r3
    8d68:	e1a01004 	mov	r1, r4
    8d6c:	eb0017e5 	bl	ed08 <__aeabi_d2f>
    8d70:	e1a02000 	mov	r2, r0
    8d74:	e51f323c 	ldr	r3, [pc, #-572]	; 8b40 <__aeabi_ddiv+0xe6c>
    8d78:	e5832000 	str	r2, [r3]
    8d7c:	e51f3244 	ldr	r3, [pc, #-580]	; 8b40 <__aeabi_ddiv+0xe6c>
    8d80:	e5932000 	ldr	r2, [r3]
    8d84:	e51f324c 	ldr	r3, [pc, #-588]	; 8b40 <__aeabi_ddiv+0xe6c>
    8d88:	e5933000 	ldr	r3, [r3]
    8d8c:	e1a00002 	mov	r0, r2
    8d90:	e1a01003 	mov	r1, r3
    8d94:	eb0018ae 	bl	f054 <__aeabi_fmul>
    8d98:	e1a03000 	mov	r3, r0
    8d9c:	e1a00003 	mov	r0, r3
    8da0:	ebfffaf7 	bl	7984 <__aeabi_f2d>
    8da4:	e1a03000 	mov	r3, r0
    8da8:	e1a04001 	mov	r4, r1
    8dac:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    8db0:	e2800603 	add	r0, r0, #3145728	; 0x300000
    8db4:	e3a01000 	mov	r1, #0	; 0x0
    8db8:	e1a02003 	mov	r2, r3
    8dbc:	e1a03004 	mov	r3, r4
    8dc0:	ebfffa15 	bl	761c <__aeabi_dsub>
    8dc4:	e1a03000 	mov	r3, r0
    8dc8:	e1a04001 	mov	r4, r1
    8dcc:	e1a00003 	mov	r0, r3
    8dd0:	e1a01004 	mov	r1, r4
    8dd4:	eb0019c9 	bl	f500 <__sqrt_from_arm>
    8dd8:	e1a03000 	mov	r3, r0
    8ddc:	e1a04001 	mov	r4, r1
    8de0:	e1a00003 	mov	r0, r3
    8de4:	e1a01004 	mov	r1, r4
    8de8:	eb0017c6 	bl	ed08 <__aeabi_d2f>
    8dec:	e1a02000 	mov	r2, r0
    8df0:	e51f32b0 	ldr	r3, [pc, #-688]	; 8b48 <__aeabi_ddiv+0xe74>
    8df4:	e5832000 	str	r2, [r3]
    8df8:	e51b0028 	ldr	r0, [fp, #-40]
    8dfc:	e51b1028 	ldr	r1, [fp, #-40]
    8e00:	eb001893 	bl	f054 <__aeabi_fmul>
    8e04:	e1a03000 	mov	r3, r0
    8e08:	e1a00003 	mov	r0, r3
    8e0c:	ebfffadc 	bl	7984 <__aeabi_f2d>
    8e10:	e1a05000 	mov	r5, r0
    8e14:	e1a06001 	mov	r6, r1
    8e18:	e51f3360 	ldr	r3, [pc, #-864]	; 8ac0 <__aeabi_ddiv+0xdec>
    8e1c:	e5933000 	ldr	r3, [r3]
    8e20:	e1a00003 	mov	r0, r3
    8e24:	ebfffad6 	bl	7984 <__aeabi_f2d>
    8e28:	e1a03000 	mov	r3, r0
    8e2c:	e1a04001 	mov	r4, r1
    8e30:	e1a00003 	mov	r0, r3
    8e34:	e1a01004 	mov	r1, r4
    8e38:	e1a02003 	mov	r2, r3
    8e3c:	e1a03004 	mov	r3, r4
    8e40:	ebfff9f6 	bl	7620 <__adddf3>
    8e44:	e1a03000 	mov	r3, r0
    8e48:	e1a04001 	mov	r4, r1
    8e4c:	e1a00005 	mov	r0, r5
    8e50:	e1a01006 	mov	r1, r6
    8e54:	e1a02003 	mov	r2, r3
    8e58:	e1a03004 	mov	r3, r4
    8e5c:	ebfff9ef 	bl	7620 <__adddf3>
    8e60:	e1a03000 	mov	r3, r0
    8e64:	e1a04001 	mov	r4, r1
    8e68:	e1a05003 	mov	r5, r3
    8e6c:	e1a06004 	mov	r6, r4
    8e70:	e51f33b4 	ldr	r3, [pc, #-948]	; 8ac4 <__aeabi_ddiv+0xdf0>
    8e74:	e5934000 	ldr	r4, [r3]
    8e78:	e51f33b8 	ldr	r3, [pc, #-952]	; 8ac8 <__aeabi_ddiv+0xdf4>
    8e7c:	e5932000 	ldr	r2, [r3]
    8e80:	e51f33a8 	ldr	r3, [pc, #-936]	; 8ae0 <__aeabi_ddiv+0xe0c>
    8e84:	e5933000 	ldr	r3, [r3]
    8e88:	e1a00002 	mov	r0, r2
    8e8c:	e1a01003 	mov	r1, r3
    8e90:	eb00186f 	bl	f054 <__aeabi_fmul>
    8e94:	e1a03000 	mov	r3, r0
    8e98:	e1a00004 	mov	r0, r4
    8e9c:	e1a01003 	mov	r1, r3
    8ea0:	eb0017c2 	bl	edb0 <__aeabi_fsub>
    8ea4:	e1a03000 	mov	r3, r0
    8ea8:	e1a04003 	mov	r4, r3
    8eac:	e51f33e8 	ldr	r3, [pc, #-1000]	; 8acc <__aeabi_ddiv+0xdf8>
    8eb0:	e5932000 	ldr	r2, [r3]
    8eb4:	e51f33f0 	ldr	r3, [pc, #-1008]	; 8acc <__aeabi_ddiv+0xdf8>
    8eb8:	e5933000 	ldr	r3, [r3]
    8ebc:	e1a00002 	mov	r0, r2
    8ec0:	e1a01003 	mov	r1, r3
    8ec4:	eb001862 	bl	f054 <__aeabi_fmul>
    8ec8:	e1a03000 	mov	r3, r0
    8ecc:	e1a00004 	mov	r0, r4
    8ed0:	e1a01003 	mov	r1, r3
    8ed4:	eb0018c4 	bl	f1ec <__aeabi_fdiv>
    8ed8:	e1a03000 	mov	r3, r0
    8edc:	e1a00003 	mov	r0, r3
    8ee0:	ebfffaa7 	bl	7984 <__aeabi_f2d>
    8ee4:	e1a03000 	mov	r3, r0
    8ee8:	e1a04001 	mov	r4, r1
    8eec:	e1a00005 	mov	r0, r5
    8ef0:	e1a01006 	mov	r1, r6
    8ef4:	e1a02003 	mov	r2, r3
    8ef8:	e1a03004 	mov	r3, r4
    8efc:	ebfff9c7 	bl	7620 <__adddf3>
    8f00:	e1a03000 	mov	r3, r0
    8f04:	e1a04001 	mov	r4, r1
    8f08:	e1a00003 	mov	r0, r3
    8f0c:	e1a01004 	mov	r1, r4
    8f10:	eb00177c 	bl	ed08 <__aeabi_d2f>
    8f14:	e1a02000 	mov	r2, r0
    8f18:	e51f3450 	ldr	r3, [pc, #-1104]	; 8ad0 <__aeabi_ddiv+0xdfc>
    8f1c:	e5832000 	str	r2, [r3]
    8f20:	e51f3458 	ldr	r3, [pc, #-1112]	; 8ad0 <__aeabi_ddiv+0xdfc>
    8f24:	e5933000 	ldr	r3, [r3]
    8f28:	e1a00003 	mov	r0, r3
    8f2c:	ebfffa94 	bl	7984 <__aeabi_f2d>
    8f30:	e1a03000 	mov	r3, r0
    8f34:	e1a04001 	mov	r4, r1
    8f38:	e1a00003 	mov	r0, r3
    8f3c:	e1a01004 	mov	r1, r4
    8f40:	eb00196e 	bl	f500 <__sqrt_from_arm>
    8f44:	e1a03000 	mov	r3, r0
    8f48:	e1a04001 	mov	r4, r1
    8f4c:	e1a00003 	mov	r0, r3
    8f50:	e1a01004 	mov	r1, r4
    8f54:	eb00176b 	bl	ed08 <__aeabi_d2f>
    8f58:	e1a02000 	mov	r2, r0
    8f5c:	e51f3454 	ldr	r3, [pc, #-1108]	; 8b10 <__aeabi_ddiv+0xe3c>
    8f60:	e5832000 	str	r2, [r3]
    8f64:	e51f3498 	ldr	r3, [pc, #-1176]	; 8ad4 <__aeabi_ddiv+0xe00>
    8f68:	e5932000 	ldr	r2, [r3]
    8f6c:	e51f349c 	ldr	r3, [pc, #-1180]	; 8ad8 <__aeabi_ddiv+0xe04>
    8f70:	e5933000 	ldr	r3, [r3]
    8f74:	e1a00002 	mov	r0, r2
    8f78:	e1a01003 	mov	r1, r3
    8f7c:	eb001834 	bl	f054 <__aeabi_fmul>
    8f80:	e1a03000 	mov	r3, r0
    8f84:	e1a04003 	mov	r4, r3
    8f88:	e51f34b4 	ldr	r3, [pc, #-1204]	; 8adc <__aeabi_ddiv+0xe08>
    8f8c:	e5932000 	ldr	r2, [r3]
    8f90:	e51f34b8 	ldr	r3, [pc, #-1208]	; 8ae0 <__aeabi_ddiv+0xe0c>
    8f94:	e5933000 	ldr	r3, [r3]
    8f98:	e1a00002 	mov	r0, r2
    8f9c:	e1a01003 	mov	r1, r3
    8fa0:	eb00182b 	bl	f054 <__aeabi_fmul>
    8fa4:	e1a03000 	mov	r3, r0
    8fa8:	e1a00004 	mov	r0, r4
    8fac:	e1a01003 	mov	r1, r3
    8fb0:	eb00177f 	bl	edb4 <__addsf3>
    8fb4:	e1a03000 	mov	r3, r0
    8fb8:	e1a00003 	mov	r0, r3
    8fbc:	ebfffa70 	bl	7984 <__aeabi_f2d>
    8fc0:	e1a03000 	mov	r3, r0
    8fc4:	e1a04001 	mov	r4, r1
    8fc8:	e1a00003 	mov	r0, r3
    8fcc:	e1a01004 	mov	r1, r4
    8fd0:	eb00194a 	bl	f500 <__sqrt_from_arm>
    8fd4:	e1a03000 	mov	r3, r0
    8fd8:	e1a04001 	mov	r4, r1
    8fdc:	e1a00003 	mov	r0, r3
    8fe0:	e1a01004 	mov	r1, r4
    8fe4:	eb001747 	bl	ed08 <__aeabi_d2f>
    8fe8:	e1a02000 	mov	r2, r0
    8fec:	e51f3500 	ldr	r3, [pc, #-1280]	; 8af4 <__aeabi_ddiv+0xe20>
    8ff0:	e5832000 	str	r2, [r3]
    8ff4:	e51f3508 	ldr	r3, [pc, #-1288]	; 8af4 <__aeabi_ddiv+0xe20>
    8ff8:	e5933000 	ldr	r3, [r3]
    8ffc:	e1a00003 	mov	r0, r3
    9000:	e51b1028 	ldr	r1, [fp, #-40]
    9004:	eb00176a 	bl	edb4 <__addsf3>
    9008:	e1a03000 	mov	r3, r0
    900c:	e1a02003 	mov	r2, r3
    9010:	e51f3508 	ldr	r3, [pc, #-1288]	; 8b10 <__aeabi_ddiv+0xe3c>
    9014:	e5933000 	ldr	r3, [r3]
    9018:	e1a00002 	mov	r0, r2
    901c:	e1a01003 	mov	r1, r3
    9020:	eb001871 	bl	f1ec <__aeabi_fdiv>
    9024:	e1a03000 	mov	r3, r0
    9028:	e1a02003 	mov	r2, r3
    902c:	e51f3550 	ldr	r3, [pc, #-1360]	; 8ae4 <__aeabi_ddiv+0xe10>
    9030:	e5832000 	str	r2, [r3]
    9034:	e51f3554 	ldr	r3, [pc, #-1364]	; 8ae8 <__aeabi_ddiv+0xe14>
    9038:	e5932000 	ldr	r2, [r3]
    903c:	e51f3558 	ldr	r3, [pc, #-1368]	; 8aec <__aeabi_ddiv+0xe18>
    9040:	e5933000 	ldr	r3, [r3]
    9044:	e1a00002 	mov	r0, r2
    9048:	e1a01003 	mov	r1, r3
    904c:	eb001800 	bl	f054 <__aeabi_fmul>
    9050:	e1a03000 	mov	r3, r0
    9054:	e1a02003 	mov	r2, r3
    9058:	e51f3570 	ldr	r3, [pc, #-1392]	; 8af0 <__aeabi_ddiv+0xe1c>
    905c:	e5933000 	ldr	r3, [r3]
    9060:	e1a00002 	mov	r0, r2
    9064:	e1a01003 	mov	r1, r3
    9068:	eb0017f9 	bl	f054 <__aeabi_fmul>
    906c:	e1a03000 	mov	r3, r0
    9070:	e1a04003 	mov	r4, r3
    9074:	e51f356c 	ldr	r3, [pc, #-1388]	; 8b10 <__aeabi_ddiv+0xe3c>
    9078:	e5932000 	ldr	r2, [r3]
    907c:	e51f3590 	ldr	r3, [pc, #-1424]	; 8af4 <__aeabi_ddiv+0xe20>
    9080:	e5933000 	ldr	r3, [r3]
    9084:	e1a00002 	mov	r0, r2
    9088:	e1a01003 	mov	r1, r3
    908c:	eb0017f0 	bl	f054 <__aeabi_fmul>
    9090:	e1a03000 	mov	r3, r0
    9094:	e1a00004 	mov	r0, r4
    9098:	e1a01003 	mov	r1, r3
    909c:	eb001852 	bl	f1ec <__aeabi_fdiv>
    90a0:	e1a03000 	mov	r3, r0
    90a4:	e1a02003 	mov	r2, r3
    90a8:	e51f35b8 	ldr	r3, [pc, #-1464]	; 8af8 <__aeabi_ddiv+0xe24>
    90ac:	e5832000 	str	r2, [r3]
    90b0:	e51f35bc 	ldr	r3, [pc, #-1468]	; 8afc <__aeabi_ddiv+0xe28>
    90b4:	e5933000 	ldr	r3, [r3]
    90b8:	e59b0004 	ldr	r0, [fp, #4]
    90bc:	e1a01003 	mov	r1, r3
    90c0:	eb0018a5 	bl	f35c <__cmpsf2>
    90c4:	e1a03000 	mov	r3, r0
    90c8:	e3530000 	cmp	r3, #0	; 0x0
    90cc:	1a000000 	bne	90d4 <__aeabi_ddiv+0x1400>
    90d0:	ea00004e 	b	9210 <__aeabi_ddiv+0x153c>
    90d4:	e51f2570 	ldr	r2, [pc, #-1392]	; 8b6c <__aeabi_ddiv+0xe98>
    90d8:	e3a03002 	mov	r3, #2	; 0x2
    90dc:	e5823000 	str	r3, [r2]
    90e0:	ea000044 	b	91f8 <__aeabi_ddiv+0x1524>
    90e4:	e51f3580 	ldr	r3, [pc, #-1408]	; 8b6c <__aeabi_ddiv+0xe98>
    90e8:	e5934000 	ldr	r4, [r3]
    90ec:	e51f35f4 	ldr	r3, [pc, #-1524]	; 8b00 <__aeabi_ddiv+0xe2c>
    90f0:	e5931004 	ldr	r1, [r3, #4]
    90f4:	e51f3590 	ldr	r3, [pc, #-1424]	; 8b6c <__aeabi_ddiv+0xe98>
    90f8:	e5933000 	ldr	r3, [r3]
    90fc:	e2432001 	sub	r2, r3, #1	; 0x1
    9100:	e51f3604 	ldr	r3, [pc, #-1540]	; 8b04 <__aeabi_ddiv+0xe30>
    9104:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    9108:	e1a00001 	mov	r0, r1
    910c:	e1a01003 	mov	r1, r3
    9110:	eb0017cf 	bl	f054 <__aeabi_fmul>
    9114:	e1a03000 	mov	r3, r0
    9118:	e1a05003 	mov	r5, r3
    911c:	e51f3620 	ldr	r3, [pc, #-1568]	; 8b04 <__aeabi_ddiv+0xe30>
    9120:	e5931004 	ldr	r1, [r3, #4]
    9124:	e51f35c0 	ldr	r3, [pc, #-1472]	; 8b6c <__aeabi_ddiv+0xe98>
    9128:	e5933000 	ldr	r3, [r3]
    912c:	e2432001 	sub	r2, r3, #1	; 0x1
    9130:	e51f3638 	ldr	r3, [pc, #-1592]	; 8b00 <__aeabi_ddiv+0xe2c>
    9134:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    9138:	e1a00001 	mov	r0, r1
    913c:	e1a01003 	mov	r1, r3
    9140:	eb0017c3 	bl	f054 <__aeabi_fmul>
    9144:	e1a03000 	mov	r3, r0
    9148:	e1a00005 	mov	r0, r5
    914c:	e1a01003 	mov	r1, r3
    9150:	eb001717 	bl	edb4 <__addsf3>
    9154:	e1a03000 	mov	r3, r0
    9158:	e1a02003 	mov	r2, r3
    915c:	e51f3664 	ldr	r3, [pc, #-1636]	; 8b00 <__aeabi_ddiv+0xe2c>
    9160:	e7832104 	str	r2, [r3, r4, lsl #2]
    9164:	e51f3600 	ldr	r3, [pc, #-1536]	; 8b6c <__aeabi_ddiv+0xe98>
    9168:	e5934000 	ldr	r4, [r3]
    916c:	e51f3670 	ldr	r3, [pc, #-1648]	; 8b04 <__aeabi_ddiv+0xe30>
    9170:	e5931004 	ldr	r1, [r3, #4]
    9174:	e51f3610 	ldr	r3, [pc, #-1552]	; 8b6c <__aeabi_ddiv+0xe98>
    9178:	e5933000 	ldr	r3, [r3]
    917c:	e2432001 	sub	r2, r3, #1	; 0x1
    9180:	e51f3684 	ldr	r3, [pc, #-1668]	; 8b04 <__aeabi_ddiv+0xe30>
    9184:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    9188:	e1a00001 	mov	r0, r1
    918c:	e1a01003 	mov	r1, r3
    9190:	eb0017af 	bl	f054 <__aeabi_fmul>
    9194:	e1a03000 	mov	r3, r0
    9198:	e1a05003 	mov	r5, r3
    919c:	e51f36a4 	ldr	r3, [pc, #-1700]	; 8b00 <__aeabi_ddiv+0xe2c>
    91a0:	e5931004 	ldr	r1, [r3, #4]
    91a4:	e51f3640 	ldr	r3, [pc, #-1600]	; 8b6c <__aeabi_ddiv+0xe98>
    91a8:	e5933000 	ldr	r3, [r3]
    91ac:	e2432001 	sub	r2, r3, #1	; 0x1
    91b0:	e51f36b8 	ldr	r3, [pc, #-1720]	; 8b00 <__aeabi_ddiv+0xe2c>
    91b4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    91b8:	e1a00001 	mov	r0, r1
    91bc:	e1a01003 	mov	r1, r3
    91c0:	eb0017a3 	bl	f054 <__aeabi_fmul>
    91c4:	e1a03000 	mov	r3, r0
    91c8:	e1a00005 	mov	r0, r5
    91cc:	e1a01003 	mov	r1, r3
    91d0:	eb0016f6 	bl	edb0 <__aeabi_fsub>
    91d4:	e1a03000 	mov	r3, r0
    91d8:	e1a02003 	mov	r2, r3
    91dc:	e51f36e0 	ldr	r3, [pc, #-1760]	; 8b04 <__aeabi_ddiv+0xe30>
    91e0:	e7832104 	str	r2, [r3, r4, lsl #2]
    91e4:	e51f3680 	ldr	r3, [pc, #-1664]	; 8b6c <__aeabi_ddiv+0xe98>
    91e8:	e5933000 	ldr	r3, [r3]
    91ec:	e2832001 	add	r2, r3, #1	; 0x1
    91f0:	e51f368c 	ldr	r3, [pc, #-1676]	; 8b6c <__aeabi_ddiv+0xe98>
    91f4:	e5832000 	str	r2, [r3]
    91f8:	e51f3694 	ldr	r3, [pc, #-1684]	; 8b6c <__aeabi_ddiv+0xe98>
    91fc:	e5932000 	ldr	r2, [r3]
    9200:	e51f3700 	ldr	r3, [pc, #-1792]	; 8b08 <__aeabi_ddiv+0xe34>
    9204:	e5933000 	ldr	r3, [r3]
    9208:	e1520003 	cmp	r2, r3
    920c:	daffffb4 	ble	90e4 <__aeabi_ddiv+0x1410>
    9210:	e51f370c 	ldr	r3, [pc, #-1804]	; 8b0c <__aeabi_ddiv+0xe38>
    9214:	e5932000 	ldr	r2, [r3]
    9218:	e51f3710 	ldr	r3, [pc, #-1808]	; 8b10 <__aeabi_ddiv+0xe3c>
    921c:	e5933000 	ldr	r3, [r3]
    9220:	e1a00002 	mov	r0, r2
    9224:	e1a01003 	mov	r1, r3
    9228:	eb0017ef 	bl	f1ec <__aeabi_fdiv>
    922c:	e1a03000 	mov	r3, r0
    9230:	e1a02003 	mov	r2, r3
    9234:	e51f3718 	ldr	r3, [pc, #-1816]	; 8b24 <__aeabi_ddiv+0xe50>
    9238:	e5832000 	str	r2, [r3]
    923c:	e51f3720 	ldr	r3, [pc, #-1824]	; 8b24 <__aeabi_ddiv+0xe50>
    9240:	e5932000 	ldr	r2, [r3]
    9244:	e51f3728 	ldr	r3, [pc, #-1832]	; 8b24 <__aeabi_ddiv+0xe50>
    9248:	e5933000 	ldr	r3, [r3]
    924c:	e1a00002 	mov	r0, r2
    9250:	e1a01003 	mov	r1, r3
    9254:	eb00177e 	bl	f054 <__aeabi_fmul>
    9258:	e1a03000 	mov	r3, r0
    925c:	e1a02003 	mov	r2, r3
    9260:	e51f3740 	ldr	r3, [pc, #-1856]	; 8b28 <__aeabi_ddiv+0xe54>
    9264:	e5832000 	str	r2, [r3]
    9268:	e51f275c 	ldr	r2, [pc, #-1884]	; 8b14 <__aeabi_ddiv+0xe40>
    926c:	e51f3738 	ldr	r3, [pc, #-1848]	; 8b3c <__aeabi_ddiv+0xe68>
    9270:	e5823000 	str	r3, [r2]
    9274:	e51f3768 	ldr	r3, [pc, #-1896]	; 8b14 <__aeabi_ddiv+0xe40>
    9278:	e5932000 	ldr	r2, [r3]
    927c:	e51f376c 	ldr	r3, [pc, #-1900]	; 8b18 <__aeabi_ddiv+0xe44>
    9280:	e5832000 	str	r2, [r3]
    9284:	e51f3774 	ldr	r3, [pc, #-1908]	; 8b18 <__aeabi_ddiv+0xe44>
    9288:	e5932000 	ldr	r2, [r3]
    928c:	e51f3778 	ldr	r3, [pc, #-1912]	; 8b1c <__aeabi_ddiv+0xe48>
    9290:	e5832000 	str	r2, [r3]
    9294:	e51f3780 	ldr	r3, [pc, #-1920]	; 8b1c <__aeabi_ddiv+0xe48>
    9298:	e5932000 	ldr	r2, [r3]
    929c:	e51f3784 	ldr	r3, [pc, #-1924]	; 8b20 <__aeabi_ddiv+0xe4c>
    92a0:	e5832000 	str	r2, [r3]
    92a4:	e51f2750 	ldr	r2, [pc, #-1872]	; 8b5c <__aeabi_ddiv+0xe88>
    92a8:	e3a03001 	mov	r3, #1	; 0x1
    92ac:	e5823000 	str	r3, [r2]
    92b0:	ea0003e7 	b	a254 <__aeabi_ddiv+0x2580>
    92b4:	e51f3794 	ldr	r3, [pc, #-1940]	; 8b28 <__aeabi_ddiv+0xe54>
    92b8:	e5932000 	ldr	r2, [r3]
    92bc:	e51f37a0 	ldr	r3, [pc, #-1952]	; 8b24 <__aeabi_ddiv+0xe50>
    92c0:	e5933000 	ldr	r3, [r3]
    92c4:	e1a00002 	mov	r0, r2
    92c8:	e1a01003 	mov	r1, r3
    92cc:	eb001760 	bl	f054 <__aeabi_fmul>
    92d0:	e1a03000 	mov	r3, r0
    92d4:	e1a02003 	mov	r2, r3
    92d8:	e51f37b8 	ldr	r3, [pc, #-1976]	; 8b28 <__aeabi_ddiv+0xe54>
    92dc:	e5832000 	str	r2, [r3]
    92e0:	e51f277c 	ldr	r2, [pc, #-1916]	; 8b6c <__aeabi_ddiv+0xe98>
    92e4:	e3a03000 	mov	r3, #0	; 0x0
    92e8:	e5823000 	str	r3, [r2]
    92ec:	e51f27c8 	ldr	r2, [pc, #-1992]	; 8b2c <__aeabi_ddiv+0xe58>
    92f0:	e3a03001 	mov	r3, #1	; 0x1
    92f4:	e5823000 	str	r3, [r2]
    92f8:	e51f37a4 	ldr	r3, [pc, #-1956]	; 8b5c <__aeabi_ddiv+0xe88>
    92fc:	e5932000 	ldr	r2, [r3]
    9300:	e51f379c 	ldr	r3, [pc, #-1948]	; 8b6c <__aeabi_ddiv+0xe98>
    9304:	e5933000 	ldr	r3, [r3]
    9308:	e0822003 	add	r2, r2, r3
    930c:	e51f37e8 	ldr	r3, [pc, #-2024]	; 8b2c <__aeabi_ddiv+0xe58>
    9310:	e5933000 	ldr	r3, [r3]
    9314:	e0822003 	add	r2, r2, r3
    9318:	e51f37f4 	ldr	r3, [pc, #-2036]	; 8b2c <__aeabi_ddiv+0xe58>
    931c:	e5933000 	ldr	r3, [r3]
    9320:	e1a00002 	mov	r0, r2
    9324:	e1a01003 	mov	r1, r3
    9328:	eb00186b 	bl	f4dc <____divsi3_from_arm>
    932c:	e1a03000 	mov	r3, r0
    9330:	e1a02003 	mov	r2, r3
    9334:	e51f380c 	ldr	r3, [pc, #-2060]	; 8b30 <__aeabi_ddiv+0xe5c>
    9338:	e5832000 	str	r2, [r3]
    933c:	ea0003bb 	b	a230 <__aeabi_ddiv+0x255c>
    9340:	e51f3814 	ldr	r3, [pc, #-2068]	; 8b34 <__aeabi_ddiv+0xe60>
    9344:	e5933000 	ldr	r3, [r3]
    9348:	e51b0028 	ldr	r0, [fp, #-40]
    934c:	e1a01003 	mov	r1, r3
    9350:	eb001801 	bl	f35c <__cmpsf2>
    9354:	e1a03000 	mov	r3, r0
    9358:	e3530000 	cmp	r3, #0	; 0x0
    935c:	1a000008 	bne	9384 <__aeabi_ddiv+0x16b0>
    9360:	e51f3830 	ldr	r3, [pc, #-2096]	; 8b38 <__aeabi_ddiv+0xe64>
    9364:	e5933000 	ldr	r3, [r3]
    9368:	e51b002c 	ldr	r0, [fp, #-44]
    936c:	e1a01003 	mov	r1, r3
    9370:	eb0017f9 	bl	f35c <__cmpsf2>
    9374:	e1a03000 	mov	r3, r0
    9378:	e3530000 	cmp	r3, #0	; 0x0
    937c:	1a000000 	bne	9384 <__aeabi_ddiv+0x16b0>
    9380:	ea0001be 	b	9a80 <__aeabi_ddiv+0x1dac>
    9384:	e51f3830 	ldr	r3, [pc, #-2096]	; 8b5c <__aeabi_ddiv+0xe88>
    9388:	e5932000 	ldr	r2, [r3]
    938c:	e51f3828 	ldr	r3, [pc, #-2088]	; 8b6c <__aeabi_ddiv+0xe98>
    9390:	e5933000 	ldr	r3, [r3]
    9394:	e1520003 	cmp	r2, r3
    9398:	1a000065 	bne	9534 <__aeabi_ddiv+0x1860>
    939c:	e51f3838 	ldr	r3, [pc, #-2104]	; 8b6c <__aeabi_ddiv+0xe98>
    93a0:	e5932000 	ldr	r2, [r3]
    93a4:	e1a03002 	mov	r3, r2
    93a8:	e1a03083 	mov	r3, r3, lsl #1
    93ac:	e0833002 	add	r3, r3, r2
    93b0:	e1a03103 	mov	r3, r3, lsl #2
    93b4:	e0832002 	add	r2, r3, r2
    93b8:	e51f3864 	ldr	r3, [pc, #-2148]	; 8b5c <__aeabi_ddiv+0xe88>
    93bc:	e5933000 	ldr	r3, [r3]
    93c0:	e0823003 	add	r3, r2, r3
    93c4:	e1a02103 	mov	r2, r3, lsl #2
    93c8:	e51f388c 	ldr	r3, [pc, #-2188]	; 8b44 <__aeabi_ddiv+0xe70>
    93cc:	e5933000 	ldr	r3, [r3]
    93d0:	e0824003 	add	r4, r2, r3
    93d4:	e51f3880 	ldr	r3, [pc, #-2176]	; 8b5c <__aeabi_ddiv+0xe88>
    93d8:	e5933000 	ldr	r3, [r3]
    93dc:	e1a03103 	mov	r3, r3, lsl #2
    93e0:	e1a02003 	mov	r2, r3
    93e4:	e51f38a8 	ldr	r3, [pc, #-2216]	; 8b44 <__aeabi_ddiv+0xe70>
    93e8:	e5933000 	ldr	r3, [r3]
    93ec:	e0821003 	add	r1, r2, r3
    93f0:	e51f388c 	ldr	r3, [pc, #-2188]	; 8b6c <__aeabi_ddiv+0xe98>
    93f4:	e5932000 	ldr	r2, [r3]
    93f8:	e1a03002 	mov	r3, r2
    93fc:	e1a03083 	mov	r3, r3, lsl #1
    9400:	e0833002 	add	r3, r3, r2
    9404:	e1a03103 	mov	r3, r3, lsl #2
    9408:	e0833002 	add	r3, r3, r2
    940c:	e1a03103 	mov	r3, r3, lsl #2
    9410:	e0813003 	add	r3, r1, r3
    9414:	e2433038 	sub	r3, r3, #56	; 0x38
    9418:	e5932000 	ldr	r2, [r3]
    941c:	e51f38dc 	ldr	r3, [pc, #-2268]	; 8b48 <__aeabi_ddiv+0xe74>
    9420:	e5933000 	ldr	r3, [r3]
    9424:	e1a00002 	mov	r0, r2
    9428:	e1a01003 	mov	r1, r3
    942c:	eb001708 	bl	f054 <__aeabi_fmul>
    9430:	e1a03000 	mov	r3, r0
    9434:	e5843000 	str	r3, [r4]
    9438:	e51f38d4 	ldr	r3, [pc, #-2260]	; 8b6c <__aeabi_ddiv+0xe98>
    943c:	e5934000 	ldr	r4, [r3]
    9440:	e51f38ec 	ldr	r3, [pc, #-2284]	; 8b5c <__aeabi_ddiv+0xe88>
    9444:	e5935000 	ldr	r5, [r3]
    9448:	e51f38e4 	ldr	r3, [pc, #-2276]	; 8b6c <__aeabi_ddiv+0xe98>
    944c:	e5933000 	ldr	r3, [r3]
    9450:	e2432001 	sub	r2, r3, #1	; 0x1
    9454:	e51f3900 	ldr	r3, [pc, #-2304]	; 8b5c <__aeabi_ddiv+0xe88>
    9458:	e5933000 	ldr	r3, [r3]
    945c:	e2431001 	sub	r1, r3, #1	; 0x1
    9460:	e51f0918 	ldr	r0, [pc, #-2328]	; 8b50 <__aeabi_ddiv+0xe7c>
    9464:	e1a03002 	mov	r3, r2
    9468:	e1a03083 	mov	r3, r3, lsl #1
    946c:	e0833002 	add	r3, r3, r2
    9470:	e1a03103 	mov	r3, r3, lsl #2
    9474:	e0833002 	add	r3, r3, r2
    9478:	e0833001 	add	r3, r3, r1
    947c:	e7902103 	ldr	r2, [r0, r3, lsl #2]
    9480:	e51f3940 	ldr	r3, [pc, #-2368]	; 8b48 <__aeabi_ddiv+0xe74>
    9484:	e5933000 	ldr	r3, [r3]
    9488:	e1a00002 	mov	r0, r2
    948c:	e1a01003 	mov	r1, r3
    9490:	eb0016ef 	bl	f054 <__aeabi_fmul>
    9494:	e1a03000 	mov	r3, r0
    9498:	e1a06003 	mov	r6, r3
    949c:	e51f3948 	ldr	r3, [pc, #-2376]	; 8b5c <__aeabi_ddiv+0xe88>
    94a0:	e5933000 	ldr	r3, [r3]
    94a4:	e1a03103 	mov	r3, r3, lsl #2
    94a8:	e1a02003 	mov	r2, r3
    94ac:	e51f3970 	ldr	r3, [pc, #-2416]	; 8b44 <__aeabi_ddiv+0xe70>
    94b0:	e5933000 	ldr	r3, [r3]
    94b4:	e0821003 	add	r1, r2, r3
    94b8:	e51f3954 	ldr	r3, [pc, #-2388]	; 8b6c <__aeabi_ddiv+0xe98>
    94bc:	e5932000 	ldr	r2, [r3]
    94c0:	e1a03002 	mov	r3, r2
    94c4:	e1a03083 	mov	r3, r3, lsl #1
    94c8:	e0833002 	add	r3, r3, r2
    94cc:	e1a03103 	mov	r3, r3, lsl #2
    94d0:	e0833002 	add	r3, r3, r2
    94d4:	e1a03103 	mov	r3, r3, lsl #2
    94d8:	e0813003 	add	r3, r1, r3
    94dc:	e2433038 	sub	r3, r3, #56	; 0x38
    94e0:	e5932000 	ldr	r2, [r3]
    94e4:	e51f39ac 	ldr	r3, [pc, #-2476]	; 8b40 <__aeabi_ddiv+0xe6c>
    94e8:	e5933000 	ldr	r3, [r3]
    94ec:	e1a00002 	mov	r0, r2
    94f0:	e1a01003 	mov	r1, r3
    94f4:	eb0016d6 	bl	f054 <__aeabi_fmul>
    94f8:	e1a03000 	mov	r3, r0
    94fc:	e1a00006 	mov	r0, r6
    9500:	e1a01003 	mov	r1, r3
    9504:	eb00162a 	bl	edb4 <__addsf3>
    9508:	e1a03000 	mov	r3, r0
    950c:	e1a02003 	mov	r2, r3
    9510:	e51f19c8 	ldr	r1, [pc, #-2504]	; 8b50 <__aeabi_ddiv+0xe7c>
    9514:	e1a03004 	mov	r3, r4
    9518:	e1a03083 	mov	r3, r3, lsl #1
    951c:	e0833004 	add	r3, r3, r4
    9520:	e1a03103 	mov	r3, r3, lsl #2
    9524:	e0833004 	add	r3, r3, r4
    9528:	e0833005 	add	r3, r3, r5
    952c:	e7812103 	str	r2, [r1, r3, lsl #2]
    9530:	ea000152 	b	9a80 <__aeabi_ddiv+0x1dac>
    9534:	e51f39e0 	ldr	r3, [pc, #-2528]	; 8b5c <__aeabi_ddiv+0xe88>
    9538:	e5933000 	ldr	r3, [r3]
    953c:	e3530001 	cmp	r3, #1	; 0x1
    9540:	1a000068 	bne	96e8 <__aeabi_ddiv+0x1a14>
    9544:	e51f39e0 	ldr	r3, [pc, #-2528]	; 8b6c <__aeabi_ddiv+0xe98>
    9548:	e5933000 	ldr	r3, [r3]
    954c:	e3530000 	cmp	r3, #0	; 0x0
    9550:	1a000064 	bne	96e8 <__aeabi_ddiv+0x1a14>
    9554:	e51f39f0 	ldr	r3, [pc, #-2544]	; 8b6c <__aeabi_ddiv+0xe98>
    9558:	e5932000 	ldr	r2, [r3]
    955c:	e1a03002 	mov	r3, r2
    9560:	e1a03083 	mov	r3, r3, lsl #1
    9564:	e0833002 	add	r3, r3, r2
    9568:	e1a03103 	mov	r3, r3, lsl #2
    956c:	e0832002 	add	r2, r3, r2
    9570:	e51f3a1c 	ldr	r3, [pc, #-2588]	; 8b5c <__aeabi_ddiv+0xe88>
    9574:	e5933000 	ldr	r3, [r3]
    9578:	e0823003 	add	r3, r2, r3
    957c:	e1a02103 	mov	r2, r3, lsl #2
    9580:	e51f3a44 	ldr	r3, [pc, #-2628]	; 8b44 <__aeabi_ddiv+0xe70>
    9584:	e5933000 	ldr	r3, [r3]
    9588:	e0824003 	add	r4, r2, r3
    958c:	e51f3a38 	ldr	r3, [pc, #-2616]	; 8b5c <__aeabi_ddiv+0xe88>
    9590:	e5933000 	ldr	r3, [r3]
    9594:	e1a03103 	mov	r3, r3, lsl #2
    9598:	e1a02003 	mov	r2, r3
    959c:	e51f3a60 	ldr	r3, [pc, #-2656]	; 8b44 <__aeabi_ddiv+0xe70>
    95a0:	e5933000 	ldr	r3, [r3]
    95a4:	e0821003 	add	r1, r2, r3
    95a8:	e51f3a44 	ldr	r3, [pc, #-2628]	; 8b6c <__aeabi_ddiv+0xe98>
    95ac:	e5932000 	ldr	r2, [r3]
    95b0:	e1a03002 	mov	r3, r2
    95b4:	e1a03083 	mov	r3, r3, lsl #1
    95b8:	e0833002 	add	r3, r3, r2
    95bc:	e1a03103 	mov	r3, r3, lsl #2
    95c0:	e0833002 	add	r3, r3, r2
    95c4:	e1a03103 	mov	r3, r3, lsl #2
    95c8:	e0813003 	add	r3, r1, r3
    95cc:	e2433004 	sub	r3, r3, #4	; 0x4
    95d0:	e5932000 	ldr	r2, [r3]
    95d4:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 8b40 <__aeabi_ddiv+0xe6c>
    95d8:	e5933000 	ldr	r3, [r3]
    95dc:	e1a00002 	mov	r0, r2
    95e0:	e1a01003 	mov	r1, r3
    95e4:	eb00169a 	bl	f054 <__aeabi_fmul>
    95e8:	e1a03000 	mov	r3, r0
    95ec:	e5843000 	str	r3, [r4]
    95f0:	e51f3a8c 	ldr	r3, [pc, #-2700]	; 8b6c <__aeabi_ddiv+0xe98>
    95f4:	e5934000 	ldr	r4, [r3]
    95f8:	e51f3aa4 	ldr	r3, [pc, #-2724]	; 8b5c <__aeabi_ddiv+0xe88>
    95fc:	e5935000 	ldr	r5, [r3]
    9600:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 8b6c <__aeabi_ddiv+0xe98>
    9604:	e5932000 	ldr	r2, [r3]
    9608:	e51f3ab4 	ldr	r3, [pc, #-2740]	; 8b5c <__aeabi_ddiv+0xe88>
    960c:	e5933000 	ldr	r3, [r3]
    9610:	e2431001 	sub	r1, r3, #1	; 0x1
    9614:	e51f0acc 	ldr	r0, [pc, #-2764]	; 8b50 <__aeabi_ddiv+0xe7c>
    9618:	e1a03002 	mov	r3, r2
    961c:	e1a03083 	mov	r3, r3, lsl #1
    9620:	e0833002 	add	r3, r3, r2
    9624:	e1a03103 	mov	r3, r3, lsl #2
    9628:	e0833002 	add	r3, r3, r2
    962c:	e0833001 	add	r3, r3, r1
    9630:	e7902103 	ldr	r2, [r0, r3, lsl #2]
    9634:	e51f3afc 	ldr	r3, [pc, #-2812]	; 8b40 <__aeabi_ddiv+0xe6c>
    9638:	e5933000 	ldr	r3, [r3]
    963c:	e1a00002 	mov	r0, r2
    9640:	e1a01003 	mov	r1, r3
    9644:	eb001682 	bl	f054 <__aeabi_fmul>
    9648:	e1a03000 	mov	r3, r0
    964c:	e1a06003 	mov	r6, r3
    9650:	e51f3afc 	ldr	r3, [pc, #-2812]	; 8b5c <__aeabi_ddiv+0xe88>
    9654:	e5933000 	ldr	r3, [r3]
    9658:	e1a03103 	mov	r3, r3, lsl #2
    965c:	e1a02003 	mov	r2, r3
    9660:	e51f3b24 	ldr	r3, [pc, #-2852]	; 8b44 <__aeabi_ddiv+0xe70>
    9664:	e5933000 	ldr	r3, [r3]
    9668:	e0821003 	add	r1, r2, r3
    966c:	e51f3b08 	ldr	r3, [pc, #-2824]	; 8b6c <__aeabi_ddiv+0xe98>
    9670:	e5932000 	ldr	r2, [r3]
    9674:	e1a03002 	mov	r3, r2
    9678:	e1a03083 	mov	r3, r3, lsl #1
    967c:	e0833002 	add	r3, r3, r2
    9680:	e1a03103 	mov	r3, r3, lsl #2
    9684:	e0833002 	add	r3, r3, r2
    9688:	e1a03103 	mov	r3, r3, lsl #2
    968c:	e0813003 	add	r3, r1, r3
    9690:	e2433004 	sub	r3, r3, #4	; 0x4
    9694:	e5932000 	ldr	r2, [r3]
    9698:	e51f3b58 	ldr	r3, [pc, #-2904]	; 8b48 <__aeabi_ddiv+0xe74>
    969c:	e5933000 	ldr	r3, [r3]
    96a0:	e1a00002 	mov	r0, r2
    96a4:	e1a01003 	mov	r1, r3
    96a8:	eb001669 	bl	f054 <__aeabi_fmul>
    96ac:	e1a03000 	mov	r3, r0
    96b0:	e1a00006 	mov	r0, r6
    96b4:	e1a01003 	mov	r1, r3
    96b8:	eb0015bc 	bl	edb0 <__aeabi_fsub>
    96bc:	e1a03000 	mov	r3, r0
    96c0:	e1a02003 	mov	r2, r3
    96c4:	e51f1b7c 	ldr	r1, [pc, #-2940]	; 8b50 <__aeabi_ddiv+0xe7c>
    96c8:	e1a03004 	mov	r3, r4
    96cc:	e1a03083 	mov	r3, r3, lsl #1
    96d0:	e0833004 	add	r3, r3, r4
    96d4:	e1a03103 	mov	r3, r3, lsl #2
    96d8:	e0833004 	add	r3, r3, r4
    96dc:	e0833005 	add	r3, r3, r5
    96e0:	e7812103 	str	r2, [r1, r3, lsl #2]
    96e4:	ea0000e5 	b	9a80 <__aeabi_ddiv+0x1dac>
    96e8:	e51f3b94 	ldr	r3, [pc, #-2964]	; 8b5c <__aeabi_ddiv+0xe88>
    96ec:	e5933000 	ldr	r3, [r3]
    96f0:	e3530001 	cmp	r3, #1	; 0x1
    96f4:	da0000e1 	ble	9a80 <__aeabi_ddiv+0x1dac>
    96f8:	e51f3ba4 	ldr	r3, [pc, #-2980]	; 8b5c <__aeabi_ddiv+0xe88>
    96fc:	e5932000 	ldr	r2, [r3]
    9700:	e51f3b9c 	ldr	r3, [pc, #-2972]	; 8b6c <__aeabi_ddiv+0xe98>
    9704:	e5933000 	ldr	r3, [r3]
    9708:	e1520003 	cmp	r2, r3
    970c:	0a0000db 	beq	9a80 <__aeabi_ddiv+0x1dac>
    9710:	e51f3bbc 	ldr	r3, [pc, #-3004]	; 8b5c <__aeabi_ddiv+0xe88>
    9714:	e5933000 	ldr	r3, [r3]
    9718:	e2432002 	sub	r2, r3, #2	; 0x2
    971c:	e51f3bb8 	ldr	r3, [pc, #-3000]	; 8b6c <__aeabi_ddiv+0xe98>
    9720:	e5933000 	ldr	r3, [r3]
    9724:	e1520003 	cmp	r2, r3
    9728:	aa000012 	bge	9778 <__aeabi_ddiv+0x1aa4>
    972c:	e51f3bd8 	ldr	r3, [pc, #-3032]	; 8b5c <__aeabi_ddiv+0xe88>
    9730:	e5933000 	ldr	r3, [r3]
    9734:	e1a03103 	mov	r3, r3, lsl #2
    9738:	e1a02003 	mov	r2, r3
    973c:	e51f3c00 	ldr	r3, [pc, #-3072]	; 8b44 <__aeabi_ddiv+0xe70>
    9740:	e5933000 	ldr	r3, [r3]
    9744:	e0821003 	add	r1, r2, r3
    9748:	e51f3be4 	ldr	r3, [pc, #-3044]	; 8b6c <__aeabi_ddiv+0xe98>
    974c:	e5932000 	ldr	r2, [r3]
    9750:	e1a03002 	mov	r3, r2
    9754:	e1a03083 	mov	r3, r3, lsl #1
    9758:	e0833002 	add	r3, r3, r2
    975c:	e1a03103 	mov	r3, r3, lsl #2
    9760:	e0833002 	add	r3, r3, r2
    9764:	e1a03103 	mov	r3, r3, lsl #2
    9768:	e0813003 	add	r3, r1, r3
    976c:	e2432008 	sub	r2, r3, #8	; 0x8
    9770:	e51f3c3c 	ldr	r3, [pc, #-3132]	; 8b3c <__aeabi_ddiv+0xe68>
    9774:	e5823000 	str	r3, [r2]
    9778:	e51f3c24 	ldr	r3, [pc, #-3108]	; 8b5c <__aeabi_ddiv+0xe88>
    977c:	e5933000 	ldr	r3, [r3]
    9780:	e2432002 	sub	r2, r3, #2	; 0x2
    9784:	e51f3c20 	ldr	r3, [pc, #-3104]	; 8b6c <__aeabi_ddiv+0xe98>
    9788:	e5933000 	ldr	r3, [r3]
    978c:	e1520003 	cmp	r2, r3
    9790:	aa00000d 	bge	97cc <__aeabi_ddiv+0x1af8>
    9794:	e51f3c30 	ldr	r3, [pc, #-3120]	; 8b6c <__aeabi_ddiv+0xe98>
    9798:	e5932000 	ldr	r2, [r3]
    979c:	e51f3c48 	ldr	r3, [pc, #-3144]	; 8b5c <__aeabi_ddiv+0xe88>
    97a0:	e5933000 	ldr	r3, [r3]
    97a4:	e2431002 	sub	r1, r3, #2	; 0x2
    97a8:	e51f0c60 	ldr	r0, [pc, #-3168]	; 8b50 <__aeabi_ddiv+0xe7c>
    97ac:	e1a03002 	mov	r3, r2
    97b0:	e1a03083 	mov	r3, r3, lsl #1
    97b4:	e0833002 	add	r3, r3, r2
    97b8:	e1a03103 	mov	r3, r3, lsl #2
    97bc:	e0833002 	add	r3, r3, r2
    97c0:	e0832001 	add	r2, r3, r1
    97c4:	e51f3c90 	ldr	r3, [pc, #-3216]	; 8b3c <__aeabi_ddiv+0xe68>
    97c8:	e7803102 	str	r3, [r0, r2, lsl #2]
    97cc:	e51f3c68 	ldr	r3, [pc, #-3176]	; 8b6c <__aeabi_ddiv+0xe98>
    97d0:	e5932000 	ldr	r2, [r3]
    97d4:	e1a03002 	mov	r3, r2
    97d8:	e1a03083 	mov	r3, r3, lsl #1
    97dc:	e0833002 	add	r3, r3, r2
    97e0:	e1a03103 	mov	r3, r3, lsl #2
    97e4:	e0832002 	add	r2, r3, r2
    97e8:	e51f3c94 	ldr	r3, [pc, #-3220]	; 8b5c <__aeabi_ddiv+0xe88>
    97ec:	e5933000 	ldr	r3, [r3]
    97f0:	e0823003 	add	r3, r2, r3
    97f4:	e1a02103 	mov	r2, r3, lsl #2
    97f8:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 8b44 <__aeabi_ddiv+0xe70>
    97fc:	e5933000 	ldr	r3, [r3]
    9800:	e0824003 	add	r4, r2, r3
    9804:	e51f3cb0 	ldr	r3, [pc, #-3248]	; 8b5c <__aeabi_ddiv+0xe88>
    9808:	e5933000 	ldr	r3, [r3]
    980c:	e1a03103 	mov	r3, r3, lsl #2
    9810:	e1a02003 	mov	r2, r3
    9814:	e51f3cd8 	ldr	r3, [pc, #-3288]	; 8b44 <__aeabi_ddiv+0xe70>
    9818:	e5933000 	ldr	r3, [r3]
    981c:	e0821003 	add	r1, r2, r3
    9820:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 8b6c <__aeabi_ddiv+0xe98>
    9824:	e5932000 	ldr	r2, [r3]
    9828:	e1a03002 	mov	r3, r2
    982c:	e1a03083 	mov	r3, r3, lsl #1
    9830:	e0833002 	add	r3, r3, r2
    9834:	e1a03103 	mov	r3, r3, lsl #2
    9838:	e0833002 	add	r3, r3, r2
    983c:	e1a03103 	mov	r3, r3, lsl #2
    9840:	e0813003 	add	r3, r1, r3
    9844:	e2433004 	sub	r3, r3, #4	; 0x4
    9848:	e5932000 	ldr	r2, [r3]
    984c:	e51f3d14 	ldr	r3, [pc, #-3348]	; 8b40 <__aeabi_ddiv+0xe6c>
    9850:	e5933000 	ldr	r3, [r3]
    9854:	e1a00002 	mov	r0, r2
    9858:	e1a01003 	mov	r1, r3
    985c:	eb0015fc 	bl	f054 <__aeabi_fmul>
    9860:	e1a03000 	mov	r3, r0
    9864:	e1a05003 	mov	r5, r3
    9868:	e51f3d04 	ldr	r3, [pc, #-3332]	; 8b6c <__aeabi_ddiv+0xe98>
    986c:	e5932000 	ldr	r2, [r3]
    9870:	e51f3d1c 	ldr	r3, [pc, #-3356]	; 8b5c <__aeabi_ddiv+0xe88>
    9874:	e5931000 	ldr	r1, [r3]
    9878:	e51f0d34 	ldr	r0, [pc, #-3380]	; 8b4c <__aeabi_ddiv+0xe78>
    987c:	e1a03002 	mov	r3, r2
    9880:	e1a03083 	mov	r3, r3, lsl #1
    9884:	e0833002 	add	r3, r3, r2
    9888:	e1a03103 	mov	r3, r3, lsl #2
    988c:	e0833002 	add	r3, r3, r2
    9890:	e0833001 	add	r3, r3, r1
    9894:	e7901103 	ldr	r1, [r0, r3, lsl #2]
    9898:	e51f3d44 	ldr	r3, [pc, #-3396]	; 8b5c <__aeabi_ddiv+0xe88>
    989c:	e5933000 	ldr	r3, [r3]
    98a0:	e1a03103 	mov	r3, r3, lsl #2
    98a4:	e1a02003 	mov	r2, r3
    98a8:	e51f3d6c 	ldr	r3, [pc, #-3436]	; 8b44 <__aeabi_ddiv+0xe70>
    98ac:	e5933000 	ldr	r3, [r3]
    98b0:	e0820003 	add	r0, r2, r3
    98b4:	e51f3d50 	ldr	r3, [pc, #-3408]	; 8b6c <__aeabi_ddiv+0xe98>
    98b8:	e5932000 	ldr	r2, [r3]
    98bc:	e1a03002 	mov	r3, r2
    98c0:	e1a03083 	mov	r3, r3, lsl #1
    98c4:	e0833002 	add	r3, r3, r2
    98c8:	e1a03103 	mov	r3, r3, lsl #2
    98cc:	e0833002 	add	r3, r3, r2
    98d0:	e1a03103 	mov	r3, r3, lsl #2
    98d4:	e0803003 	add	r3, r0, r3
    98d8:	e2433008 	sub	r3, r3, #8	; 0x8
    98dc:	e5933000 	ldr	r3, [r3]
    98e0:	e1a00001 	mov	r0, r1
    98e4:	e1a01003 	mov	r1, r3
    98e8:	eb0015d9 	bl	f054 <__aeabi_fmul>
    98ec:	e1a03000 	mov	r3, r0
    98f0:	e1a00005 	mov	r0, r5
    98f4:	e1a01003 	mov	r1, r3
    98f8:	eb00152c 	bl	edb0 <__aeabi_fsub>
    98fc:	e1a03000 	mov	r3, r0
    9900:	e5843000 	str	r3, [r4]
    9904:	e51f3da0 	ldr	r3, [pc, #-3488]	; 8b6c <__aeabi_ddiv+0xe98>
    9908:	e5934000 	ldr	r4, [r3]
    990c:	e51f3db8 	ldr	r3, [pc, #-3512]	; 8b5c <__aeabi_ddiv+0xe88>
    9910:	e5935000 	ldr	r5, [r3]
    9914:	e51f3db0 	ldr	r3, [pc, #-3504]	; 8b6c <__aeabi_ddiv+0xe98>
    9918:	e5932000 	ldr	r2, [r3]
    991c:	e51f3dc8 	ldr	r3, [pc, #-3528]	; 8b5c <__aeabi_ddiv+0xe88>
    9920:	e5933000 	ldr	r3, [r3]
    9924:	e2431001 	sub	r1, r3, #1	; 0x1
    9928:	e51f0de0 	ldr	r0, [pc, #-3552]	; 8b50 <__aeabi_ddiv+0xe7c>
    992c:	e1a03002 	mov	r3, r2
    9930:	e1a03083 	mov	r3, r3, lsl #1
    9934:	e0833002 	add	r3, r3, r2
    9938:	e1a03103 	mov	r3, r3, lsl #2
    993c:	e0833002 	add	r3, r3, r2
    9940:	e0833001 	add	r3, r3, r1
    9944:	e7902103 	ldr	r2, [r0, r3, lsl #2]
    9948:	e51f3e10 	ldr	r3, [pc, #-3600]	; 8b40 <__aeabi_ddiv+0xe6c>
    994c:	e5933000 	ldr	r3, [r3]
    9950:	e1a00002 	mov	r0, r2
    9954:	e1a01003 	mov	r1, r3
    9958:	eb0015bd 	bl	f054 <__aeabi_fmul>
    995c:	e1a03000 	mov	r3, r0
    9960:	e1a06003 	mov	r6, r3
    9964:	e51f3e10 	ldr	r3, [pc, #-3600]	; 8b5c <__aeabi_ddiv+0xe88>
    9968:	e5933000 	ldr	r3, [r3]
    996c:	e1a03103 	mov	r3, r3, lsl #2
    9970:	e1a02003 	mov	r2, r3
    9974:	e51f3e38 	ldr	r3, [pc, #-3640]	; 8b44 <__aeabi_ddiv+0xe70>
    9978:	e5933000 	ldr	r3, [r3]
    997c:	e0821003 	add	r1, r2, r3
    9980:	e51f3e1c 	ldr	r3, [pc, #-3612]	; 8b6c <__aeabi_ddiv+0xe98>
    9984:	e5932000 	ldr	r2, [r3]
    9988:	e1a03002 	mov	r3, r2
    998c:	e1a03083 	mov	r3, r3, lsl #1
    9990:	e0833002 	add	r3, r3, r2
    9994:	e1a03103 	mov	r3, r3, lsl #2
    9998:	e0833002 	add	r3, r3, r2
    999c:	e1a03103 	mov	r3, r3, lsl #2
    99a0:	e0813003 	add	r3, r1, r3
    99a4:	e2433004 	sub	r3, r3, #4	; 0x4
    99a8:	e5932000 	ldr	r2, [r3]
    99ac:	e51f3e6c 	ldr	r3, [pc, #-3692]	; 8b48 <__aeabi_ddiv+0xe74>
    99b0:	e5933000 	ldr	r3, [r3]
    99b4:	e1a00002 	mov	r0, r2
    99b8:	e1a01003 	mov	r1, r3
    99bc:	eb0015a4 	bl	f054 <__aeabi_fmul>
    99c0:	e1a03000 	mov	r3, r0
    99c4:	e1a00006 	mov	r0, r6
    99c8:	e1a01003 	mov	r1, r3
    99cc:	eb0014f7 	bl	edb0 <__aeabi_fsub>
    99d0:	e1a03000 	mov	r3, r0
    99d4:	e1a06003 	mov	r6, r3
    99d8:	e51f3e74 	ldr	r3, [pc, #-3700]	; 8b6c <__aeabi_ddiv+0xe98>
    99dc:	e5932000 	ldr	r2, [r3]
    99e0:	e51f3e8c 	ldr	r3, [pc, #-3724]	; 8b5c <__aeabi_ddiv+0xe88>
    99e4:	e5931000 	ldr	r1, [r3]
    99e8:	e51f0ea4 	ldr	r0, [pc, #-3748]	; 8b4c <__aeabi_ddiv+0xe78>
    99ec:	e1a03002 	mov	r3, r2
    99f0:	e1a03083 	mov	r3, r3, lsl #1
    99f4:	e0833002 	add	r3, r3, r2
    99f8:	e1a03103 	mov	r3, r3, lsl #2
    99fc:	e0833002 	add	r3, r3, r2
    9a00:	e0833001 	add	r3, r3, r1
    9a04:	e790c103 	ldr	ip, [r0, r3, lsl #2]
    9a08:	e51f3ea4 	ldr	r3, [pc, #-3748]	; 8b6c <__aeabi_ddiv+0xe98>
    9a0c:	e5932000 	ldr	r2, [r3]
    9a10:	e51f3ebc 	ldr	r3, [pc, #-3772]	; 8b5c <__aeabi_ddiv+0xe88>
    9a14:	e5933000 	ldr	r3, [r3]
    9a18:	e2431002 	sub	r1, r3, #2	; 0x2
    9a1c:	e51f0ed4 	ldr	r0, [pc, #-3796]	; 8b50 <__aeabi_ddiv+0xe7c>
    9a20:	e1a03002 	mov	r3, r2
    9a24:	e1a03083 	mov	r3, r3, lsl #1
    9a28:	e0833002 	add	r3, r3, r2
    9a2c:	e1a03103 	mov	r3, r3, lsl #2
    9a30:	e0833002 	add	r3, r3, r2
    9a34:	e0833001 	add	r3, r3, r1
    9a38:	e7903103 	ldr	r3, [r0, r3, lsl #2]
    9a3c:	e1a0000c 	mov	r0, ip
    9a40:	e1a01003 	mov	r1, r3
    9a44:	eb001582 	bl	f054 <__aeabi_fmul>
    9a48:	e1a03000 	mov	r3, r0
    9a4c:	e1a00006 	mov	r0, r6
    9a50:	e1a01003 	mov	r1, r3
    9a54:	eb0014d5 	bl	edb0 <__aeabi_fsub>
    9a58:	e1a03000 	mov	r3, r0
    9a5c:	e1a02003 	mov	r2, r3
    9a60:	e51f1f18 	ldr	r1, [pc, #-3864]	; 8b50 <__aeabi_ddiv+0xe7c>
    9a64:	e1a03004 	mov	r3, r4
    9a68:	e1a03083 	mov	r3, r3, lsl #1
    9a6c:	e0833004 	add	r3, r3, r4
    9a70:	e1a03103 	mov	r3, r3, lsl #2
    9a74:	e0833004 	add	r3, r3, r4
    9a78:	e0833005 	add	r3, r3, r5
    9a7c:	e7812103 	str	r2, [r1, r3, lsl #2]
    9a80:	e51f3f34 	ldr	r3, [pc, #-3892]	; 8b54 <__aeabi_ddiv+0xe80>
    9a84:	e5933000 	ldr	r3, [r3]
    9a88:	e59b0008 	ldr	r0, [fp, #8]
    9a8c:	e1a01003 	mov	r1, r3
    9a90:	eb001631 	bl	f35c <__cmpsf2>
    9a94:	e1a03000 	mov	r3, r0
    9a98:	e3530000 	cmp	r3, #0	; 0x0
    9a9c:	1a000000 	bne	9aa4 <__aeabi_ddiv+0x1dd0>
    9aa0:	ea000064 	b	9c38 <__aeabi_ddiv+0x1f64>
    9aa4:	e51f3f40 	ldr	r3, [pc, #-3904]	; 8b6c <__aeabi_ddiv+0xe98>
    9aa8:	e5934000 	ldr	r4, [r3]
    9aac:	e51f3f58 	ldr	r3, [pc, #-3928]	; 8b5c <__aeabi_ddiv+0xe88>
    9ab0:	e5935000 	ldr	r5, [r3]
    9ab4:	e51f3f50 	ldr	r3, [pc, #-3920]	; 8b6c <__aeabi_ddiv+0xe98>
    9ab8:	e5932000 	ldr	r2, [r3]
    9abc:	e1a03002 	mov	r3, r2
    9ac0:	e1a03083 	mov	r3, r3, lsl #1
    9ac4:	e0833002 	add	r3, r3, r2
    9ac8:	e1a03103 	mov	r3, r3, lsl #2
    9acc:	e0832002 	add	r2, r3, r2
    9ad0:	e51f3f7c 	ldr	r3, [pc, #-3964]	; 8b5c <__aeabi_ddiv+0xe88>
    9ad4:	e5933000 	ldr	r3, [r3]
    9ad8:	e0822003 	add	r2, r2, r3
    9adc:	e51f3f8c 	ldr	r3, [pc, #-3980]	; 8b58 <__aeabi_ddiv+0xe84>
    9ae0:	e7936102 	ldr	r6, [r3, r2, lsl #2]
    9ae4:	e51f3f80 	ldr	r3, [pc, #-3968]	; 8b6c <__aeabi_ddiv+0xe98>
    9ae8:	e5932000 	ldr	r2, [r3]
    9aec:	e1a03002 	mov	r3, r2
    9af0:	e1a03083 	mov	r3, r3, lsl #1
    9af4:	e0833002 	add	r3, r3, r2
    9af8:	e1a03103 	mov	r3, r3, lsl #2
    9afc:	e0832002 	add	r2, r3, r2
    9b00:	e51f3fac 	ldr	r3, [pc, #-4012]	; 8b5c <__aeabi_ddiv+0xe88>
    9b04:	e5933000 	ldr	r3, [r3]
    9b08:	e0822003 	add	r2, r2, r3
    9b0c:	e51f3fb4 	ldr	r3, [pc, #-4020]	; 8b60 <__aeabi_ddiv+0xe8c>
    9b10:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    9b14:	e51f3fb8 	ldr	r3, [pc, #-4024]	; 8b64 <__aeabi_ddiv+0xe90>
    9b18:	e5933000 	ldr	r3, [r3]
    9b1c:	e1a00002 	mov	r0, r2
    9b20:	e1a01003 	mov	r1, r3
    9b24:	eb00154a 	bl	f054 <__aeabi_fmul>
    9b28:	e1a03000 	mov	r3, r0
    9b2c:	e1a00006 	mov	r0, r6
    9b30:	e1a01003 	mov	r1, r3
    9b34:	eb00149e 	bl	edb4 <__addsf3>
    9b38:	e1a03000 	mov	r3, r0
    9b3c:	e1a02003 	mov	r2, r3
    9b40:	e51f1fe0 	ldr	r1, [pc, #-4064]	; 8b68 <__aeabi_ddiv+0xe94>
    9b44:	e1a03004 	mov	r3, r4
    9b48:	e1a03083 	mov	r3, r3, lsl #1
    9b4c:	e0833004 	add	r3, r3, r4
    9b50:	e1a03103 	mov	r3, r3, lsl #2
    9b54:	e0833004 	add	r3, r3, r4
    9b58:	e0833005 	add	r3, r3, r5
    9b5c:	e7812103 	str	r2, [r1, r3, lsl #2]
    9b60:	e51f3ffc 	ldr	r3, [pc, #-4092]	; 8b6c <__aeabi_ddiv+0xe98>
    9b64:	e5933000 	ldr	r3, [r3]
    9b68:	e3530000 	cmp	r3, #0	; 0x0
    9b6c:	0a000031 	beq	9c38 <__aeabi_ddiv+0x1f64>
    9b70:	e59f3cf8 	ldr	r3, [pc, #3320]	; a870 <__aeabi_ddiv+0x2b9c>
    9b74:	e5934000 	ldr	r4, [r3]
    9b78:	e59f3cf4 	ldr	r3, [pc, #3316]	; a874 <__aeabi_ddiv+0x2ba0>
    9b7c:	e5933000 	ldr	r3, [r3]
    9b80:	e2435001 	sub	r5, r3, #1	; 0x1
    9b84:	e59f3ce4 	ldr	r3, [pc, #3300]	; a870 <__aeabi_ddiv+0x2b9c>
    9b88:	e5932000 	ldr	r2, [r3]
    9b8c:	e1a03002 	mov	r3, r2
    9b90:	e1a03083 	mov	r3, r3, lsl #1
    9b94:	e0833002 	add	r3, r3, r2
    9b98:	e1a03103 	mov	r3, r3, lsl #2
    9b9c:	e0832002 	add	r2, r3, r2
    9ba0:	e59f3ccc 	ldr	r3, [pc, #3276]	; a874 <__aeabi_ddiv+0x2ba0>
    9ba4:	e5933000 	ldr	r3, [r3]
    9ba8:	e0823003 	add	r3, r2, r3
    9bac:	e2432001 	sub	r2, r3, #1	; 0x1
    9bb0:	e59f3cc0 	ldr	r3, [pc, #3264]	; a878 <__aeabi_ddiv+0x2ba4>
    9bb4:	e7936102 	ldr	r6, [r3, r2, lsl #2]
    9bb8:	e59f3cb0 	ldr	r3, [pc, #3248]	; a870 <__aeabi_ddiv+0x2b9c>
    9bbc:	e5932000 	ldr	r2, [r3]
    9bc0:	e1a03002 	mov	r3, r2
    9bc4:	e1a03083 	mov	r3, r3, lsl #1
    9bc8:	e0833002 	add	r3, r3, r2
    9bcc:	e1a03103 	mov	r3, r3, lsl #2
    9bd0:	e0832002 	add	r2, r3, r2
    9bd4:	e59f3c98 	ldr	r3, [pc, #3224]	; a874 <__aeabi_ddiv+0x2ba0>
    9bd8:	e5933000 	ldr	r3, [r3]
    9bdc:	e0823003 	add	r3, r2, r3
    9be0:	e2432001 	sub	r2, r3, #1	; 0x1
    9be4:	e59f3c90 	ldr	r3, [pc, #3216]	; a87c <__aeabi_ddiv+0x2ba8>
    9be8:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    9bec:	e59f3c8c 	ldr	r3, [pc, #3212]	; a880 <__aeabi_ddiv+0x2bac>
    9bf0:	e5933000 	ldr	r3, [r3]
    9bf4:	e1a00002 	mov	r0, r2
    9bf8:	e1a01003 	mov	r1, r3
    9bfc:	eb001514 	bl	f054 <__aeabi_fmul>
    9c00:	e1a03000 	mov	r3, r0
    9c04:	e1a00006 	mov	r0, r6
    9c08:	e1a01003 	mov	r1, r3
    9c0c:	eb001468 	bl	edb4 <__addsf3>
    9c10:	e1a03000 	mov	r3, r0
    9c14:	e1a02003 	mov	r2, r3
    9c18:	e59f1c64 	ldr	r1, [pc, #3172]	; a884 <__aeabi_ddiv+0x2bb0>
    9c1c:	e1a03004 	mov	r3, r4
    9c20:	e1a03083 	mov	r3, r3, lsl #1
    9c24:	e0833004 	add	r3, r3, r4
    9c28:	e1a03103 	mov	r3, r3, lsl #2
    9c2c:	e0833004 	add	r3, r3, r4
    9c30:	e0833005 	add	r3, r3, r5
    9c34:	e7812103 	str	r2, [r1, r3, lsl #2]
    9c38:	e59f3c34 	ldr	r3, [pc, #3124]	; a874 <__aeabi_ddiv+0x2ba0>
    9c3c:	e5932000 	ldr	r2, [r3]
    9c40:	e1a03002 	mov	r3, r2
    9c44:	e1a03083 	mov	r3, r3, lsl #1
    9c48:	e0833002 	add	r3, r3, r2
    9c4c:	e1a03103 	mov	r3, r3, lsl #2
    9c50:	e0832002 	add	r2, r3, r2
    9c54:	e59f3c14 	ldr	r3, [pc, #3092]	; a870 <__aeabi_ddiv+0x2b9c>
    9c58:	e5933000 	ldr	r3, [r3]
    9c5c:	e0823003 	add	r3, r2, r3
    9c60:	e1a02103 	mov	r2, r3, lsl #2
    9c64:	e59f3c1c 	ldr	r3, [pc, #3100]	; a888 <__aeabi_ddiv+0x2bb4>
    9c68:	e5933000 	ldr	r3, [r3]
    9c6c:	e0823003 	add	r3, r2, r3
    9c70:	e5932000 	ldr	r2, [r3]
    9c74:	e59f3c10 	ldr	r3, [pc, #3088]	; a88c <__aeabi_ddiv+0x2bb8>
    9c78:	e5933000 	ldr	r3, [r3]
    9c7c:	e1a00002 	mov	r0, r2
    9c80:	e1a01003 	mov	r1, r3
    9c84:	eb0014f2 	bl	f054 <__aeabi_fmul>
    9c88:	e1a03000 	mov	r3, r0
    9c8c:	e1a02003 	mov	r2, r3
    9c90:	e59f3bf8 	ldr	r3, [pc, #3064]	; a890 <__aeabi_ddiv+0x2bbc>
    9c94:	e5832000 	str	r2, [r3]
    9c98:	e59f3bd4 	ldr	r3, [pc, #3028]	; a874 <__aeabi_ddiv+0x2ba0>
    9c9c:	e5933000 	ldr	r3, [r3]
    9ca0:	e3530000 	cmp	r3, #0	; 0x0
    9ca4:	1a00002e 	bne	9d64 <__aeabi_ddiv+0x2090>
    9ca8:	e59f3bc4 	ldr	r3, [pc, #3012]	; a874 <__aeabi_ddiv+0x2ba0>
    9cac:	e5932000 	ldr	r2, [r3]
    9cb0:	e59f3bb8 	ldr	r3, [pc, #3000]	; a870 <__aeabi_ddiv+0x2b9c>
    9cb4:	e5931000 	ldr	r1, [r3]
    9cb8:	e59f0bc4 	ldr	r0, [pc, #3012]	; a884 <__aeabi_ddiv+0x2bb0>
    9cbc:	e1a03002 	mov	r3, r2
    9cc0:	e1a03083 	mov	r3, r3, lsl #1
    9cc4:	e0833002 	add	r3, r3, r2
    9cc8:	e1a03103 	mov	r3, r3, lsl #2
    9ccc:	e0833002 	add	r3, r3, r2
    9cd0:	e0833001 	add	r3, r3, r1
    9cd4:	e7901103 	ldr	r1, [r0, r3, lsl #2]
    9cd8:	e59f3b94 	ldr	r3, [pc, #2964]	; a874 <__aeabi_ddiv+0x2ba0>
    9cdc:	e5932000 	ldr	r2, [r3]
    9ce0:	e59f3bac 	ldr	r3, [pc, #2988]	; a894 <__aeabi_ddiv+0x2bc0>
    9ce4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    9ce8:	e1a00001 	mov	r0, r1
    9cec:	e1a01003 	mov	r1, r3
    9cf0:	eb0014d7 	bl	f054 <__aeabi_fmul>
    9cf4:	e1a03000 	mov	r3, r0
    9cf8:	e1a02003 	mov	r2, r3
    9cfc:	e59f3b94 	ldr	r3, [pc, #2964]	; a898 <__aeabi_ddiv+0x2bc4>
    9d00:	e5832000 	str	r2, [r3]
    9d04:	e59f3b68 	ldr	r3, [pc, #2920]	; a874 <__aeabi_ddiv+0x2ba0>
    9d08:	e5932000 	ldr	r2, [r3]
    9d0c:	e59f3b5c 	ldr	r3, [pc, #2908]	; a870 <__aeabi_ddiv+0x2b9c>
    9d10:	e5931000 	ldr	r1, [r3]
    9d14:	e59f0b68 	ldr	r0, [pc, #2920]	; a884 <__aeabi_ddiv+0x2bb0>
    9d18:	e1a03002 	mov	r3, r2
    9d1c:	e1a03083 	mov	r3, r3, lsl #1
    9d20:	e0833002 	add	r3, r3, r2
    9d24:	e1a03103 	mov	r3, r3, lsl #2
    9d28:	e0833002 	add	r3, r3, r2
    9d2c:	e0833001 	add	r3, r3, r1
    9d30:	e7901103 	ldr	r1, [r0, r3, lsl #2]
    9d34:	e59f3b38 	ldr	r3, [pc, #2872]	; a874 <__aeabi_ddiv+0x2ba0>
    9d38:	e5932000 	ldr	r2, [r3]
    9d3c:	e59f3b58 	ldr	r3, [pc, #2904]	; a89c <__aeabi_ddiv+0x2bc8>
    9d40:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    9d44:	e1a00001 	mov	r0, r1
    9d48:	e1a01003 	mov	r1, r3
    9d4c:	eb0014c0 	bl	f054 <__aeabi_fmul>
    9d50:	e1a03000 	mov	r3, r0
    9d54:	e1a02003 	mov	r2, r3
    9d58:	e59f3b40 	ldr	r3, [pc, #2880]	; a8a0 <__aeabi_ddiv+0x2bcc>
    9d5c:	e5832000 	str	r2, [r3]
    9d60:	ea000061 	b	9eec <__aeabi_ddiv+0x2218>
    9d64:	e59f3b08 	ldr	r3, [pc, #2824]	; a874 <__aeabi_ddiv+0x2ba0>
    9d68:	e5932000 	ldr	r2, [r3]
    9d6c:	e59f3afc 	ldr	r3, [pc, #2812]	; a870 <__aeabi_ddiv+0x2b9c>
    9d70:	e5931000 	ldr	r1, [r3]
    9d74:	e59f0b08 	ldr	r0, [pc, #2824]	; a884 <__aeabi_ddiv+0x2bb0>
    9d78:	e1a03002 	mov	r3, r2
    9d7c:	e1a03083 	mov	r3, r3, lsl #1
    9d80:	e0833002 	add	r3, r3, r2
    9d84:	e1a03103 	mov	r3, r3, lsl #2
    9d88:	e0833002 	add	r3, r3, r2
    9d8c:	e0833001 	add	r3, r3, r1
    9d90:	e7901103 	ldr	r1, [r0, r3, lsl #2]
    9d94:	e59f3ad8 	ldr	r3, [pc, #2776]	; a874 <__aeabi_ddiv+0x2ba0>
    9d98:	e5932000 	ldr	r2, [r3]
    9d9c:	e59f3af0 	ldr	r3, [pc, #2800]	; a894 <__aeabi_ddiv+0x2bc0>
    9da0:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    9da4:	e1a00001 	mov	r0, r1
    9da8:	e1a01003 	mov	r1, r3
    9dac:	eb0014a8 	bl	f054 <__aeabi_fmul>
    9db0:	e1a03000 	mov	r3, r0
    9db4:	e1a04003 	mov	r4, r3
    9db8:	e59f3ab0 	ldr	r3, [pc, #2736]	; a870 <__aeabi_ddiv+0x2b9c>
    9dbc:	e5932000 	ldr	r2, [r3]
    9dc0:	e59f3aac 	ldr	r3, [pc, #2732]	; a874 <__aeabi_ddiv+0x2ba0>
    9dc4:	e5933000 	ldr	r3, [r3]
    9dc8:	e2431001 	sub	r1, r3, #1	; 0x1
    9dcc:	e59f0ab0 	ldr	r0, [pc, #2736]	; a884 <__aeabi_ddiv+0x2bb0>
    9dd0:	e1a03002 	mov	r3, r2
    9dd4:	e1a03083 	mov	r3, r3, lsl #1
    9dd8:	e0833002 	add	r3, r3, r2
    9ddc:	e1a03103 	mov	r3, r3, lsl #2
    9de0:	e0833002 	add	r3, r3, r2
    9de4:	e0833001 	add	r3, r3, r1
    9de8:	e7901103 	ldr	r1, [r0, r3, lsl #2]
    9dec:	e59f3a80 	ldr	r3, [pc, #2688]	; a874 <__aeabi_ddiv+0x2ba0>
    9df0:	e5932000 	ldr	r2, [r3]
    9df4:	e59f3aa0 	ldr	r3, [pc, #2720]	; a89c <__aeabi_ddiv+0x2bc8>
    9df8:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    9dfc:	e1a00001 	mov	r0, r1
    9e00:	e1a01003 	mov	r1, r3
    9e04:	eb001492 	bl	f054 <__aeabi_fmul>
    9e08:	e1a03000 	mov	r3, r0
    9e0c:	e1a00004 	mov	r0, r4
    9e10:	e1a01003 	mov	r1, r3
    9e14:	eb0013e6 	bl	edb4 <__addsf3>
    9e18:	e1a03000 	mov	r3, r0
    9e1c:	e1a02003 	mov	r2, r3
    9e20:	e59f3a70 	ldr	r3, [pc, #2672]	; a898 <__aeabi_ddiv+0x2bc4>
    9e24:	e5832000 	str	r2, [r3]
    9e28:	e59f3a44 	ldr	r3, [pc, #2628]	; a874 <__aeabi_ddiv+0x2ba0>
    9e2c:	e5932000 	ldr	r2, [r3]
    9e30:	e59f3a38 	ldr	r3, [pc, #2616]	; a870 <__aeabi_ddiv+0x2b9c>
    9e34:	e5931000 	ldr	r1, [r3]
    9e38:	e59f0a44 	ldr	r0, [pc, #2628]	; a884 <__aeabi_ddiv+0x2bb0>
    9e3c:	e1a03002 	mov	r3, r2
    9e40:	e1a03083 	mov	r3, r3, lsl #1
    9e44:	e0833002 	add	r3, r3, r2
    9e48:	e1a03103 	mov	r3, r3, lsl #2
    9e4c:	e0833002 	add	r3, r3, r2
    9e50:	e0833001 	add	r3, r3, r1
    9e54:	e7901103 	ldr	r1, [r0, r3, lsl #2]
    9e58:	e59f3a14 	ldr	r3, [pc, #2580]	; a874 <__aeabi_ddiv+0x2ba0>
    9e5c:	e5932000 	ldr	r2, [r3]
    9e60:	e59f3a34 	ldr	r3, [pc, #2612]	; a89c <__aeabi_ddiv+0x2bc8>
    9e64:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    9e68:	e1a00001 	mov	r0, r1
    9e6c:	e1a01003 	mov	r1, r3
    9e70:	eb001477 	bl	f054 <__aeabi_fmul>
    9e74:	e1a03000 	mov	r3, r0
    9e78:	e1a04003 	mov	r4, r3
    9e7c:	e59f39ec 	ldr	r3, [pc, #2540]	; a870 <__aeabi_ddiv+0x2b9c>
    9e80:	e5932000 	ldr	r2, [r3]
    9e84:	e59f39e8 	ldr	r3, [pc, #2536]	; a874 <__aeabi_ddiv+0x2ba0>
    9e88:	e5933000 	ldr	r3, [r3]
    9e8c:	e2431001 	sub	r1, r3, #1	; 0x1
    9e90:	e59f09ec 	ldr	r0, [pc, #2540]	; a884 <__aeabi_ddiv+0x2bb0>
    9e94:	e1a03002 	mov	r3, r2
    9e98:	e1a03083 	mov	r3, r3, lsl #1
    9e9c:	e0833002 	add	r3, r3, r2
    9ea0:	e1a03103 	mov	r3, r3, lsl #2
    9ea4:	e0833002 	add	r3, r3, r2
    9ea8:	e0833001 	add	r3, r3, r1
    9eac:	e7901103 	ldr	r1, [r0, r3, lsl #2]
    9eb0:	e59f39bc 	ldr	r3, [pc, #2492]	; a874 <__aeabi_ddiv+0x2ba0>
    9eb4:	e5932000 	ldr	r2, [r3]
    9eb8:	e59f39d4 	ldr	r3, [pc, #2516]	; a894 <__aeabi_ddiv+0x2bc0>
    9ebc:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    9ec0:	e1a00001 	mov	r0, r1
    9ec4:	e1a01003 	mov	r1, r3
    9ec8:	eb001461 	bl	f054 <__aeabi_fmul>
    9ecc:	e1a03000 	mov	r3, r0
    9ed0:	e1a00004 	mov	r0, r4
    9ed4:	e1a01003 	mov	r1, r3
    9ed8:	eb0013b4 	bl	edb0 <__aeabi_fsub>
    9edc:	e1a03000 	mov	r3, r0
    9ee0:	e1a02003 	mov	r2, r3
    9ee4:	e59f39b4 	ldr	r3, [pc, #2484]	; a8a0 <__aeabi_ddiv+0x2bcc>
    9ee8:	e5832000 	str	r2, [r3]
    9eec:	e59f39b0 	ldr	r3, [pc, #2480]	; a8a4 <__aeabi_ddiv+0x2bd0>
    9ef0:	e5934000 	ldr	r4, [r3]
    9ef4:	e59f3990 	ldr	r3, [pc, #2448]	; a88c <__aeabi_ddiv+0x2bb8>
    9ef8:	e5932000 	ldr	r2, [r3]
    9efc:	e59f3994 	ldr	r3, [pc, #2452]	; a898 <__aeabi_ddiv+0x2bc4>
    9f00:	e5933000 	ldr	r3, [r3]
    9f04:	e1a00002 	mov	r0, r2
    9f08:	e1a01003 	mov	r1, r3
    9f0c:	eb001450 	bl	f054 <__aeabi_fmul>
    9f10:	e1a03000 	mov	r3, r0
    9f14:	e1a0c003 	mov	ip, r3
    9f18:	e59f3954 	ldr	r3, [pc, #2388]	; a874 <__aeabi_ddiv+0x2ba0>
    9f1c:	e5932000 	ldr	r2, [r3]
    9f20:	e59f3948 	ldr	r3, [pc, #2376]	; a870 <__aeabi_ddiv+0x2b9c>
    9f24:	e5931000 	ldr	r1, [r3]
    9f28:	e59f0978 	ldr	r0, [pc, #2424]	; a8a8 <__aeabi_ddiv+0x2bd4>
    9f2c:	e1a03002 	mov	r3, r2
    9f30:	e1a03083 	mov	r3, r3, lsl #1
    9f34:	e0833002 	add	r3, r3, r2
    9f38:	e1a03103 	mov	r3, r3, lsl #2
    9f3c:	e0833002 	add	r3, r3, r2
    9f40:	e0833001 	add	r3, r3, r1
    9f44:	e7903103 	ldr	r3, [r0, r3, lsl #2]
    9f48:	e1a0000c 	mov	r0, ip
    9f4c:	e1a01003 	mov	r1, r3
    9f50:	eb00143f 	bl	f054 <__aeabi_fmul>
    9f54:	e1a03000 	mov	r3, r0
    9f58:	e1a00004 	mov	r0, r4
    9f5c:	e1a01003 	mov	r1, r3
    9f60:	eb001392 	bl	edb0 <__aeabi_fsub>
    9f64:	e1a03000 	mov	r3, r0
    9f68:	e1a02003 	mov	r2, r3
    9f6c:	e59f3930 	ldr	r3, [pc, #2352]	; a8a4 <__aeabi_ddiv+0x2bd0>
    9f70:	e5832000 	str	r2, [r3]
    9f74:	e59f38f8 	ldr	r3, [pc, #2296]	; a874 <__aeabi_ddiv+0x2ba0>
    9f78:	e5932000 	ldr	r2, [r3]
    9f7c:	e59f3928 	ldr	r3, [pc, #2344]	; a8ac <__aeabi_ddiv+0x2bd8>
    9f80:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    9f84:	e59f3914 	ldr	r3, [pc, #2324]	; a8a0 <__aeabi_ddiv+0x2bcc>
    9f88:	e5933000 	ldr	r3, [r3]
    9f8c:	e1a00002 	mov	r0, r2
    9f90:	e1a01003 	mov	r1, r3
    9f94:	eb00142e 	bl	f054 <__aeabi_fmul>
    9f98:	e1a03000 	mov	r3, r0
    9f9c:	e1a02003 	mov	r2, r3
    9fa0:	e59f38e8 	ldr	r3, [pc, #2280]	; a890 <__aeabi_ddiv+0x2bbc>
    9fa4:	e5933000 	ldr	r3, [r3]
    9fa8:	e1a00002 	mov	r0, r2
    9fac:	e1a01003 	mov	r1, r3
    9fb0:	eb001427 	bl	f054 <__aeabi_fmul>
    9fb4:	e1a03000 	mov	r3, r0
    9fb8:	e1a02003 	mov	r2, r3
    9fbc:	e59f38ec 	ldr	r3, [pc, #2284]	; a8b0 <__aeabi_ddiv+0x2bdc>
    9fc0:	e5933000 	ldr	r3, [r3]
    9fc4:	e1a00002 	mov	r0, r2
    9fc8:	e1a01003 	mov	r1, r3
    9fcc:	eb001378 	bl	edb4 <__addsf3>
    9fd0:	e1a03000 	mov	r3, r0
    9fd4:	e1a02003 	mov	r2, r3
    9fd8:	e59f38d0 	ldr	r3, [pc, #2256]	; a8b0 <__aeabi_ddiv+0x2bdc>
    9fdc:	e5832000 	str	r2, [r3]
    9fe0:	e59f3888 	ldr	r3, [pc, #2184]	; a870 <__aeabi_ddiv+0x2b9c>
    9fe4:	e5932000 	ldr	r2, [r3]
    9fe8:	e59f38c4 	ldr	r3, [pc, #2244]	; a8b4 <__aeabi_ddiv+0x2be0>
    9fec:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    9ff0:	e59f38a0 	ldr	r3, [pc, #2208]	; a898 <__aeabi_ddiv+0x2bc4>
    9ff4:	e5933000 	ldr	r3, [r3]
    9ff8:	e1a00002 	mov	r0, r2
    9ffc:	e1a01003 	mov	r1, r3
    a000:	eb001413 	bl	f054 <__aeabi_fmul>
    a004:	e1a03000 	mov	r3, r0
    a008:	e1a02003 	mov	r2, r3
    a00c:	e59f387c 	ldr	r3, [pc, #2172]	; a890 <__aeabi_ddiv+0x2bbc>
    a010:	e5933000 	ldr	r3, [r3]
    a014:	e1a00002 	mov	r0, r2
    a018:	e1a01003 	mov	r1, r3
    a01c:	eb00140c 	bl	f054 <__aeabi_fmul>
    a020:	e1a03000 	mov	r3, r0
    a024:	e1a02003 	mov	r2, r3
    a028:	e59f3888 	ldr	r3, [pc, #2184]	; a8b8 <__aeabi_ddiv+0x2be4>
    a02c:	e5933000 	ldr	r3, [r3]
    a030:	e1a00002 	mov	r0, r2
    a034:	e1a01003 	mov	r1, r3
    a038:	eb00135d 	bl	edb4 <__addsf3>
    a03c:	e1a03000 	mov	r3, r0
    a040:	e1a02003 	mov	r2, r3
    a044:	e59f386c 	ldr	r3, [pc, #2156]	; a8b8 <__aeabi_ddiv+0x2be4>
    a048:	e5832000 	str	r2, [r3]
    a04c:	e59f3868 	ldr	r3, [pc, #2152]	; a8bc <__aeabi_ddiv+0x2be8>
    a050:	e5933000 	ldr	r3, [r3]
    a054:	e1a00003 	mov	r0, r3
    a058:	e59f1860 	ldr	r1, [pc, #2144]	; a8c0 <__aeabi_ddiv+0x2bec>
    a05c:	eb0014be 	bl	f35c <__cmpsf2>
    a060:	e1a03000 	mov	r3, r0
    a064:	e3530000 	cmp	r3, #0	; 0x0
    a068:	0a000000 	beq	a070 <__aeabi_ddiv+0x239c>
    a06c:	ea000063 	b	a200 <__aeabi_ddiv+0x252c>
    a070:	e59f37fc 	ldr	r3, [pc, #2044]	; a874 <__aeabi_ddiv+0x2ba0>
    a074:	e5933000 	ldr	r3, [r3]
    a078:	e3530001 	cmp	r3, #1	; 0x1
    a07c:	1a00005f 	bne	a200 <__aeabi_ddiv+0x252c>
    a080:	e59f37e8 	ldr	r3, [pc, #2024]	; a870 <__aeabi_ddiv+0x2b9c>
    a084:	e5933000 	ldr	r3, [r3]
    a088:	e3530001 	cmp	r3, #1	; 0x1
    a08c:	1a000009 	bne	a0b8 <__aeabi_ddiv+0x23e4>
    a090:	e59f37d8 	ldr	r3, [pc, #2008]	; a870 <__aeabi_ddiv+0x2b9c>
    a094:	e5931000 	ldr	r1, [r3]
    a098:	e59f37d0 	ldr	r3, [pc, #2000]	; a870 <__aeabi_ddiv+0x2b9c>
    a09c:	e5933000 	ldr	r3, [r3]
    a0a0:	e2432001 	sub	r2, r3, #1	; 0x1
    a0a4:	e59f3818 	ldr	r3, [pc, #2072]	; a8c4 <__aeabi_ddiv+0x2bf0>
    a0a8:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    a0ac:	e59f3810 	ldr	r3, [pc, #2064]	; a8c4 <__aeabi_ddiv+0x2bf0>
    a0b0:	e7832101 	str	r2, [r3, r1, lsl #2]
    a0b4:	ea000029 	b	a160 <__aeabi_ddiv+0x248c>
    a0b8:	e59f37b0 	ldr	r3, [pc, #1968]	; a870 <__aeabi_ddiv+0x2b9c>
    a0bc:	e5934000 	ldr	r4, [r3]
    a0c0:	e59f37a8 	ldr	r3, [pc, #1960]	; a870 <__aeabi_ddiv+0x2b9c>
    a0c4:	e5933000 	ldr	r3, [r3]
    a0c8:	e2432001 	sub	r2, r3, #1	; 0x1
    a0cc:	e59f37f0 	ldr	r3, [pc, #2032]	; a8c4 <__aeabi_ddiv+0x2bf0>
    a0d0:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    a0d4:	e59f37ec 	ldr	r3, [pc, #2028]	; a8c8 <__aeabi_ddiv+0x2bf4>
    a0d8:	e5933000 	ldr	r3, [r3]
    a0dc:	e1a00002 	mov	r0, r2
    a0e0:	e1a01003 	mov	r1, r3
    a0e4:	eb0013da 	bl	f054 <__aeabi_fmul>
    a0e8:	e1a03000 	mov	r3, r0
    a0ec:	e1a05003 	mov	r5, r3
    a0f0:	e59f377c 	ldr	r3, [pc, #1916]	; a874 <__aeabi_ddiv+0x2ba0>
    a0f4:	e5932000 	ldr	r2, [r3]
    a0f8:	e59f3770 	ldr	r3, [pc, #1904]	; a870 <__aeabi_ddiv+0x2b9c>
    a0fc:	e5931000 	ldr	r1, [r3]
    a100:	e59f07c4 	ldr	r0, [pc, #1988]	; a8cc <__aeabi_ddiv+0x2bf8>
    a104:	e1a03002 	mov	r3, r2
    a108:	e1a03083 	mov	r3, r3, lsl #1
    a10c:	e0833002 	add	r3, r3, r2
    a110:	e1a03103 	mov	r3, r3, lsl #2
    a114:	e0833002 	add	r3, r3, r2
    a118:	e0833001 	add	r3, r3, r1
    a11c:	e7901103 	ldr	r1, [r0, r3, lsl #2]
    a120:	e59f3748 	ldr	r3, [pc, #1864]	; a870 <__aeabi_ddiv+0x2b9c>
    a124:	e5933000 	ldr	r3, [r3]
    a128:	e2432002 	sub	r2, r3, #2	; 0x2
    a12c:	e59f3790 	ldr	r3, [pc, #1936]	; a8c4 <__aeabi_ddiv+0x2bf0>
    a130:	e7933102 	ldr	r3, [r3, r2, lsl #2]
    a134:	e1a00001 	mov	r0, r1
    a138:	e1a01003 	mov	r1, r3
    a13c:	eb0013c4 	bl	f054 <__aeabi_fmul>
    a140:	e1a03000 	mov	r3, r0
    a144:	e1a00005 	mov	r0, r5
    a148:	e1a01003 	mov	r1, r3
    a14c:	eb001317 	bl	edb0 <__aeabi_fsub>
    a150:	e1a03000 	mov	r3, r0
    a154:	e1a02003 	mov	r2, r3
    a158:	e59f3764 	ldr	r3, [pc, #1892]	; a8c4 <__aeabi_ddiv+0x2bf0>
    a15c:	e7832104 	str	r2, [r3, r4, lsl #2]
    a160:	e59f3708 	ldr	r3, [pc, #1800]	; a870 <__aeabi_ddiv+0x2b9c>
    a164:	e5932000 	ldr	r2, [r3]
    a168:	e59f3754 	ldr	r3, [pc, #1876]	; a8c4 <__aeabi_ddiv+0x2bf0>
    a16c:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    a170:	e59f3714 	ldr	r3, [pc, #1812]	; a88c <__aeabi_ddiv+0x2bb8>
    a174:	e5933000 	ldr	r3, [r3]
    a178:	e1a00002 	mov	r0, r2
    a17c:	e1a01003 	mov	r1, r3
    a180:	eb0013b3 	bl	f054 <__aeabi_fmul>
    a184:	e1a03000 	mov	r3, r0
    a188:	e1a02003 	mov	r2, r3
    a18c:	e59f373c 	ldr	r3, [pc, #1852]	; a8d0 <__aeabi_ddiv+0x2bfc>
    a190:	e5832000 	str	r2, [r3]
    a194:	e59f36d8 	ldr	r3, [pc, #1752]	; a874 <__aeabi_ddiv+0x2ba0>
    a198:	e5932000 	ldr	r2, [r3]
    a19c:	e59f3708 	ldr	r3, [pc, #1800]	; a8ac <__aeabi_ddiv+0x2bd8>
    a1a0:	e7932102 	ldr	r2, [r3, r2, lsl #2]
    a1a4:	e59f36f4 	ldr	r3, [pc, #1780]	; a8a0 <__aeabi_ddiv+0x2bcc>
    a1a8:	e5933000 	ldr	r3, [r3]
    a1ac:	e1a00002 	mov	r0, r2
    a1b0:	e1a01003 	mov	r1, r3
    a1b4:	eb0013a6 	bl	f054 <__aeabi_fmul>
    a1b8:	e1a03000 	mov	r3, r0
    a1bc:	e1a02003 	mov	r2, r3
    a1c0:	e59f3708 	ldr	r3, [pc, #1800]	; a8d0 <__aeabi_ddiv+0x2bfc>
    a1c4:	e5933000 	ldr	r3, [r3]
    a1c8:	e1a00002 	mov	r0, r2
    a1cc:	e1a01003 	mov	r1, r3
    a1d0:	eb00139f 	bl	f054 <__aeabi_fmul>
    a1d4:	e1a03000 	mov	r3, r0
    a1d8:	e1a02003 	mov	r2, r3
    a1dc:	e59f36f0 	ldr	r3, [pc, #1776]	; a8d4 <__aeabi_ddiv+0x2c00>
    a1e0:	e5933000 	ldr	r3, [r3]
    a1e4:	e1a00002 	mov	r0, r2
    a1e8:	e1a01003 	mov	r1, r3
    a1ec:	eb0012f0 	bl	edb4 <__addsf3>
    a1f0:	e1a03000 	mov	r3, r0
    a1f4:	e1a02003 	mov	r2, r3
    a1f8:	e59f36d4 	ldr	r3, [pc, #1748]	; a8d4 <__aeabi_ddiv+0x2c00>
    a1fc:	e5832000 	str	r2, [r3]
    a200:	e59f36d0 	ldr	r3, [pc, #1744]	; a8d8 <__aeabi_ddiv+0x2c04>
    a204:	e5933000 	ldr	r3, [r3]
    a208:	e2432001 	sub	r2, r3, #1	; 0x1
    a20c:	e59f36c4 	ldr	r3, [pc, #1732]	; a8d8 <__aeabi_ddiv+0x2c04>
    a210:	e5832000 	str	r2, [r3]
    a214:	e59f3658 	ldr	r3, [pc, #1624]	; a874 <__aeabi_ddiv+0x2ba0>
    a218:	e5932000 	ldr	r2, [r3]
    a21c:	e59f36b8 	ldr	r3, [pc, #1720]	; a8dc <__aeabi_ddiv+0x2c08>
    a220:	e5933000 	ldr	r3, [r3]
    a224:	e0822003 	add	r2, r2, r3
    a228:	e59f3644 	ldr	r3, [pc, #1604]	; a874 <__aeabi_ddiv+0x2ba0>
    a22c:	e5832000 	str	r2, [r3]
    a230:	e59f36a0 	ldr	r3, [pc, #1696]	; a8d8 <__aeabi_ddiv+0x2c04>
    a234:	e5933000 	ldr	r3, [r3]
    a238:	e3530000 	cmp	r3, #0	; 0x0
    a23c:	cafffc3f 	bgt	9340 <__aeabi_ddiv+0x166c>
    a240:	e59f3628 	ldr	r3, [pc, #1576]	; a870 <__aeabi_ddiv+0x2b9c>
    a244:	e5933000 	ldr	r3, [r3]
    a248:	e2832001 	add	r2, r3, #1	; 0x1
    a24c:	e59f361c 	ldr	r3, [pc, #1564]	; a870 <__aeabi_ddiv+0x2b9c>
    a250:	e5832000 	str	r2, [r3]
    a254:	e59f3614 	ldr	r3, [pc, #1556]	; a870 <__aeabi_ddiv+0x2b9c>
    a258:	e5932000 	ldr	r2, [r3]
    a25c:	e59f367c 	ldr	r3, [pc, #1660]	; a8e0 <__aeabi_ddiv+0x2c0c>
    a260:	e5933000 	ldr	r3, [r3]
    a264:	e1520003 	cmp	r2, r3
    a268:	dafffc11 	ble	92b4 <__aeabi_ddiv+0x15e0>
    a26c:	e59f3648 	ldr	r3, [pc, #1608]	; a8bc <__aeabi_ddiv+0x2be8>
    a270:	e5933000 	ldr	r3, [r3]
    a274:	e1a00003 	mov	r0, r3
    a278:	e59f1640 	ldr	r1, [pc, #1600]	; a8c0 <__aeabi_ddiv+0x2bec>
    a27c:	eb001436 	bl	f35c <__cmpsf2>
    a280:	e1a03000 	mov	r3, r0
    a284:	e3530000 	cmp	r3, #0	; 0x0
    a288:	0a000000 	beq	a290 <__aeabi_ddiv+0x25bc>
    a28c:	ea000004 	b	a2a4 <__aeabi_ddiv+0x25d0>
    a290:	e59f363c 	ldr	r3, [pc, #1596]	; a8d4 <__aeabi_ddiv+0x2c00>
    a294:	e5932000 	ldr	r2, [r3]
    a298:	e59f3610 	ldr	r3, [pc, #1552]	; a8b0 <__aeabi_ddiv+0x2bdc>
    a29c:	e5832000 	str	r2, [r3]
    a2a0:	ea00000a 	b	a2d0 <__aeabi_ddiv+0x25fc>
    a2a4:	e59f3604 	ldr	r3, [pc, #1540]	; a8b0 <__aeabi_ddiv+0x2bdc>
    a2a8:	e5932000 	ldr	r2, [r3]
    a2ac:	e59f3608 	ldr	r3, [pc, #1544]	; a8bc <__aeabi_ddiv+0x2be8>
    a2b0:	e5933000 	ldr	r3, [r3]
    a2b4:	e1a00002 	mov	r0, r2
    a2b8:	e1a01003 	mov	r1, r3
    a2bc:	eb0013ca 	bl	f1ec <__aeabi_fdiv>
    a2c0:	e1a03000 	mov	r3, r0
    a2c4:	e1a02003 	mov	r2, r3
    a2c8:	e59f35e0 	ldr	r3, [pc, #1504]	; a8b0 <__aeabi_ddiv+0x2bdc>
    a2cc:	e5832000 	str	r2, [r3]
    a2d0:	e59f35cc 	ldr	r3, [pc, #1484]	; a8a4 <__aeabi_ddiv+0x2bd0>
    a2d4:	e5933000 	ldr	r3, [r3]
    a2d8:	e2232102 	eor	r2, r3, #-2147483648	; 0x80000000
    a2dc:	e59f3600 	ldr	r3, [pc, #1536]	; a8e4 <__aeabi_ddiv+0x2c10>
    a2e0:	e5933000 	ldr	r3, [r3]
    a2e4:	e1a00002 	mov	r0, r2
    a2e8:	e1a01003 	mov	r1, r3
    a2ec:	eb001358 	bl	f054 <__aeabi_fmul>
    a2f0:	e1a03000 	mov	r3, r0
    a2f4:	e1a04003 	mov	r4, r3
    a2f8:	e59f35b8 	ldr	r3, [pc, #1464]	; a8b8 <__aeabi_ddiv+0x2be4>
    a2fc:	e5932000 	ldr	r2, [r3]
    a300:	e59f35e0 	ldr	r3, [pc, #1504]	; a8e8 <__aeabi_ddiv+0x2c14>
    a304:	e5933000 	ldr	r3, [r3]
    a308:	e1a00002 	mov	r0, r2
    a30c:	e1a01003 	mov	r1, r3
    a310:	eb00134f 	bl	f054 <__aeabi_fmul>
    a314:	e1a03000 	mov	r3, r0
    a318:	e1a00004 	mov	r0, r4
    a31c:	e1a01003 	mov	r1, r3
    a320:	eb0012a2 	bl	edb0 <__aeabi_fsub>
    a324:	e1a03000 	mov	r3, r0
    a328:	e1a02003 	mov	r2, r3
    a32c:	e59f35b8 	ldr	r3, [pc, #1464]	; a8ec <__aeabi_ddiv+0x2c18>
    a330:	e5832000 	str	r2, [r3]
    a334:	e59f3574 	ldr	r3, [pc, #1396]	; a8b0 <__aeabi_ddiv+0x2bdc>
    a338:	e5932000 	ldr	r2, [r3]
    a33c:	e59f35ac 	ldr	r3, [pc, #1452]	; a8f0 <__aeabi_ddiv+0x2c1c>
    a340:	e5832000 	str	r2, [r3]
    a344:	e59f3558 	ldr	r3, [pc, #1368]	; a8a4 <__aeabi_ddiv+0x2bd0>
    a348:	e5932000 	ldr	r2, [r3]
    a34c:	e59f3594 	ldr	r3, [pc, #1428]	; a8e8 <__aeabi_ddiv+0x2c14>
    a350:	e5933000 	ldr	r3, [r3]
    a354:	e1a00002 	mov	r0, r2
    a358:	e1a01003 	mov	r1, r3
    a35c:	eb00133c 	bl	f054 <__aeabi_fmul>
    a360:	e1a03000 	mov	r3, r0
    a364:	e1a04003 	mov	r4, r3
    a368:	e59f3548 	ldr	r3, [pc, #1352]	; a8b8 <__aeabi_ddiv+0x2be4>
    a36c:	e5932000 	ldr	r2, [r3]
    a370:	e59f356c 	ldr	r3, [pc, #1388]	; a8e4 <__aeabi_ddiv+0x2c10>
    a374:	e5933000 	ldr	r3, [r3]
    a378:	e1a00002 	mov	r0, r2
    a37c:	e1a01003 	mov	r1, r3
    a380:	eb001333 	bl	f054 <__aeabi_fmul>
    a384:	e1a03000 	mov	r3, r0
    a388:	e1a00004 	mov	r0, r4
    a38c:	e1a01003 	mov	r1, r3
    a390:	eb001286 	bl	edb0 <__aeabi_fsub>
    a394:	e1a03000 	mov	r3, r0
    a398:	e1a02003 	mov	r2, r3
    a39c:	e59f3550 	ldr	r3, [pc, #1360]	; a8f4 <__aeabi_ddiv+0x2c20>
    a3a0:	e5832000 	str	r2, [r3]
    a3a4:	e59f3540 	ldr	r3, [pc, #1344]	; a8ec <__aeabi_ddiv+0x2c18>
    a3a8:	e5932000 	ldr	r2, [r3]
    a3ac:	e59f3538 	ldr	r3, [pc, #1336]	; a8ec <__aeabi_ddiv+0x2c18>
    a3b0:	e5933000 	ldr	r3, [r3]
    a3b4:	e1a00002 	mov	r0, r2
    a3b8:	e1a01003 	mov	r1, r3
    a3bc:	eb001324 	bl	f054 <__aeabi_fmul>
    a3c0:	e1a03000 	mov	r3, r0
    a3c4:	e1a04003 	mov	r4, r3
    a3c8:	e59f3520 	ldr	r3, [pc, #1312]	; a8f0 <__aeabi_ddiv+0x2c1c>
    a3cc:	e5932000 	ldr	r2, [r3]
    a3d0:	e59f3518 	ldr	r3, [pc, #1304]	; a8f0 <__aeabi_ddiv+0x2c1c>
    a3d4:	e5933000 	ldr	r3, [r3]
    a3d8:	e1a00002 	mov	r0, r2
    a3dc:	e1a01003 	mov	r1, r3
    a3e0:	eb00131b 	bl	f054 <__aeabi_fmul>
    a3e4:	e1a03000 	mov	r3, r0
    a3e8:	e1a00004 	mov	r0, r4
    a3ec:	e1a01003 	mov	r1, r3
    a3f0:	eb00126f 	bl	edb4 <__addsf3>
    a3f4:	e1a03000 	mov	r3, r0
    a3f8:	e1a00003 	mov	r0, r3
    a3fc:	ebfff560 	bl	7984 <__aeabi_f2d>
    a400:	e1a03000 	mov	r3, r0
    a404:	e1a04001 	mov	r4, r1
    a408:	e1a00003 	mov	r0, r3
    a40c:	e1a01004 	mov	r1, r4
    a410:	eb00143a 	bl	f500 <__sqrt_from_arm>
    a414:	e1a03000 	mov	r3, r0
    a418:	e1a04001 	mov	r4, r1
    a41c:	e1a00003 	mov	r0, r3
    a420:	e1a01004 	mov	r1, r4
    a424:	eb001237 	bl	ed08 <__aeabi_d2f>
    a428:	e1a02000 	mov	r2, r0
    a42c:	e59f34c4 	ldr	r3, [pc, #1220]	; a8f8 <__aeabi_ddiv+0x2c24>
    a430:	e5832000 	str	r2, [r3]
    a434:	e59f34bc 	ldr	r3, [pc, #1212]	; a8f8 <__aeabi_ddiv+0x2c24>
    a438:	e5932000 	ldr	r2, [r3]
    a43c:	e59f34b4 	ldr	r3, [pc, #1204]	; a8f8 <__aeabi_ddiv+0x2c24>
    a440:	e5933000 	ldr	r3, [r3]
    a444:	e1a00002 	mov	r0, r2
    a448:	e1a01003 	mov	r1, r3
    a44c:	eb001300 	bl	f054 <__aeabi_fmul>
    a450:	e1a03000 	mov	r3, r0
    a454:	e1a04003 	mov	r4, r3
    a458:	e59f3494 	ldr	r3, [pc, #1172]	; a8f4 <__aeabi_ddiv+0x2c20>
    a45c:	e5932000 	ldr	r2, [r3]
    a460:	e59f348c 	ldr	r3, [pc, #1164]	; a8f4 <__aeabi_ddiv+0x2c20>
    a464:	e5933000 	ldr	r3, [r3]
    a468:	e1a00002 	mov	r0, r2
    a46c:	e1a01003 	mov	r1, r3
    a470:	eb0012f7 	bl	f054 <__aeabi_fmul>
    a474:	e1a03000 	mov	r3, r0
    a478:	e1a00004 	mov	r0, r4
    a47c:	e1a01003 	mov	r1, r3
    a480:	eb00124b 	bl	edb4 <__addsf3>
    a484:	e1a03000 	mov	r3, r0
    a488:	e1a00003 	mov	r0, r3
    a48c:	ebfff53c 	bl	7984 <__aeabi_f2d>
    a490:	e1a03000 	mov	r3, r0
    a494:	e1a04001 	mov	r4, r1
    a498:	e1a00003 	mov	r0, r3
    a49c:	e1a01004 	mov	r1, r4
    a4a0:	eb001416 	bl	f500 <__sqrt_from_arm>
    a4a4:	e1a03000 	mov	r3, r0
    a4a8:	e1a04001 	mov	r4, r1
    a4ac:	e1a00003 	mov	r0, r3
    a4b0:	e1a01004 	mov	r1, r4
    a4b4:	eb001213 	bl	ed08 <__aeabi_d2f>
    a4b8:	e1a02000 	mov	r2, r0
    a4bc:	e59b3014 	ldr	r3, [fp, #20]
    a4c0:	e5832000 	str	r2, [r3]
    a4c4:	e59f3424 	ldr	r3, [pc, #1060]	; a8f0 <__aeabi_ddiv+0x2c1c>
    a4c8:	e5933000 	ldr	r3, [r3]
    a4cc:	e1a00003 	mov	r0, r3
    a4d0:	ebfff52b 	bl	7984 <__aeabi_f2d>
    a4d4:	e1a05000 	mov	r5, r0
    a4d8:	e1a06001 	mov	r6, r1
    a4dc:	e59f3408 	ldr	r3, [pc, #1032]	; a8ec <__aeabi_ddiv+0x2c18>
    a4e0:	e5933000 	ldr	r3, [r3]
    a4e4:	e1a00003 	mov	r0, r3
    a4e8:	ebfff525 	bl	7984 <__aeabi_f2d>
    a4ec:	e1a03000 	mov	r3, r0
    a4f0:	e1a04001 	mov	r4, r1
    a4f4:	e1a00005 	mov	r0, r5
    a4f8:	e1a01006 	mov	r1, r6
    a4fc:	e1a02003 	mov	r2, r3
    a500:	e1a03004 	mov	r3, r4
    a504:	eb001403 	bl	f518 <__atan2_from_arm>
    a508:	e1a05000 	mov	r5, r0
    a50c:	e1a06001 	mov	r6, r1
    a510:	e59f33e4 	ldr	r3, [pc, #996]	; a8fc <__aeabi_ddiv+0x2c28>
    a514:	e5933000 	ldr	r3, [r3]
    a518:	e1a00003 	mov	r0, r3
    a51c:	ebfff518 	bl	7984 <__aeabi_f2d>
    a520:	e1a03000 	mov	r3, r0
    a524:	e1a04001 	mov	r4, r1
    a528:	e1a00005 	mov	r0, r5
    a52c:	e1a01006 	mov	r1, r6
    a530:	e1a02003 	mov	r2, r3
    a534:	e1a03004 	mov	r3, r4
    a538:	ebfff5e5 	bl	7cd4 <__aeabi_ddiv>
    a53c:	e1a03000 	mov	r3, r0
    a540:	e1a04001 	mov	r4, r1
    a544:	e1a00003 	mov	r0, r3
    a548:	e1a01004 	mov	r1, r4
    a54c:	eb0011ed 	bl	ed08 <__aeabi_d2f>
    a550:	e1a02000 	mov	r2, r0
    a554:	e59b300c 	ldr	r3, [fp, #12]
    a558:	e5832000 	str	r2, [r3]
    a55c:	e59f3390 	ldr	r3, [pc, #912]	; a8f4 <__aeabi_ddiv+0x2c20>
    a560:	e5933000 	ldr	r3, [r3]
    a564:	e1a00003 	mov	r0, r3
    a568:	ebfff505 	bl	7984 <__aeabi_f2d>
    a56c:	e1a05000 	mov	r5, r0
    a570:	e1a06001 	mov	r6, r1
    a574:	e59f337c 	ldr	r3, [pc, #892]	; a8f8 <__aeabi_ddiv+0x2c24>
    a578:	e5933000 	ldr	r3, [r3]
    a57c:	e1a00003 	mov	r0, r3
    a580:	ebfff4ff 	bl	7984 <__aeabi_f2d>
    a584:	e1a03000 	mov	r3, r0
    a588:	e1a04001 	mov	r4, r1
    a58c:	e1a00005 	mov	r0, r5
    a590:	e1a01006 	mov	r1, r6
    a594:	e1a02003 	mov	r2, r3
    a598:	e1a03004 	mov	r3, r4
    a59c:	eb0013dd 	bl	f518 <__atan2_from_arm>
    a5a0:	e1a05000 	mov	r5, r0
    a5a4:	e1a06001 	mov	r6, r1
    a5a8:	e59f334c 	ldr	r3, [pc, #844]	; a8fc <__aeabi_ddiv+0x2c28>
    a5ac:	e5933000 	ldr	r3, [r3]
    a5b0:	e1a00003 	mov	r0, r3
    a5b4:	ebfff4f2 	bl	7984 <__aeabi_f2d>
    a5b8:	e1a03000 	mov	r3, r0
    a5bc:	e1a04001 	mov	r4, r1
    a5c0:	e1a00005 	mov	r0, r5
    a5c4:	e1a01006 	mov	r1, r6
    a5c8:	e1a02003 	mov	r2, r3
    a5cc:	e1a03004 	mov	r3, r4
    a5d0:	ebfff5bf 	bl	7cd4 <__aeabi_ddiv>
    a5d4:	e1a03000 	mov	r3, r0
    a5d8:	e1a04001 	mov	r4, r1
    a5dc:	e1a00003 	mov	r0, r3
    a5e0:	e1a01004 	mov	r1, r4
    a5e4:	eb0011c7 	bl	ed08 <__aeabi_d2f>
    a5e8:	e1a02000 	mov	r2, r0
    a5ec:	e59b3010 	ldr	r3, [fp, #16]
    a5f0:	e5832000 	str	r2, [r3]
    a5f4:	e59b2018 	ldr	r2, [fp, #24]
    a5f8:	e59f3300 	ldr	r3, [pc, #768]	; a900 <__aeabi_ddiv+0x2c2c>
    a5fc:	e5823000 	str	r3, [r2]
    a600:	e51b302c 	ldr	r3, [fp, #-44]
    a604:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
    a608:	e1a00003 	mov	r0, r3
    a60c:	e59f12f0 	ldr	r1, [pc, #752]	; a904 <__aeabi_ddiv+0x2c30>
    a610:	eb00134d 	bl	f34c <__gesf2>
    a614:	e1a03000 	mov	r3, r0
    a618:	e3530000 	cmp	r3, #0	; 0x0
    a61c:	aa000000 	bge	a624 <__aeabi_ddiv+0x2950>
    a620:	ea000083 	b	a834 <__aeabi_ddiv+0x2b60>
    a624:	e51b002c 	ldr	r0, [fp, #-44]
    a628:	e59f1290 	ldr	r1, [pc, #656]	; a8c0 <__aeabi_ddiv+0x2bec>
    a62c:	eb001346 	bl	f34c <__gesf2>
    a630:	e1a03000 	mov	r3, r0
    a634:	e3530000 	cmp	r3, #0	; 0x0
    a638:	ca000000 	bgt	a640 <__aeabi_ddiv+0x296c>
    a63c:	ea00000f 	b	a680 <__aeabi_ddiv+0x29ac>
    a640:	e59b0004 	ldr	r0, [fp, #4]
    a644:	e59f1274 	ldr	r1, [pc, #628]	; a8c0 <__aeabi_ddiv+0x2bec>
    a648:	eb00133f 	bl	f34c <__gesf2>
    a64c:	e1a03000 	mov	r3, r0
    a650:	e3530000 	cmp	r3, #0	; 0x0
    a654:	aa000000 	bge	a65c <__aeabi_ddiv+0x2988>
    a658:	ea000008 	b	a680 <__aeabi_ddiv+0x29ac>
    a65c:	e59b300c 	ldr	r3, [fp, #12]
    a660:	e5933000 	ldr	r3, [r3]
    a664:	e1a00003 	mov	r0, r3
    a668:	e59b1004 	ldr	r1, [fp, #4]
    a66c:	eb0011cf 	bl	edb0 <__aeabi_fsub>
    a670:	e1a03000 	mov	r3, r0
    a674:	e1a02003 	mov	r2, r3
    a678:	e59b3018 	ldr	r3, [fp, #24]
    a67c:	e5832000 	str	r2, [r3]
    a680:	e51b002c 	ldr	r0, [fp, #-44]
    a684:	e59f1234 	ldr	r1, [pc, #564]	; a8c0 <__aeabi_ddiv+0x2bec>
    a688:	eb00132f 	bl	f34c <__gesf2>
    a68c:	e1a03000 	mov	r3, r0
    a690:	e3530000 	cmp	r3, #0	; 0x0
    a694:	ca000000 	bgt	a69c <__aeabi_ddiv+0x29c8>
    a698:	ea000011 	b	a6e4 <__aeabi_ddiv+0x2a10>
    a69c:	e59b0004 	ldr	r0, [fp, #4]
    a6a0:	e59f1218 	ldr	r1, [pc, #536]	; a8c0 <__aeabi_ddiv+0x2bec>
    a6a4:	eb00132a 	bl	f354 <__lesf2>
    a6a8:	e1a03000 	mov	r3, r0
    a6ac:	e3530000 	cmp	r3, #0	; 0x0
    a6b0:	ba000000 	blt	a6b8 <__aeabi_ddiv+0x29e4>
    a6b4:	ea00000a 	b	a6e4 <__aeabi_ddiv+0x2a10>
    a6b8:	e59b300c 	ldr	r3, [fp, #12]
    a6bc:	e5932000 	ldr	r2, [r3]
    a6c0:	e59b3004 	ldr	r3, [fp, #4]
    a6c4:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
    a6c8:	e1a00002 	mov	r0, r2
    a6cc:	e1a01003 	mov	r1, r3
    a6d0:	eb0011b7 	bl	edb4 <__addsf3>
    a6d4:	e1a03000 	mov	r3, r0
    a6d8:	e1a02003 	mov	r2, r3
    a6dc:	e59b3018 	ldr	r3, [fp, #24]
    a6e0:	e5832000 	str	r2, [r3]
    a6e4:	e51b002c 	ldr	r0, [fp, #-44]
    a6e8:	e59f11d0 	ldr	r1, [pc, #464]	; a8c0 <__aeabi_ddiv+0x2bec>
    a6ec:	eb001318 	bl	f354 <__lesf2>
    a6f0:	e1a03000 	mov	r3, r0
    a6f4:	e3530000 	cmp	r3, #0	; 0x0
    a6f8:	ba000000 	blt	a700 <__aeabi_ddiv+0x2a2c>
    a6fc:	ea00000f 	b	a740 <__aeabi_ddiv+0x2a6c>
    a700:	e59b0004 	ldr	r0, [fp, #4]
    a704:	e59f11b4 	ldr	r1, [pc, #436]	; a8c0 <__aeabi_ddiv+0x2bec>
    a708:	eb00130f 	bl	f34c <__gesf2>
    a70c:	e1a03000 	mov	r3, r0
    a710:	e3530000 	cmp	r3, #0	; 0x0
    a714:	aa000000 	bge	a71c <__aeabi_ddiv+0x2a48>
    a718:	ea000008 	b	a740 <__aeabi_ddiv+0x2a6c>
    a71c:	e59b300c 	ldr	r3, [fp, #12]
    a720:	e5933000 	ldr	r3, [r3]
    a724:	e1a00003 	mov	r0, r3
    a728:	e59b1004 	ldr	r1, [fp, #4]
    a72c:	eb0011a0 	bl	edb4 <__addsf3>
    a730:	e1a03000 	mov	r3, r0
    a734:	e1a02003 	mov	r2, r3
    a738:	e59b3018 	ldr	r3, [fp, #24]
    a73c:	e5832000 	str	r2, [r3]
    a740:	e51b002c 	ldr	r0, [fp, #-44]
    a744:	e59f1174 	ldr	r1, [pc, #372]	; a8c0 <__aeabi_ddiv+0x2bec>
    a748:	eb001301 	bl	f354 <__lesf2>
    a74c:	e1a03000 	mov	r3, r0
    a750:	e3530000 	cmp	r3, #0	; 0x0
    a754:	ba000000 	blt	a75c <__aeabi_ddiv+0x2a88>
    a758:	ea000011 	b	a7a4 <__aeabi_ddiv+0x2ad0>
    a75c:	e59b0004 	ldr	r0, [fp, #4]
    a760:	e59f1158 	ldr	r1, [pc, #344]	; a8c0 <__aeabi_ddiv+0x2bec>
    a764:	eb0012fa 	bl	f354 <__lesf2>
    a768:	e1a03000 	mov	r3, r0
    a76c:	e3530000 	cmp	r3, #0	; 0x0
    a770:	ba000000 	blt	a778 <__aeabi_ddiv+0x2aa4>
    a774:	ea00000a 	b	a7a4 <__aeabi_ddiv+0x2ad0>
    a778:	e59b300c 	ldr	r3, [fp, #12]
    a77c:	e5932000 	ldr	r2, [r3]
    a780:	e59b3004 	ldr	r3, [fp, #4]
    a784:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
    a788:	e1a00002 	mov	r0, r2
    a78c:	e1a01003 	mov	r1, r3
    a790:	eb001186 	bl	edb0 <__aeabi_fsub>
    a794:	e1a03000 	mov	r3, r0
    a798:	e1a02003 	mov	r2, r3
    a79c:	e59b3018 	ldr	r3, [fp, #24]
    a7a0:	e5832000 	str	r2, [r3]
    a7a4:	e59b3018 	ldr	r3, [fp, #24]
    a7a8:	e5933000 	ldr	r3, [r3]
    a7ac:	e1a00003 	mov	r0, r3
    a7b0:	e59f1150 	ldr	r1, [pc, #336]	; a908 <__aeabi_ddiv+0x2c34>
    a7b4:	eb0012e4 	bl	f34c <__gesf2>
    a7b8:	e1a03000 	mov	r3, r0
    a7bc:	e3530000 	cmp	r3, #0	; 0x0
    a7c0:	ca000000 	bgt	a7c8 <__aeabi_ddiv+0x2af4>
    a7c4:	ea000008 	b	a7ec <__aeabi_ddiv+0x2b18>
    a7c8:	e59b3018 	ldr	r3, [fp, #24]
    a7cc:	e5933000 	ldr	r3, [r3]
    a7d0:	e1a00003 	mov	r0, r3
    a7d4:	e59f1130 	ldr	r1, [pc, #304]	; a90c <__aeabi_ddiv+0x2c38>
    a7d8:	eb001174 	bl	edb0 <__aeabi_fsub>
    a7dc:	e1a03000 	mov	r3, r0
    a7e0:	e1a02003 	mov	r2, r3
    a7e4:	e59b3018 	ldr	r3, [fp, #24]
    a7e8:	e5832000 	str	r2, [r3]
    a7ec:	e59b3018 	ldr	r3, [fp, #24]
    a7f0:	e5933000 	ldr	r3, [r3]
    a7f4:	e1a00003 	mov	r0, r3
    a7f8:	e59f1110 	ldr	r1, [pc, #272]	; a910 <__aeabi_ddiv+0x2c3c>
    a7fc:	eb0012d4 	bl	f354 <__lesf2>
    a800:	e1a03000 	mov	r3, r0
    a804:	e3530000 	cmp	r3, #0	; 0x0
    a808:	ba000000 	blt	a810 <__aeabi_ddiv+0x2b3c>
    a80c:	ea000008 	b	a834 <__aeabi_ddiv+0x2b60>
    a810:	e59b3018 	ldr	r3, [fp, #24]
    a814:	e5933000 	ldr	r3, [r3]
    a818:	e1a00003 	mov	r0, r3
    a81c:	e59f10e8 	ldr	r1, [pc, #232]	; a90c <__aeabi_ddiv+0x2c38>
    a820:	eb001163 	bl	edb4 <__addsf3>
    a824:	e1a03000 	mov	r3, r0
    a828:	e1a02003 	mov	r2, r3
    a82c:	e59b3018 	ldr	r3, [fp, #24]
    a830:	e5832000 	str	r2, [r3]
    a834:	e59f20d8 	ldr	r2, [pc, #216]	; a914 <__aeabi_ddiv+0x2c40>
    a838:	e59b3008 	ldr	r3, [fp, #8]
    a83c:	e5823000 	str	r3, [r2]
    a840:	e59f20d0 	ldr	r2, [pc, #208]	; a918 <__aeabi_ddiv+0x2c44>
    a844:	e51b3028 	ldr	r3, [fp, #-40]
    a848:	e5823000 	str	r3, [r2]
    a84c:	e59f20c8 	ldr	r2, [pc, #200]	; a91c <__aeabi_ddiv+0x2c48>
    a850:	e51b302c 	ldr	r3, [fp, #-44]
    a854:	e5823000 	str	r3, [r2]
    a858:	e59f20c0 	ldr	r2, [pc, #192]	; a920 <__aeabi_ddiv+0x2c4c>
    a85c:	e59b3004 	ldr	r3, [fp, #4]
    a860:	e5823000 	str	r3, [r2]
    a864:	e24bd01c 	sub	sp, fp, #28	; 0x1c
    a868:	e89d68f0 	ldmia	sp, {r4, r5, r6, r7, fp, sp, lr}
    a86c:	e12fff1e 	bx	lr
    a870:	400019c8 	andmi	r1, r0, r8, asr #19
    a874:	400019c4 	andmi	r1, r0, r4, asr #19
    a878:	40000014 	andmi	r0, r0, r4, lsl r0
    a87c:	400002b8 	strmih	r0, [r0], -r8
    a880:	40000dd4 	ldrmid	r0, [r0], -r4
    a884:	4000170c 	andmi	r1, r0, ip, lsl #14
    a888:	40000010 	andmi	r0, r0, r0, lsl r0
    a88c:	40000d84 	andmi	r0, r0, r4, lsl #27
    a890:	40000d70 	andmi	r0, r0, r0, ror sp
    a894:	4000115c 	andmi	r1, r0, ip, asr r1
    a898:	40000d6c 	andmi	r0, r0, ip, ror #26
    a89c:	40001190 	mulmi	r0, r0, r1
    a8a0:	40000d68 	andmi	r0, r0, r8, ror #26
    a8a4:	40000d7c 	andmi	r0, r0, ip, ror sp
    a8a8:	40001468 	andmi	r1, r0, r8, ror #8
    a8ac:	400010f4 	strmid	r1, [r0], -r4
    a8b0:	40000d78 	andmi	r0, r0, r8, ror sp
    a8b4:	40001128 	andmi	r1, r0, r8, lsr #2
    a8b8:	40000d80 	andmi	r0, r0, r0, lsl #27
    a8bc:	40000da0 	andmi	r0, r0, r0, lsr #27
    a8c0:	00000000 	andeq	r0, r0, r0
    a8c4:	400010c0 	andmi	r1, r0, r0, asr #1
    a8c8:	40000da4 	andmi	r0, r0, r4, lsr #27
    a8cc:	40000e1c 	andmi	r0, r0, ip, lsl lr
    a8d0:	40000d64 	andmi	r0, r0, r4, ror #26
    a8d4:	40000d74 	andmi	r0, r0, r4, ror sp
    a8d8:	400019b0 	strmih	r1, [r0], -r0
    a8dc:	400019b4 	strmih	r1, [r0], -r4
    a8e0:	400019cc 	andmi	r1, r0, ip, asr #19
    a8e4:	40000d90 	mulmi	r0, r0, sp
    a8e8:	40000d8c 	andmi	r0, r0, ip, lsl #27
    a8ec:	40000d60 	andmi	r0, r0, r0, ror #26
    a8f0:	40000d5c 	andmi	r0, r0, ip, asr sp
    a8f4:	40000d58 	andmi	r0, r0, r8, asr sp
    a8f8:	40000d54 	andmi	r0, r0, r4, asr sp
    a8fc:	40000e14 	andmi	r0, r0, r4, lsl lr
    a900:	c479c000 	ldrgtbt	ip, [r9]
    a904:	425c0000 	submis	r0, ip, #0	; 0x0
    a908:	43340000 	teqmi	r4, #0	; 0x0
    a90c:	43b40000 	movmis	r0, #0	; 0x0
    a910:	c3340000 	teqgt	r4, #0	; 0x0
    a914:	40000de4 	andmi	r0, r0, r4, ror #27
    a918:	40000de0 	andmi	r0, r0, r0, ror #27
    a91c:	40000ddc 	ldrmid	r0, [r0], -ip
    a920:	40000dd8 	ldrmid	r0, [r0], -r8

0000a924 <geomag>:
    a924:	e1a0c00d 	mov	ip, sp
    a928:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a92c:	e24cb004 	sub	fp, ip, #4	; 0x4
    a930:	e24dd01c 	sub	sp, sp, #28	; 0x1c
    a934:	e50b0010 	str	r0, [fp, #-16]
    a938:	e59f3048 	ldr	r3, [pc, #72]	; a988 <geomag+0x64>
    a93c:	e58d3000 	str	r3, [sp]
    a940:	e59f3040 	ldr	r3, [pc, #64]	; a988 <geomag+0x64>
    a944:	e58d3004 	str	r3, [sp, #4]
    a948:	e3a03000 	mov	r3, #0	; 0x0
    a94c:	e58d3008 	str	r3, [sp, #8]
    a950:	e3a03000 	mov	r3, #0	; 0x0
    a954:	e58d300c 	str	r3, [sp, #12]
    a958:	e3a03000 	mov	r3, #0	; 0x0
    a95c:	e58d3010 	str	r3, [sp, #16]
    a960:	e3a03000 	mov	r3, #0	; 0x0
    a964:	e58d3014 	str	r3, [sp, #20]
    a968:	e3a00000 	mov	r0, #0	; 0x0
    a96c:	e51b1010 	ldr	r1, [fp, #-16]
    a970:	e59f2010 	ldr	r2, [pc, #16]	; a988 <geomag+0x64>
    a974:	e59f300c 	ldr	r3, [pc, #12]	; a988 <geomag+0x64>
    a978:	ebfff558 	bl	7ee0 <__aeabi_ddiv+0x20c>
    a97c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a980:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a984:	e12fff1e 	bx	lr
    a988:	00000000 	andeq	r0, r0, r0

0000a98c <geomg1>:
    a98c:	e1a0c00d 	mov	ip, sp
    a990:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a994:	e24cb004 	sub	fp, ip, #4	; 0x4
    a998:	e24dd028 	sub	sp, sp, #40	; 0x28
    a99c:	e50b0010 	str	r0, [fp, #-16]
    a9a0:	e50b1014 	str	r1, [fp, #-20]
    a9a4:	e50b2018 	str	r2, [fp, #-24]
    a9a8:	e50b301c 	str	r3, [fp, #-28]
    a9ac:	e51b3018 	ldr	r3, [fp, #-24]
    a9b0:	e58d3000 	str	r3, [sp]
    a9b4:	e51b301c 	ldr	r3, [fp, #-28]
    a9b8:	e58d3004 	str	r3, [sp, #4]
    a9bc:	e59b3004 	ldr	r3, [fp, #4]
    a9c0:	e58d3008 	str	r3, [sp, #8]
    a9c4:	e59b3008 	ldr	r3, [fp, #8]
    a9c8:	e58d300c 	str	r3, [sp, #12]
    a9cc:	e59b300c 	ldr	r3, [fp, #12]
    a9d0:	e58d3010 	str	r3, [sp, #16]
    a9d4:	e59b3010 	ldr	r3, [fp, #16]
    a9d8:	e58d3014 	str	r3, [sp, #20]
    a9dc:	e3a00001 	mov	r0, #1	; 0x1
    a9e0:	e3a01000 	mov	r1, #0	; 0x0
    a9e4:	e51b2010 	ldr	r2, [fp, #-16]
    a9e8:	e51b3014 	ldr	r3, [fp, #-20]
    a9ec:	ebfff53b 	bl	7ee0 <__aeabi_ddiv+0x20c>
    a9f0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a9f4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a9f8:	e12fff1e 	bx	lr

0000a9fc <getDeclination>:
    a9fc:	e1a0c00d 	mov	ip, sp
    aa00:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
    aa04:	e24cb004 	sub	fp, ip, #4	; 0x4
    aa08:	e24dd060 	sub	sp, sp, #96	; 0x60
    aa0c:	e50b0060 	str	r0, [fp, #-96]
    aa10:	e50b1064 	str	r1, [fp, #-100]
    aa14:	e50b2068 	str	r2, [fp, #-104]
    aa18:	e50b306c 	str	r3, [fp, #-108]
    aa1c:	e59f36ac 	ldr	r3, [pc, #1708]	; b0d0 <getDeclination+0x6d4>
    aa20:	e50b3038 	str	r3, [fp, #-56]
    aa24:	e59f36a8 	ldr	r3, [pc, #1704]	; b0d4 <getDeclination+0x6d8>
    aa28:	e50b3034 	str	r3, [fp, #-52]
    aa2c:	e59f36a4 	ldr	r3, [pc, #1700]	; b0d8 <getDeclination+0x6dc>
    aa30:	e50b302c 	str	r3, [fp, #-44]
    aa34:	e59f26a0 	ldr	r2, [pc, #1696]	; b0dc <getDeclination+0x6e0>
    aa38:	e3a0300c 	mov	r3, #12	; 0xc
    aa3c:	e5823000 	str	r3, [r2]
    aa40:	e3a03000 	mov	r3, #0	; 0x0
    aa44:	e50b305c 	str	r3, [fp, #-92]
    aa48:	e59f3690 	ldr	r3, [pc, #1680]	; b0e0 <getDeclination+0x6e4>
    aa4c:	e50b3028 	str	r3, [fp, #-40]
    aa50:	e3a03000 	mov	r3, #0	; 0x0
    aa54:	e50b3058 	str	r3, [fp, #-88]
    aa58:	e59f3680 	ldr	r3, [pc, #1664]	; b0e0 <getDeclination+0x6e4>
    aa5c:	e50b3024 	str	r3, [fp, #-36]
    aa60:	e3a03000 	mov	r3, #0	; 0x0
    aa64:	e50b3054 	str	r3, [fp, #-84]
    aa68:	e59f066c 	ldr	r0, [pc, #1644]	; b0dc <getDeclination+0x6e0>
    aa6c:	ebffffac 	bl	a924 <geomag>
    aa70:	e51b0060 	ldr	r0, [fp, #-96]
    aa74:	eb00113f 	bl	ef78 <__aeabi_i2f>
    aa78:	e1a03000 	mov	r3, r0
    aa7c:	e1a00003 	mov	r0, r3
    aa80:	e59f165c 	ldr	r1, [pc, #1628]	; b0e4 <getDeclination+0x6e8>
    aa84:	eb0011d8 	bl	f1ec <__aeabi_fdiv>
    aa88:	e1a03000 	mov	r3, r0
    aa8c:	e1a02003 	mov	r2, r3
    aa90:	e59f3650 	ldr	r3, [pc, #1616]	; b0e8 <getDeclination+0x6ec>
    aa94:	e5832000 	str	r2, [r3]
    aa98:	e51b0064 	ldr	r0, [fp, #-100]
    aa9c:	eb001135 	bl	ef78 <__aeabi_i2f>
    aaa0:	e1a03000 	mov	r3, r0
    aaa4:	e1a00003 	mov	r0, r3
    aaa8:	e59f1634 	ldr	r1, [pc, #1588]	; b0e4 <getDeclination+0x6e8>
    aaac:	eb0011ce 	bl	f1ec <__aeabi_fdiv>
    aab0:	e1a03000 	mov	r3, r0
    aab4:	e1a02003 	mov	r2, r3
    aab8:	e59f362c 	ldr	r3, [pc, #1580]	; b0ec <getDeclination+0x6f0>
    aabc:	e5832000 	str	r2, [r3]
    aac0:	e51b0068 	ldr	r0, [fp, #-104]
    aac4:	eb00112b 	bl	ef78 <__aeabi_i2f>
    aac8:	e1a02000 	mov	r2, r0
    aacc:	e59f361c 	ldr	r3, [pc, #1564]	; b0f0 <getDeclination+0x6f4>
    aad0:	e5832000 	str	r2, [r3]
    aad4:	e59f3614 	ldr	r3, [pc, #1556]	; b0f0 <getDeclination+0x6f4>
    aad8:	e5933000 	ldr	r3, [r3]
    aadc:	e1a00003 	mov	r0, r3
    aae0:	e59f160c 	ldr	r1, [pc, #1548]	; b0f4 <getDeclination+0x6f8>
    aae4:	eb0011c0 	bl	f1ec <__aeabi_fdiv>
    aae8:	e1a03000 	mov	r3, r0
    aaec:	e1a02003 	mov	r2, r3
    aaf0:	e59f3600 	ldr	r3, [pc, #1536]	; b0f8 <getDeclination+0x6fc>
    aaf4:	e5832000 	str	r2, [r3]
    aaf8:	e51b0034 	ldr	r0, [fp, #-52]
    aafc:	e51b102c 	ldr	r1, [fp, #-44]
    ab00:	eb0010ab 	bl	edb4 <__addsf3>
    ab04:	e1a03000 	mov	r3, r0
    ab08:	e50b3030 	str	r3, [fp, #-48]
    ab0c:	e51b006c 	ldr	r0, [fp, #-108]
    ab10:	eb001118 	bl	ef78 <__aeabi_i2f>
    ab14:	e1a02000 	mov	r2, r0
    ab18:	e59f35dc 	ldr	r3, [pc, #1500]	; b0fc <getDeclination+0x700>
    ab1c:	e5832000 	str	r2, [r3]
    ab20:	e59f35d0 	ldr	r3, [pc, #1488]	; b0f8 <getDeclination+0x6fc>
    ab24:	e5932000 	ldr	r2, [r3]
    ab28:	e59f35b8 	ldr	r3, [pc, #1464]	; b0e8 <getDeclination+0x6ec>
    ab2c:	e5931000 	ldr	r1, [r3]
    ab30:	e59f35b4 	ldr	r3, [pc, #1460]	; b0ec <getDeclination+0x6f0>
    ab34:	e593c000 	ldr	ip, [r3]
    ab38:	e59f35bc 	ldr	r3, [pc, #1468]	; b0fc <getDeclination+0x700>
    ab3c:	e593e000 	ldr	lr, [r3]
    ab40:	e59f35b8 	ldr	r3, [pc, #1464]	; b100 <getDeclination+0x704>
    ab44:	e58d3000 	str	r3, [sp]
    ab48:	e59f35b4 	ldr	r3, [pc, #1460]	; b104 <getDeclination+0x708>
    ab4c:	e58d3004 	str	r3, [sp, #4]
    ab50:	e59f35b0 	ldr	r3, [pc, #1456]	; b108 <getDeclination+0x70c>
    ab54:	e58d3008 	str	r3, [sp, #8]
    ab58:	e59f35ac 	ldr	r3, [pc, #1452]	; b10c <getDeclination+0x710>
    ab5c:	e58d300c 	str	r3, [sp, #12]
    ab60:	e1a00002 	mov	r0, r2
    ab64:	e1a0200c 	mov	r2, ip
    ab68:	e1a0300e 	mov	r3, lr
    ab6c:	ebffff86 	bl	a98c <geomg1>
    ab70:	e59f3584 	ldr	r3, [pc, #1412]	; b0fc <getDeclination+0x700>
    ab74:	e5932000 	ldr	r2, [r3]
    ab78:	e59f3590 	ldr	r3, [pc, #1424]	; b110 <getDeclination+0x714>
    ab7c:	e5832000 	str	r2, [r3]
    ab80:	e59f3578 	ldr	r3, [pc, #1400]	; b100 <getDeclination+0x704>
    ab84:	e5932000 	ldr	r2, [r3]
    ab88:	e59f3584 	ldr	r3, [pc, #1412]	; b114 <getDeclination+0x718>
    ab8c:	e5832000 	str	r2, [r3]
    ab90:	e59f356c 	ldr	r3, [pc, #1388]	; b104 <getDeclination+0x708>
    ab94:	e5932000 	ldr	r2, [r3]
    ab98:	e59f3578 	ldr	r3, [pc, #1400]	; b118 <getDeclination+0x71c>
    ab9c:	e5832000 	str	r2, [r3]
    aba0:	e59f3560 	ldr	r3, [pc, #1376]	; b108 <getDeclination+0x70c>
    aba4:	e5932000 	ldr	r2, [r3]
    aba8:	e59f356c 	ldr	r3, [pc, #1388]	; b11c <getDeclination+0x720>
    abac:	e5832000 	str	r2, [r3]
    abb0:	e59f3564 	ldr	r3, [pc, #1380]	; b11c <getDeclination+0x720>
    abb4:	e5933000 	ldr	r3, [r3]
    abb8:	e1a00003 	mov	r0, r3
    abbc:	ebfff370 	bl	7984 <__aeabi_f2d>
    abc0:	e1a07000 	mov	r7, r0
    abc4:	e1a08001 	mov	r8, r1
    abc8:	e59f3544 	ldr	r3, [pc, #1348]	; b114 <getDeclination+0x718>
    abcc:	e5933000 	ldr	r3, [r3]
    abd0:	e1a00003 	mov	r0, r3
    abd4:	e51b1038 	ldr	r1, [fp, #-56]
    abd8:	eb00111d 	bl	f054 <__aeabi_fmul>
    abdc:	e1a03000 	mov	r3, r0
    abe0:	e1a00003 	mov	r0, r3
    abe4:	ebfff366 	bl	7984 <__aeabi_f2d>
    abe8:	e1a03000 	mov	r3, r0
    abec:	e1a04001 	mov	r4, r1
    abf0:	e1a00003 	mov	r0, r3
    abf4:	e1a01004 	mov	r1, r4
    abf8:	eb001231 	bl	f4c4 <__cos_from_arm>
    abfc:	e1a05000 	mov	r5, r0
    ac00:	e1a06001 	mov	r6, r1
    ac04:	e59f350c 	ldr	r3, [pc, #1292]	; b118 <getDeclination+0x71c>
    ac08:	e5933000 	ldr	r3, [r3]
    ac0c:	e1a00003 	mov	r0, r3
    ac10:	e51b1038 	ldr	r1, [fp, #-56]
    ac14:	eb00110e 	bl	f054 <__aeabi_fmul>
    ac18:	e1a03000 	mov	r3, r0
    ac1c:	e1a00003 	mov	r0, r3
    ac20:	ebfff357 	bl	7984 <__aeabi_f2d>
    ac24:	e1a03000 	mov	r3, r0
    ac28:	e1a04001 	mov	r4, r1
    ac2c:	e1a00003 	mov	r0, r3
    ac30:	e1a01004 	mov	r1, r4
    ac34:	eb001222 	bl	f4c4 <__cos_from_arm>
    ac38:	e1a03000 	mov	r3, r0
    ac3c:	e1a04001 	mov	r4, r1
    ac40:	e1a00005 	mov	r0, r5
    ac44:	e1a01006 	mov	r1, r6
    ac48:	e1a02003 	mov	r2, r3
    ac4c:	e1a03004 	mov	r3, r4
    ac50:	ebfff37b 	bl	7a44 <__aeabi_dmul>
    ac54:	e1a03000 	mov	r3, r0
    ac58:	e1a04001 	mov	r4, r1
    ac5c:	e1a00007 	mov	r0, r7
    ac60:	e1a01008 	mov	r1, r8
    ac64:	e1a02003 	mov	r2, r3
    ac68:	e1a03004 	mov	r3, r4
    ac6c:	ebfff374 	bl	7a44 <__aeabi_dmul>
    ac70:	e1a03000 	mov	r3, r0
    ac74:	e1a04001 	mov	r4, r1
    ac78:	e1a00003 	mov	r0, r3
    ac7c:	e1a01004 	mov	r1, r4
    ac80:	eb001020 	bl	ed08 <__aeabi_d2f>
    ac84:	e1a03000 	mov	r3, r0
    ac88:	e50b3050 	str	r3, [fp, #-80]
    ac8c:	e59f3488 	ldr	r3, [pc, #1160]	; b11c <getDeclination+0x720>
    ac90:	e5933000 	ldr	r3, [r3]
    ac94:	e1a00003 	mov	r0, r3
    ac98:	ebfff339 	bl	7984 <__aeabi_f2d>
    ac9c:	e1a07000 	mov	r7, r0
    aca0:	e1a08001 	mov	r8, r1
    aca4:	e59f346c 	ldr	r3, [pc, #1132]	; b118 <getDeclination+0x71c>
    aca8:	e5933000 	ldr	r3, [r3]
    acac:	e1a00003 	mov	r0, r3
    acb0:	e51b1038 	ldr	r1, [fp, #-56]
    acb4:	eb0010e6 	bl	f054 <__aeabi_fmul>
    acb8:	e1a03000 	mov	r3, r0
    acbc:	e1a00003 	mov	r0, r3
    acc0:	ebfff32f 	bl	7984 <__aeabi_f2d>
    acc4:	e1a03000 	mov	r3, r0
    acc8:	e1a04001 	mov	r4, r1
    accc:	e1a00003 	mov	r0, r3
    acd0:	e1a01004 	mov	r1, r4
    acd4:	eb0011fa 	bl	f4c4 <__cos_from_arm>
    acd8:	e1a05000 	mov	r5, r0
    acdc:	e1a06001 	mov	r6, r1
    ace0:	e59f342c 	ldr	r3, [pc, #1068]	; b114 <getDeclination+0x718>
    ace4:	e5933000 	ldr	r3, [r3]
    ace8:	e1a00003 	mov	r0, r3
    acec:	e51b1038 	ldr	r1, [fp, #-56]
    acf0:	eb0010d7 	bl	f054 <__aeabi_fmul>
    acf4:	e1a03000 	mov	r3, r0
    acf8:	e1a00003 	mov	r0, r3
    acfc:	ebfff320 	bl	7984 <__aeabi_f2d>
    ad00:	e1a03000 	mov	r3, r0
    ad04:	e1a04001 	mov	r4, r1
    ad08:	e1a00003 	mov	r0, r3
    ad0c:	e1a01004 	mov	r1, r4
    ad10:	eb0011fd 	bl	f50c <__sin_from_arm>
    ad14:	e1a03000 	mov	r3, r0
    ad18:	e1a04001 	mov	r4, r1
    ad1c:	e1a00005 	mov	r0, r5
    ad20:	e1a01006 	mov	r1, r6
    ad24:	e1a02003 	mov	r2, r3
    ad28:	e1a03004 	mov	r3, r4
    ad2c:	ebfff344 	bl	7a44 <__aeabi_dmul>
    ad30:	e1a03000 	mov	r3, r0
    ad34:	e1a04001 	mov	r4, r1
    ad38:	e1a00007 	mov	r0, r7
    ad3c:	e1a01008 	mov	r1, r8
    ad40:	e1a02003 	mov	r2, r3
    ad44:	e1a03004 	mov	r3, r4
    ad48:	ebfff33d 	bl	7a44 <__aeabi_dmul>
    ad4c:	e1a03000 	mov	r3, r0
    ad50:	e1a04001 	mov	r4, r1
    ad54:	e1a00003 	mov	r0, r3
    ad58:	e1a01004 	mov	r1, r4
    ad5c:	eb000fe9 	bl	ed08 <__aeabi_d2f>
    ad60:	e1a03000 	mov	r3, r0
    ad64:	e50b304c 	str	r3, [fp, #-76]
    ad68:	e59f33ac 	ldr	r3, [pc, #940]	; b11c <getDeclination+0x720>
    ad6c:	e5933000 	ldr	r3, [r3]
    ad70:	e1a00003 	mov	r0, r3
    ad74:	ebfff302 	bl	7984 <__aeabi_f2d>
    ad78:	e1a05000 	mov	r5, r0
    ad7c:	e1a06001 	mov	r6, r1
    ad80:	e59f3390 	ldr	r3, [pc, #912]	; b118 <getDeclination+0x71c>
    ad84:	e5933000 	ldr	r3, [r3]
    ad88:	e1a00003 	mov	r0, r3
    ad8c:	e51b1038 	ldr	r1, [fp, #-56]
    ad90:	eb0010af 	bl	f054 <__aeabi_fmul>
    ad94:	e1a03000 	mov	r3, r0
    ad98:	e1a00003 	mov	r0, r3
    ad9c:	ebfff2f8 	bl	7984 <__aeabi_f2d>
    ada0:	e1a03000 	mov	r3, r0
    ada4:	e1a04001 	mov	r4, r1
    ada8:	e1a00003 	mov	r0, r3
    adac:	e1a01004 	mov	r1, r4
    adb0:	eb0011d5 	bl	f50c <__sin_from_arm>
    adb4:	e1a03000 	mov	r3, r0
    adb8:	e1a04001 	mov	r4, r1
    adbc:	e1a00005 	mov	r0, r5
    adc0:	e1a01006 	mov	r1, r6
    adc4:	e1a02003 	mov	r2, r3
    adc8:	e1a03004 	mov	r3, r4
    adcc:	ebfff31c 	bl	7a44 <__aeabi_dmul>
    add0:	e1a03000 	mov	r3, r0
    add4:	e1a04001 	mov	r4, r1
    add8:	e1a00003 	mov	r0, r3
    addc:	e1a01004 	mov	r1, r4
    ade0:	eb000fc8 	bl	ed08 <__aeabi_d2f>
    ade4:	e1a03000 	mov	r3, r0
    ade8:	e50b3048 	str	r3, [fp, #-72]
    adec:	e59f3328 	ldr	r3, [pc, #808]	; b11c <getDeclination+0x720>
    adf0:	e5933000 	ldr	r3, [r3]
    adf4:	e1a00003 	mov	r0, r3
    adf8:	ebfff2e1 	bl	7984 <__aeabi_f2d>
    adfc:	e1a05000 	mov	r5, r0
    ae00:	e1a06001 	mov	r6, r1
    ae04:	e59f330c 	ldr	r3, [pc, #780]	; b118 <getDeclination+0x71c>
    ae08:	e5933000 	ldr	r3, [r3]
    ae0c:	e1a00003 	mov	r0, r3
    ae10:	e51b1038 	ldr	r1, [fp, #-56]
    ae14:	eb00108e 	bl	f054 <__aeabi_fmul>
    ae18:	e1a03000 	mov	r3, r0
    ae1c:	e1a00003 	mov	r0, r3
    ae20:	ebfff2d7 	bl	7984 <__aeabi_f2d>
    ae24:	e1a03000 	mov	r3, r0
    ae28:	e1a04001 	mov	r4, r1
    ae2c:	e1a00003 	mov	r0, r3
    ae30:	e1a01004 	mov	r1, r4
    ae34:	eb0011a2 	bl	f4c4 <__cos_from_arm>
    ae38:	e1a03000 	mov	r3, r0
    ae3c:	e1a04001 	mov	r4, r1
    ae40:	e1a00005 	mov	r0, r5
    ae44:	e1a01006 	mov	r1, r6
    ae48:	e1a02003 	mov	r2, r3
    ae4c:	e1a03004 	mov	r3, r4
    ae50:	ebfff2fb 	bl	7a44 <__aeabi_dmul>
    ae54:	e1a03000 	mov	r3, r0
    ae58:	e1a04001 	mov	r4, r1
    ae5c:	e1a00003 	mov	r0, r3
    ae60:	e1a01004 	mov	r1, r4
    ae64:	eb000fa7 	bl	ed08 <__aeabi_d2f>
    ae68:	e1a03000 	mov	r3, r0
    ae6c:	e50b3044 	str	r3, [fp, #-68]
    ae70:	e51b0044 	ldr	r0, [fp, #-68]
    ae74:	e59f12a4 	ldr	r1, [pc, #676]	; b120 <getDeclination+0x724>
    ae78:	eb001135 	bl	f354 <__lesf2>
    ae7c:	e1a03000 	mov	r3, r0
    ae80:	e3530000 	cmp	r3, #0	; 0x0
    ae84:	ba000000 	blt	ae8c <getDeclination+0x490>
    ae88:	ea000005 	b	aea4 <getDeclination+0x4a8>
    ae8c:	e59f2280 	ldr	r2, [pc, #640]	; b114 <getDeclination+0x718>
    ae90:	e59f323c 	ldr	r3, [pc, #572]	; b0d4 <getDeclination+0x6d8>
    ae94:	e5823000 	str	r3, [r2]
    ae98:	e59f2284 	ldr	r2, [pc, #644]	; b124 <getDeclination+0x728>
    ae9c:	e59f3230 	ldr	r3, [pc, #560]	; b0d4 <getDeclination+0x6d8>
    aea0:	e5823000 	str	r3, [r2]
    aea4:	e51b0044 	ldr	r0, [fp, #-68]
    aea8:	e59f1244 	ldr	r1, [pc, #580]	; b0f4 <getDeclination+0x6f8>
    aeac:	eb001128 	bl	f354 <__lesf2>
    aeb0:	e1a03000 	mov	r3, r0
    aeb4:	e3530000 	cmp	r3, #0	; 0x0
    aeb8:	ba000000 	blt	aec0 <getDeclination+0x4c4>
    aebc:	ea000006 	b	aedc <getDeclination+0x4e0>
    aec0:	e3a03000 	mov	r3, #0	; 0x0
    aec4:	e50b305c 	str	r3, [fp, #-92]
    aec8:	e3a03001 	mov	r3, #1	; 0x1
    aecc:	e50b3058 	str	r3, [fp, #-88]
    aed0:	e51b3044 	ldr	r3, [fp, #-68]
    aed4:	e50b3024 	str	r3, [fp, #-36]
    aed8:	ea00000d 	b	af14 <getDeclination+0x518>
    aedc:	e51b0044 	ldr	r0, [fp, #-68]
    aee0:	e59f1240 	ldr	r1, [pc, #576]	; b128 <getDeclination+0x72c>
    aee4:	eb00111a 	bl	f354 <__lesf2>
    aee8:	e1a03000 	mov	r3, r0
    aeec:	e3530000 	cmp	r3, #0	; 0x0
    aef0:	ba000000 	blt	aef8 <getDeclination+0x4fc>
    aef4:	ea000006 	b	af14 <getDeclination+0x518>
    aef8:	e51b3058 	ldr	r3, [fp, #-88]
    aefc:	e3530000 	cmp	r3, #0	; 0x0
    af00:	1a000003 	bne	af14 <getDeclination+0x518>
    af04:	e3a03001 	mov	r3, #1	; 0x1
    af08:	e50b305c 	str	r3, [fp, #-92]
    af0c:	e51b3044 	ldr	r3, [fp, #-68]
    af10:	e50b3028 	str	r3, [fp, #-40]
    af14:	e59f31cc 	ldr	r3, [pc, #460]	; b0e8 <getDeclination+0x6ec>
    af18:	e5933000 	ldr	r3, [r3]
    af1c:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
    af20:	e1a00003 	mov	r0, r3
    af24:	ebfff296 	bl	7984 <__aeabi_f2d>
    af28:	e1a03000 	mov	r3, r0
    af2c:	e1a04001 	mov	r4, r1
    af30:	e3a00101 	mov	r0, #1073741824	; 0x40000000
    af34:	e2800856 	add	r0, r0, #5636096	; 0x560000
    af38:	e2800902 	add	r0, r0, #32768	; 0x8000
    af3c:	e3a01000 	mov	r1, #0	; 0x0
    af40:	e1a02003 	mov	r2, r3
    af44:	e1a03004 	mov	r3, r4
    af48:	ebfff1b3 	bl	761c <__aeabi_dsub>
    af4c:	e1a03000 	mov	r3, r0
    af50:	e1a04001 	mov	r4, r1
    af54:	e1a00003 	mov	r0, r3
    af58:	e1a01004 	mov	r1, r4
    af5c:	e28f2f59 	add	r2, pc, #356	; 0x164
    af60:	e892000c 	ldmia	r2, {r2, r3}
    af64:	eb000f02 	bl	eb74 <__ledf2>
    af68:	e1a03000 	mov	r3, r0
    af6c:	e3530000 	cmp	r3, #0	; 0x0
    af70:	da000000 	ble	af78 <getDeclination+0x57c>
    af74:	ea000013 	b	afc8 <getDeclination+0x5cc>
    af78:	e59f3154 	ldr	r3, [pc, #340]	; b0d4 <getDeclination+0x6d8>
    af7c:	e50b3050 	str	r3, [fp, #-80]
    af80:	e59f314c 	ldr	r3, [pc, #332]	; b0d4 <getDeclination+0x6d8>
    af84:	e50b304c 	str	r3, [fp, #-76]
    af88:	e59f2184 	ldr	r2, [pc, #388]	; b114 <getDeclination+0x718>
    af8c:	e59f3140 	ldr	r3, [pc, #320]	; b0d4 <getDeclination+0x6d8>
    af90:	e5823000 	str	r3, [r2]
    af94:	e59f3138 	ldr	r3, [pc, #312]	; b0d4 <getDeclination+0x6d8>
    af98:	e50b3040 	str	r3, [fp, #-64]
    af9c:	e59f3130 	ldr	r3, [pc, #304]	; b0d4 <getDeclination+0x6d8>
    afa0:	e50b303c 	str	r3, [fp, #-60]
    afa4:	e59f2178 	ldr	r2, [pc, #376]	; b124 <getDeclination+0x728>
    afa8:	e59f3124 	ldr	r3, [pc, #292]	; b0d4 <getDeclination+0x6d8>
    afac:	e5823000 	str	r3, [r2]
    afb0:	e3a03001 	mov	r3, #1	; 0x1
    afb4:	e50b3054 	str	r3, [fp, #-84]
    afb8:	e3a03000 	mov	r3, #0	; 0x0
    afbc:	e50b305c 	str	r3, [fp, #-92]
    afc0:	e3a03000 	mov	r3, #0	; 0x0
    afc4:	e50b3058 	str	r3, [fp, #-88]
    afc8:	e59b3004 	ldr	r3, [fp, #4]
    afcc:	e3a02000 	mov	r2, #0	; 0x0
    afd0:	e5832000 	str	r2, [r3]
    afd4:	e51b305c 	ldr	r3, [fp, #-92]
    afd8:	e3530000 	cmp	r3, #0	; 0x0
    afdc:	0a000004 	beq	aff4 <getDeclination+0x5f8>
    afe0:	e59b3004 	ldr	r3, [fp, #4]
    afe4:	e5933000 	ldr	r3, [r3]
    afe8:	e3832001 	orr	r2, r3, #1	; 0x1
    afec:	e59b3004 	ldr	r3, [fp, #4]
    aff0:	e5832000 	str	r2, [r3]
    aff4:	e51b3058 	ldr	r3, [fp, #-88]
    aff8:	e3530000 	cmp	r3, #0	; 0x0
    affc:	0a000004 	beq	b014 <getDeclination+0x618>
    b000:	e59b3004 	ldr	r3, [fp, #4]
    b004:	e5933000 	ldr	r3, [r3]
    b008:	e3832002 	orr	r2, r3, #2	; 0x2
    b00c:	e59b3004 	ldr	r3, [fp, #4]
    b010:	e5832000 	str	r2, [r3]
    b014:	e51b3054 	ldr	r3, [fp, #-84]
    b018:	e3530000 	cmp	r3, #0	; 0x0
    b01c:	0a000007 	beq	b040 <getDeclination+0x644>
    b020:	e59b3004 	ldr	r3, [fp, #4]
    b024:	e5933000 	ldr	r3, [r3]
    b028:	e3832004 	orr	r2, r3, #4	; 0x4
    b02c:	e59b3004 	ldr	r3, [fp, #4]
    b030:	e5832000 	str	r2, [r3]
    b034:	e3a03000 	mov	r3, #0	; 0x0
    b038:	e50b3070 	str	r3, [fp, #-112]
    b03c:	ea00001c 	b	b0b4 <getDeclination+0x6b8>
    b040:	e59f30d0 	ldr	r3, [pc, #208]	; b118 <getDeclination+0x71c>
    b044:	e5933000 	ldr	r3, [r3]
    b048:	e1a00003 	mov	r0, r3
    b04c:	ebfff24c 	bl	7984 <__aeabi_f2d>
    b050:	e1a03000 	mov	r3, r0
    b054:	e1a04001 	mov	r4, r1
    b058:	e1a00003 	mov	r0, r3
    b05c:	e1a01004 	mov	r1, r4
    b060:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    b064:	e2822709 	add	r2, r2, #2359296	; 0x240000
    b068:	e3a03000 	mov	r3, #0	; 0x0
    b06c:	ebfff274 	bl	7a44 <__aeabi_dmul>
    b070:	e1a03000 	mov	r3, r0
    b074:	e1a04001 	mov	r4, r1
    b078:	e1a00003 	mov	r0, r3
    b07c:	e1a01004 	mov	r1, r4
    b080:	eb000f09 	bl	ecac <__aeabi_d2iz>
    b084:	e1a02000 	mov	r2, r0
    b088:	e59f309c 	ldr	r3, [pc, #156]	; b12c <getDeclination+0x730>
    b08c:	e5832000 	str	r2, [r3]
    b090:	e59f307c 	ldr	r3, [pc, #124]	; b114 <getDeclination+0x718>
    b094:	e5933000 	ldr	r3, [r3]
    b098:	e1a00003 	mov	r0, r3
    b09c:	e59f1050 	ldr	r1, [pc, #80]	; b0f4 <getDeclination+0x6f8>
    b0a0:	eb000feb 	bl	f054 <__aeabi_fmul>
    b0a4:	e1a03000 	mov	r3, r0
    b0a8:	e1a00003 	mov	r0, r3
    b0ac:	eb0010ea 	bl	f45c <__aeabi_f2iz>
    b0b0:	e50b0070 	str	r0, [fp, #-112]
    b0b4:	e51b3070 	ldr	r3, [fp, #-112]
    b0b8:	e1a00003 	mov	r0, r3
    b0bc:	e24bd020 	sub	sp, fp, #32	; 0x20
    b0c0:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
    b0c4:	e12fff1e 	bx	lr
    b0c8:	3f50624d 	svccc	0x0050624d
    b0cc:	d2f1a9fc 	rscles	sl, r1, #4128768	; 0x3f0000
    b0d0:	3c8efa35 	fstmiascc	lr, {s30-s82}
    b0d4:	00000000 	andeq	r0, r0, r0
    b0d8:	40a00000 	adcmi	r0, r0, r0
    b0dc:	40001a08 	andmi	r1, r0, r8, lsl #20
    b0e0:	47c34f80 	strmib	r4, [r3, r0, lsl #31]
    b0e4:	4b189680 	blmi	630aec <__ctors_end__+0x6211e8>
    b0e8:	40001a00 	andmi	r1, r0, r0, lsl #20
    b0ec:	400019fc 	strmid	r1, [r0], -ip
    b0f0:	40001a04 	andmi	r1, r0, r4, lsl #20
    b0f4:	447a0000 	ldrmibt	r0, [sl]
    b0f8:	400019f4 	strmid	r1, [r0], -r4
    b0fc:	400019f0 	strmid	r1, [r0], -r0
    b100:	400019ec 	andmi	r1, r0, ip, ror #19
    b104:	400019e8 	andmi	r1, r0, r8, ror #19
    b108:	400019e4 	andmi	r1, r0, r4, ror #19
    b10c:	400019e0 	andmi	r1, r0, r0, ror #19
    b110:	400019dc 	ldrmid	r1, [r0], -ip
    b114:	400019d8 	ldrmid	r1, [r0], -r8
    b118:	400019d4 	ldrmid	r1, [r0], -r4
    b11c:	400019d0 	ldrmid	r1, [r0], -r0
    b120:	42c80000 	sbcmi	r0, r8, #0	; 0x0
    b124:	400019f8 	strmid	r1, [r0], -r8
    b128:	459c4000 	ldrmi	r4, [ip]
    b12c:	40000d4c 	andmi	r0, r0, ip, asr #26

0000b130 <uBloxSendMessage>:
    b130:	e1a0c00d 	mov	ip, sp
    b134:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b138:	e24cb004 	sub	fp, ip, #4	; 0x4
    b13c:	e24dd01c 	sub	sp, sp, #28	; 0x1c
    b140:	e50b2024 	str	r2, [fp, #-36]
    b144:	e1a02003 	mov	r2, r3
    b148:	e1a03000 	mov	r3, r0
    b14c:	e54b301c 	strb	r3, [fp, #-28]
    b150:	e1a03001 	mov	r3, r1
    b154:	e54b3020 	strb	r3, [fp, #-32]
    b158:	e1a03002 	mov	r3, r2
    b15c:	e54b3028 	strb	r3, [fp, #-40]
    b160:	e3e0304a 	mvn	r3, #74	; 0x4a
    b164:	e54b3014 	strb	r3, [fp, #-20]
    b168:	e3a03062 	mov	r3, #98	; 0x62
    b16c:	e54b3013 	strb	r3, [fp, #-19]
    b170:	e3a03000 	mov	r3, #0	; 0x0
    b174:	e54b3011 	strb	r3, [fp, #-17]
    b178:	e3a03000 	mov	r3, #0	; 0x0
    b17c:	e54b3012 	strb	r3, [fp, #-18]
    b180:	e55b2011 	ldrb	r2, [fp, #-17]
    b184:	e55b301c 	ldrb	r3, [fp, #-28]
    b188:	e0823003 	add	r3, r2, r3
    b18c:	e20330ff 	and	r3, r3, #255	; 0xff
    b190:	e54b3011 	strb	r3, [fp, #-17]
    b194:	e55b2012 	ldrb	r2, [fp, #-18]
    b198:	e55b3011 	ldrb	r3, [fp, #-17]
    b19c:	e0823003 	add	r3, r2, r3
    b1a0:	e20330ff 	and	r3, r3, #255	; 0xff
    b1a4:	e54b3012 	strb	r3, [fp, #-18]
    b1a8:	e55b2011 	ldrb	r2, [fp, #-17]
    b1ac:	e55b3020 	ldrb	r3, [fp, #-32]
    b1b0:	e0823003 	add	r3, r2, r3
    b1b4:	e20330ff 	and	r3, r3, #255	; 0xff
    b1b8:	e54b3011 	strb	r3, [fp, #-17]
    b1bc:	e55b2012 	ldrb	r2, [fp, #-18]
    b1c0:	e55b3011 	ldrb	r3, [fp, #-17]
    b1c4:	e0823003 	add	r3, r2, r3
    b1c8:	e20330ff 	and	r3, r3, #255	; 0xff
    b1cc:	e54b3012 	strb	r3, [fp, #-18]
    b1d0:	e55b2011 	ldrb	r2, [fp, #-17]
    b1d4:	e55b3028 	ldrb	r3, [fp, #-40]
    b1d8:	e0823003 	add	r3, r2, r3
    b1dc:	e20330ff 	and	r3, r3, #255	; 0xff
    b1e0:	e54b3011 	strb	r3, [fp, #-17]
    b1e4:	e55b2012 	ldrb	r2, [fp, #-18]
    b1e8:	e55b3011 	ldrb	r3, [fp, #-17]
    b1ec:	e0823003 	add	r3, r2, r3
    b1f0:	e20330ff 	and	r3, r3, #255	; 0xff
    b1f4:	e54b3012 	strb	r3, [fp, #-18]
    b1f8:	e55b3028 	ldrb	r3, [fp, #-40]
    b1fc:	e1a03443 	mov	r3, r3, asr #8
    b200:	e20320ff 	and	r2, r3, #255	; 0xff
    b204:	e55b3011 	ldrb	r3, [fp, #-17]
    b208:	e0823003 	add	r3, r2, r3
    b20c:	e20330ff 	and	r3, r3, #255	; 0xff
    b210:	e54b3011 	strb	r3, [fp, #-17]
    b214:	e55b2012 	ldrb	r2, [fp, #-18]
    b218:	e55b3011 	ldrb	r3, [fp, #-17]
    b21c:	e0823003 	add	r3, r2, r3
    b220:	e20330ff 	and	r3, r3, #255	; 0xff
    b224:	e54b3012 	strb	r3, [fp, #-18]
    b228:	e3a03000 	mov	r3, #0	; 0x0
    b22c:	e50b3010 	str	r3, [fp, #-16]
    b230:	ea000010 	b	b278 <uBloxSendMessage+0x148>
    b234:	e51b3010 	ldr	r3, [fp, #-16]
    b238:	e1a02003 	mov	r2, r3
    b23c:	e51b3024 	ldr	r3, [fp, #-36]
    b240:	e0823003 	add	r3, r2, r3
    b244:	e5d32000 	ldrb	r2, [r3]
    b248:	e55b3011 	ldrb	r3, [fp, #-17]
    b24c:	e0823003 	add	r3, r2, r3
    b250:	e20330ff 	and	r3, r3, #255	; 0xff
    b254:	e54b3011 	strb	r3, [fp, #-17]
    b258:	e55b2012 	ldrb	r2, [fp, #-18]
    b25c:	e55b3011 	ldrb	r3, [fp, #-17]
    b260:	e0823003 	add	r3, r2, r3
    b264:	e20330ff 	and	r3, r3, #255	; 0xff
    b268:	e54b3012 	strb	r3, [fp, #-18]
    b26c:	e51b3010 	ldr	r3, [fp, #-16]
    b270:	e2833001 	add	r3, r3, #1	; 0x1
    b274:	e50b3010 	str	r3, [fp, #-16]
    b278:	e55b2028 	ldrb	r2, [fp, #-40]
    b27c:	e51b3010 	ldr	r3, [fp, #-16]
    b280:	e1520003 	cmp	r2, r3
    b284:	caffffea 	bgt	b234 <uBloxSendMessage+0x104>
    b288:	e24b3014 	sub	r3, fp, #20	; 0x14
    b28c:	e1a00003 	mov	r0, r3
    b290:	e3a01002 	mov	r1, #2	; 0x2
    b294:	ebffe833 	bl	5368 <UART1_send>
    b298:	e24b301c 	sub	r3, fp, #28	; 0x1c
    b29c:	e1a00003 	mov	r0, r3
    b2a0:	e3a01001 	mov	r1, #1	; 0x1
    b2a4:	ebffe82f 	bl	5368 <UART1_send>
    b2a8:	e24b3020 	sub	r3, fp, #32	; 0x20
    b2ac:	e1a00003 	mov	r0, r3
    b2b0:	e3a01001 	mov	r1, #1	; 0x1
    b2b4:	ebffe82b 	bl	5368 <UART1_send>
    b2b8:	e55b3028 	ldrb	r3, [fp, #-40]
    b2bc:	e54b3015 	strb	r3, [fp, #-21]
    b2c0:	e24b3015 	sub	r3, fp, #21	; 0x15
    b2c4:	e1a00003 	mov	r0, r3
    b2c8:	e3a01001 	mov	r1, #1	; 0x1
    b2cc:	ebffe825 	bl	5368 <UART1_send>
    b2d0:	e55b3028 	ldrb	r3, [fp, #-40]
    b2d4:	e1a03443 	mov	r3, r3, asr #8
    b2d8:	e20330ff 	and	r3, r3, #255	; 0xff
    b2dc:	e54b3015 	strb	r3, [fp, #-21]
    b2e0:	e24b3015 	sub	r3, fp, #21	; 0x15
    b2e4:	e1a00003 	mov	r0, r3
    b2e8:	e3a01001 	mov	r1, #1	; 0x1
    b2ec:	ebffe81d 	bl	5368 <UART1_send>
    b2f0:	e55b3028 	ldrb	r3, [fp, #-40]
    b2f4:	e51b0024 	ldr	r0, [fp, #-36]
    b2f8:	e1a01003 	mov	r1, r3
    b2fc:	ebffe819 	bl	5368 <UART1_send>
    b300:	e24b3011 	sub	r3, fp, #17	; 0x11
    b304:	e1a00003 	mov	r0, r3
    b308:	e3a01001 	mov	r1, #1	; 0x1
    b30c:	ebffe815 	bl	5368 <UART1_send>
    b310:	e24b3012 	sub	r3, fp, #18	; 0x12
    b314:	e1a00003 	mov	r0, r3
    b318:	e3a01001 	mov	r1, #1	; 0x1
    b31c:	ebffe811 	bl	5368 <UART1_send>
    b320:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    b324:	e2833801 	add	r3, r3, #65536	; 0x10000
    b328:	e2833014 	add	r3, r3, #20	; 0x14
    b32c:	e5933000 	ldr	r3, [r3]
    b330:	e2033040 	and	r3, r3, #64	; 0x40
    b334:	e3530000 	cmp	r3, #0	; 0x0
    b338:	0afffff8 	beq	b320 <uBloxSendMessage+0x1f0>
    b33c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b340:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b344:	e12fff1e 	bx	lr

0000b348 <pollMessageRate>:
    b348:	e1a0c00d 	mov	ip, sp
    b34c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b350:	e24cb004 	sub	fp, ip, #4	; 0x4
    b354:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b358:	e1a03000 	mov	r3, r0
    b35c:	e1a02001 	mov	r2, r1
    b360:	e54b3014 	strb	r3, [fp, #-20]
    b364:	e1a03002 	mov	r3, r2
    b368:	e54b3018 	strb	r3, [fp, #-24]
    b36c:	e55b3014 	ldrb	r3, [fp, #-20]
    b370:	e54b300e 	strb	r3, [fp, #-14]
    b374:	e55b3018 	ldrb	r3, [fp, #-24]
    b378:	e54b300d 	strb	r3, [fp, #-13]
    b37c:	e24b300e 	sub	r3, fp, #14	; 0xe
    b380:	e3a00006 	mov	r0, #6	; 0x6
    b384:	e3a01001 	mov	r1, #1	; 0x1
    b388:	e1a02003 	mov	r2, r3
    b38c:	e3a03002 	mov	r3, #2	; 0x2
    b390:	ebffff66 	bl	b130 <uBloxSendMessage>
    b394:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b398:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b39c:	e12fff1e 	bx	lr

0000b3a0 <setMessageRate>:
    b3a0:	e1a0c00d 	mov	ip, sp
    b3a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b3a8:	e24cb004 	sub	fp, ip, #4	; 0x4
    b3ac:	e24dd010 	sub	sp, sp, #16	; 0x10
    b3b0:	e1a03000 	mov	r3, r0
    b3b4:	e54b3014 	strb	r3, [fp, #-20]
    b3b8:	e1a03001 	mov	r3, r1
    b3bc:	e54b3018 	strb	r3, [fp, #-24]
    b3c0:	e1a03002 	mov	r3, r2
    b3c4:	e54b301c 	strb	r3, [fp, #-28]
    b3c8:	e55b3014 	ldrb	r3, [fp, #-20]
    b3cc:	e54b300f 	strb	r3, [fp, #-15]
    b3d0:	e55b3018 	ldrb	r3, [fp, #-24]
    b3d4:	e54b300e 	strb	r3, [fp, #-14]
    b3d8:	e55b301c 	ldrb	r3, [fp, #-28]
    b3dc:	e54b300d 	strb	r3, [fp, #-13]
    b3e0:	e24b300f 	sub	r3, fp, #15	; 0xf
    b3e4:	e3a00006 	mov	r0, #6	; 0x6
    b3e8:	e3a01001 	mov	r1, #1	; 0x1
    b3ec:	e1a02003 	mov	r2, r3
    b3f0:	e3a03003 	mov	r3, #3	; 0x3
    b3f4:	ebffff4d 	bl	b130 <uBloxSendMessage>
    b3f8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b3fc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b400:	e12fff1e 	bx	lr

0000b404 <uBloxResetConfiguration>:
    b404:	e1a0c00d 	mov	ip, sp
    b408:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b40c:	e24cb004 	sub	fp, ip, #4	; 0x4
    b410:	e24dd010 	sub	sp, sp, #16	; 0x10
    b414:	e3e03000 	mvn	r3, #0	; 0x0
    b418:	e54b3019 	strb	r3, [fp, #-25]
    b41c:	e3e03000 	mvn	r3, #0	; 0x0
    b420:	e54b3018 	strb	r3, [fp, #-24]
    b424:	e3a03000 	mov	r3, #0	; 0x0
    b428:	e54b3017 	strb	r3, [fp, #-23]
    b42c:	e3a03000 	mov	r3, #0	; 0x0
    b430:	e54b3016 	strb	r3, [fp, #-22]
    b434:	e3e03000 	mvn	r3, #0	; 0x0
    b438:	e54b3011 	strb	r3, [fp, #-17]
    b43c:	e3e03000 	mvn	r3, #0	; 0x0
    b440:	e54b3010 	strb	r3, [fp, #-16]
    b444:	e3a03000 	mov	r3, #0	; 0x0
    b448:	e54b300f 	strb	r3, [fp, #-15]
    b44c:	e3a03000 	mov	r3, #0	; 0x0
    b450:	e54b300e 	strb	r3, [fp, #-14]
    b454:	e3a03000 	mov	r3, #0	; 0x0
    b458:	e54b3015 	strb	r3, [fp, #-21]
    b45c:	e3a03000 	mov	r3, #0	; 0x0
    b460:	e54b3014 	strb	r3, [fp, #-20]
    b464:	e3a03000 	mov	r3, #0	; 0x0
    b468:	e54b3013 	strb	r3, [fp, #-19]
    b46c:	e3a03000 	mov	r3, #0	; 0x0
    b470:	e54b3012 	strb	r3, [fp, #-18]
    b474:	e3a03007 	mov	r3, #7	; 0x7
    b478:	e54b300d 	strb	r3, [fp, #-13]
    b47c:	e24b3019 	sub	r3, fp, #25	; 0x19
    b480:	e3a00006 	mov	r0, #6	; 0x6
    b484:	e3a01009 	mov	r1, #9	; 0x9
    b488:	e1a02003 	mov	r2, r3
    b48c:	e3a0300d 	mov	r3, #13	; 0xd
    b490:	ebffff26 	bl	b130 <uBloxSendMessage>
    b494:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b498:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b49c:	e12fff1e 	bx	lr

0000b4a0 <uBloxHandleMessage>:
    b4a0:	e1a0c00d 	mov	ip, sp
    b4a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b4a8:	e24cb004 	sub	fp, ip, #4	; 0x4
    b4ac:	e24dd034 	sub	sp, sp, #52	; 0x34
    b4b0:	e50b2034 	str	r2, [fp, #-52]
    b4b4:	e1a02003 	mov	r2, r3
    b4b8:	e1a03000 	mov	r3, r0
    b4bc:	e54b302c 	strb	r3, [fp, #-44]
    b4c0:	e1a03001 	mov	r3, r1
    b4c4:	e54b3030 	strb	r3, [fp, #-48]
    b4c8:	e14b23b8 	strh	r2, [fp, #-56]
    b4cc:	e59f3738 	ldr	r3, [pc, #1848]	; bc0c <uBloxHandleMessage+0x76c>
    b4d0:	e1d330b0 	ldrh	r3, [r3]
    b4d4:	e2833001 	add	r3, r3, #1	; 0x1
    b4d8:	e1a03803 	mov	r3, r3, lsl #16
    b4dc:	e1a02823 	mov	r2, r3, lsr #16
    b4e0:	e59f3724 	ldr	r3, [pc, #1828]	; bc0c <uBloxHandleMessage+0x76c>
    b4e4:	e1c320b0 	strh	r2, [r3]
    b4e8:	e55b102c 	ldrb	r1, [fp, #-44]
    b4ec:	e50b1040 	str	r1, [fp, #-64]
    b4f0:	e51b2040 	ldr	r2, [fp, #-64]
    b4f4:	e3520005 	cmp	r2, #5	; 0x5
    b4f8:	0a00014a 	beq	ba28 <uBloxHandleMessage+0x588>
    b4fc:	e51b3040 	ldr	r3, [fp, #-64]
    b500:	e353000a 	cmp	r3, #10	; 0xa
    b504:	0a00017b 	beq	baf8 <uBloxHandleMessage+0x658>
    b508:	e51b1040 	ldr	r1, [fp, #-64]
    b50c:	e3510001 	cmp	r1, #1	; 0x1
    b510:	0a000000 	beq	b518 <uBloxHandleMessage+0x78>
    b514:	ea0001b9 	b	bc00 <uBloxHandleMessage+0x760>
    b518:	e55b3030 	ldrb	r3, [fp, #-48]
    b51c:	e2433002 	sub	r3, r3, #2	; 0x2
    b520:	e353002e 	cmp	r3, #46	; 0x2e
    b524:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    b528:	ea0001b4 	b	bc00 <uBloxHandleMessage+0x760>
    b52c:	0000b5e8 	andeq	fp, r0, r8, ror #11
    b530:	0000b70c 	andeq	fp, r0, ip, lsl #14
    b534:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b538:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b53c:	0000b748 	andeq	fp, r0, r8, asr #14
    b540:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b544:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b548:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b54c:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b550:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b554:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b558:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b55c:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b560:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b564:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b568:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b56c:	0000b7d4 	ldreqd	fp, [r0], -r4
    b570:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b574:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b578:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b57c:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b580:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b584:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b588:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b58c:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b590:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b594:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b598:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b59c:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5a0:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5a4:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5a8:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5ac:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5b0:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5b4:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5b8:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5bc:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5c0:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5c4:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5c8:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5cc:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5d0:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5d4:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5d8:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5dc:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5e0:	0000bc00 	andeq	fp, r0, r0, lsl #24
    b5e4:	0000b9c8 	andeq	fp, r0, r8, asr #19
    b5e8:	e51b3034 	ldr	r3, [fp, #-52]
    b5ec:	e50b3028 	str	r3, [fp, #-40]
    b5f0:	e51b2028 	ldr	r2, [fp, #-40]
    b5f4:	e5d21008 	ldrb	r1, [r2, #8]
    b5f8:	e5d23009 	ldrb	r3, [r2, #9]
    b5fc:	e1a03403 	mov	r3, r3, lsl #8
    b600:	e1831001 	orr	r1, r3, r1
    b604:	e5d2300a 	ldrb	r3, [r2, #10]
    b608:	e1a03803 	mov	r3, r3, lsl #16
    b60c:	e1831001 	orr	r1, r3, r1
    b610:	e5d2300b 	ldrb	r3, [r2, #11]
    b614:	e1a03c03 	mov	r3, r3, lsl #24
    b618:	e1833001 	orr	r3, r3, r1
    b61c:	e1a02003 	mov	r2, r3
    b620:	e59f35e8 	ldr	r3, [pc, #1512]	; bc10 <uBloxHandleMessage+0x770>
    b624:	e5832000 	str	r2, [r3]
    b628:	e51b2028 	ldr	r2, [fp, #-40]
    b62c:	e5d21004 	ldrb	r1, [r2, #4]
    b630:	e5d23005 	ldrb	r3, [r2, #5]
    b634:	e1a03403 	mov	r3, r3, lsl #8
    b638:	e1831001 	orr	r1, r3, r1
    b63c:	e5d23006 	ldrb	r3, [r2, #6]
    b640:	e1a03803 	mov	r3, r3, lsl #16
    b644:	e1831001 	orr	r1, r3, r1
    b648:	e5d23007 	ldrb	r3, [r2, #7]
    b64c:	e1a03c03 	mov	r3, r3, lsl #24
    b650:	e1833001 	orr	r3, r3, r1
    b654:	e1a02003 	mov	r2, r3
    b658:	e59f35b0 	ldr	r3, [pc, #1456]	; bc10 <uBloxHandleMessage+0x770>
    b65c:	e5832004 	str	r2, [r3, #4]
    b660:	e51b2028 	ldr	r2, [fp, #-40]
    b664:	e5d2100c 	ldrb	r1, [r2, #12]
    b668:	e5d2300d 	ldrb	r3, [r2, #13]
    b66c:	e1a03403 	mov	r3, r3, lsl #8
    b670:	e1831001 	orr	r1, r3, r1
    b674:	e5d2300e 	ldrb	r3, [r2, #14]
    b678:	e1a03803 	mov	r3, r3, lsl #16
    b67c:	e1831001 	orr	r1, r3, r1
    b680:	e5d2300f 	ldrb	r3, [r2, #15]
    b684:	e1a03c03 	mov	r3, r3, lsl #24
    b688:	e1833001 	orr	r3, r3, r1
    b68c:	e1a02003 	mov	r2, r3
    b690:	e59f3578 	ldr	r3, [pc, #1400]	; bc10 <uBloxHandleMessage+0x770>
    b694:	e5832008 	str	r2, [r3, #8]
    b698:	e51b2028 	ldr	r2, [fp, #-40]
    b69c:	e5d21014 	ldrb	r1, [r2, #20]
    b6a0:	e5d23015 	ldrb	r3, [r2, #21]
    b6a4:	e1a03403 	mov	r3, r3, lsl #8
    b6a8:	e1831001 	orr	r1, r3, r1
    b6ac:	e5d23016 	ldrb	r3, [r2, #22]
    b6b0:	e1a03803 	mov	r3, r3, lsl #16
    b6b4:	e1831001 	orr	r1, r3, r1
    b6b8:	e5d23017 	ldrb	r3, [r2, #23]
    b6bc:	e1a03c03 	mov	r3, r3, lsl #24
    b6c0:	e1833001 	orr	r3, r3, r1
    b6c4:	e1a02003 	mov	r2, r3
    b6c8:	e59f3540 	ldr	r3, [pc, #1344]	; bc10 <uBloxHandleMessage+0x770>
    b6cc:	e5832018 	str	r2, [r3, #24]
    b6d0:	e51b2028 	ldr	r2, [fp, #-40]
    b6d4:	e5d21018 	ldrb	r1, [r2, #24]
    b6d8:	e5d23019 	ldrb	r3, [r2, #25]
    b6dc:	e1a03403 	mov	r3, r3, lsl #8
    b6e0:	e1831001 	orr	r1, r3, r1
    b6e4:	e5d2301a 	ldrb	r3, [r2, #26]
    b6e8:	e1a03803 	mov	r3, r3, lsl #16
    b6ec:	e1831001 	orr	r1, r3, r1
    b6f0:	e5d2301b 	ldrb	r3, [r2, #27]
    b6f4:	e1a03c03 	mov	r3, r3, lsl #24
    b6f8:	e1833001 	orr	r3, r3, r1
    b6fc:	e1a02003 	mov	r2, r3
    b700:	e59f3508 	ldr	r3, [pc, #1288]	; bc10 <uBloxHandleMessage+0x770>
    b704:	e583201c 	str	r2, [r3, #28]
    b708:	ea00013c 	b	bc00 <uBloxHandleMessage+0x760>
    b70c:	e51b3034 	ldr	r3, [fp, #-52]
    b710:	e50b3024 	str	r3, [fp, #-36]
    b714:	e51b3024 	ldr	r3, [fp, #-36]
    b718:	e5d33005 	ldrb	r3, [r3, #5]
    b71c:	e1a02403 	mov	r2, r3, lsl #8
    b720:	e51b3024 	ldr	r3, [fp, #-36]
    b724:	e5d33006 	ldrb	r3, [r3, #6]
    b728:	e1a03803 	mov	r3, r3, lsl #16
    b72c:	e1822003 	orr	r2, r2, r3
    b730:	e51b3024 	ldr	r3, [fp, #-36]
    b734:	e5d33004 	ldrb	r3, [r3, #4]
    b738:	e1822003 	orr	r2, r2, r3
    b73c:	e59f34cc 	ldr	r3, [pc, #1228]	; bc10 <uBloxHandleMessage+0x770>
    b740:	e5832028 	str	r2, [r3, #40]
    b744:	ea00012d 	b	bc00 <uBloxHandleMessage+0x760>
    b748:	e51b3034 	ldr	r3, [fp, #-52]
    b74c:	e50b3020 	str	r3, [fp, #-32]
    b750:	e51b3020 	ldr	r3, [fp, #-32]
    b754:	e5d32008 	ldrb	r2, [r3, #8]
    b758:	e5d33009 	ldrb	r3, [r3, #9]
    b75c:	e1a03403 	mov	r3, r3, lsl #8
    b760:	e1833002 	orr	r3, r3, r2
    b764:	e1a03803 	mov	r3, r3, lsl #16
    b768:	e1a03843 	mov	r3, r3, asr #16
    b76c:	e1a03803 	mov	r3, r3, lsl #16
    b770:	e1a03823 	mov	r3, r3, lsr #16
    b774:	e1a03803 	mov	r3, r3, lsl #16
    b778:	e1a02823 	mov	r2, r3, lsr #16
    b77c:	e59f3490 	ldr	r3, [pc, #1168]	; bc14 <uBloxHandleMessage+0x774>
    b780:	e1c320b4 	strh	r2, [r3, #4]
    b784:	e51b2020 	ldr	r2, [fp, #-32]
    b788:	e5d21000 	ldrb	r1, [r2]
    b78c:	e5d23001 	ldrb	r3, [r2, #1]
    b790:	e1a03403 	mov	r3, r3, lsl #8
    b794:	e1831001 	orr	r1, r3, r1
    b798:	e5d23002 	ldrb	r3, [r2, #2]
    b79c:	e1a03803 	mov	r3, r3, lsl #16
    b7a0:	e1831001 	orr	r1, r3, r1
    b7a4:	e5d23003 	ldrb	r3, [r2, #3]
    b7a8:	e1a03c03 	mov	r3, r3, lsl #24
    b7ac:	e1833001 	orr	r3, r3, r1
    b7b0:	e1a02003 	mov	r2, r3
    b7b4:	e59f3458 	ldr	r3, [pc, #1112]	; bc14 <uBloxHandleMessage+0x774>
    b7b8:	e5832000 	str	r2, [r3]
    b7bc:	e51b3020 	ldr	r3, [fp, #-32]
    b7c0:	e5d3302f 	ldrb	r3, [r3, #47]
    b7c4:	e1a02003 	mov	r2, r3
    b7c8:	e59f3440 	ldr	r3, [pc, #1088]	; bc10 <uBloxHandleMessage+0x770>
    b7cc:	e5832024 	str	r2, [r3, #36]
    b7d0:	ea00010a 	b	bc00 <uBloxHandleMessage+0x760>
    b7d4:	e51b3034 	ldr	r3, [fp, #-52]
    b7d8:	e50b301c 	str	r3, [fp, #-28]
    b7dc:	e51b201c 	ldr	r2, [fp, #-28]
    b7e0:	e5d21008 	ldrb	r1, [r2, #8]
    b7e4:	e5d23009 	ldrb	r3, [r2, #9]
    b7e8:	e1a03403 	mov	r3, r3, lsl #8
    b7ec:	e1831001 	orr	r1, r3, r1
    b7f0:	e5d2300a 	ldrb	r3, [r2, #10]
    b7f4:	e1a03803 	mov	r3, r3, lsl #16
    b7f8:	e1831001 	orr	r1, r3, r1
    b7fc:	e5d2300b 	ldrb	r3, [r2, #11]
    b800:	e1a03c03 	mov	r3, r3, lsl #24
    b804:	e1833001 	orr	r3, r3, r1
    b808:	e1a02003 	mov	r2, r3
    b80c:	e1a03002 	mov	r3, r2
    b810:	e1a03103 	mov	r3, r3, lsl #2
    b814:	e0833002 	add	r3, r3, r2
    b818:	e1a03083 	mov	r3, r3, lsl #1
    b81c:	e1a02003 	mov	r2, r3
    b820:	e59f33e8 	ldr	r3, [pc, #1000]	; bc10 <uBloxHandleMessage+0x770>
    b824:	e583200c 	str	r2, [r3, #12]
    b828:	e51b201c 	ldr	r2, [fp, #-28]
    b82c:	e5d21004 	ldrb	r1, [r2, #4]
    b830:	e5d23005 	ldrb	r3, [r2, #5]
    b834:	e1a03403 	mov	r3, r3, lsl #8
    b838:	e1831001 	orr	r1, r3, r1
    b83c:	e5d23006 	ldrb	r3, [r2, #6]
    b840:	e1a03803 	mov	r3, r3, lsl #16
    b844:	e1831001 	orr	r1, r3, r1
    b848:	e5d23007 	ldrb	r3, [r2, #7]
    b84c:	e1a03c03 	mov	r3, r3, lsl #24
    b850:	e1833001 	orr	r3, r3, r1
    b854:	e1a02003 	mov	r2, r3
    b858:	e1a03002 	mov	r3, r2
    b85c:	e1a03103 	mov	r3, r3, lsl #2
    b860:	e0833002 	add	r3, r3, r2
    b864:	e1a03083 	mov	r3, r3, lsl #1
    b868:	e1a02003 	mov	r2, r3
    b86c:	e59f339c 	ldr	r3, [pc, #924]	; bc10 <uBloxHandleMessage+0x770>
    b870:	e5832010 	str	r2, [r3, #16]
    b874:	e51b201c 	ldr	r2, [fp, #-28]
    b878:	e5d2101c 	ldrb	r1, [r2, #28]
    b87c:	e5d2301d 	ldrb	r3, [r2, #29]
    b880:	e1a03403 	mov	r3, r3, lsl #8
    b884:	e1831001 	orr	r1, r3, r1
    b888:	e5d2301e 	ldrb	r3, [r2, #30]
    b88c:	e1a03803 	mov	r3, r3, lsl #16
    b890:	e1831001 	orr	r1, r3, r1
    b894:	e5d2301f 	ldrb	r3, [r2, #31]
    b898:	e1a03c03 	mov	r3, r3, lsl #24
    b89c:	e1833001 	orr	r3, r3, r1
    b8a0:	e1a02003 	mov	r2, r3
    b8a4:	e1a03002 	mov	r3, r2
    b8a8:	e1a03103 	mov	r3, r3, lsl #2
    b8ac:	e0833002 	add	r3, r3, r2
    b8b0:	e1a03083 	mov	r3, r3, lsl #1
    b8b4:	e1a02003 	mov	r2, r3
    b8b8:	e59f3350 	ldr	r3, [pc, #848]	; bc10 <uBloxHandleMessage+0x770>
    b8bc:	e5832020 	str	r2, [r3, #32]
    b8c0:	e51b201c 	ldr	r2, [fp, #-28]
    b8c4:	e5d21018 	ldrb	r1, [r2, #24]
    b8c8:	e5d23019 	ldrb	r3, [r2, #25]
    b8cc:	e1a03403 	mov	r3, r3, lsl #8
    b8d0:	e1831001 	orr	r1, r3, r1
    b8d4:	e5d2301a 	ldrb	r3, [r2, #26]
    b8d8:	e1a03803 	mov	r3, r3, lsl #16
    b8dc:	e1831001 	orr	r1, r3, r1
    b8e0:	e5d2301b 	ldrb	r3, [r2, #27]
    b8e4:	e1a03c03 	mov	r3, r3, lsl #24
    b8e8:	e1833001 	orr	r3, r3, r1
    b8ec:	e1a01003 	mov	r1, r3
    b8f0:	e59f3320 	ldr	r3, [pc, #800]	; bc18 <uBloxHandleMessage+0x778>
    b8f4:	e0c32391 	smull	r2, r3, r1, r3
    b8f8:	e1a022c3 	mov	r2, r3, asr #5
    b8fc:	e1a03fc1 	mov	r3, r1, asr #31
    b900:	e0632002 	rsb	r2, r3, r2
    b904:	e59f3304 	ldr	r3, [pc, #772]	; bc10 <uBloxHandleMessage+0x770>
    b908:	e5832014 	str	r2, [r3, #20]
    b90c:	e59f3308 	ldr	r3, [pc, #776]	; bc1c <uBloxHandleMessage+0x77c>
    b910:	e5933000 	ldr	r3, [r3]
    b914:	e1a03083 	mov	r3, r3, lsl #1
    b918:	e1a00003 	mov	r0, r3
    b91c:	e51b201c 	ldr	r2, [fp, #-28]
    b920:	e5d2101c 	ldrb	r1, [r2, #28]
    b924:	e5d2301d 	ldrb	r3, [r2, #29]
    b928:	e1a03403 	mov	r3, r3, lsl #8
    b92c:	e1831001 	orr	r1, r3, r1
    b930:	e5d2301e 	ldrb	r3, [r2, #30]
    b934:	e1a03803 	mov	r3, r3, lsl #16
    b938:	e1831001 	orr	r1, r3, r1
    b93c:	e5d2301f 	ldrb	r3, [r2, #31]
    b940:	e1a03c03 	mov	r3, r3, lsl #24
    b944:	e1833001 	orr	r3, r3, r1
    b948:	e0802003 	add	r2, r0, r3
    b94c:	e59f32cc 	ldr	r3, [pc, #716]	; bc20 <uBloxHandleMessage+0x780>
    b950:	e0831392 	umull	r1, r3, r2, r3
    b954:	e1a030a3 	mov	r3, r3, lsr #1
    b958:	e1a02003 	mov	r2, r3
    b95c:	e59f32b8 	ldr	r3, [pc, #696]	; bc1c <uBloxHandleMessage+0x77c>
    b960:	e5832000 	str	r2, [r3]
    b964:	e59f32a4 	ldr	r3, [pc, #676]	; bc10 <uBloxHandleMessage+0x770>
    b968:	e5932018 	ldr	r2, [r3, #24]
    b96c:	e3a03dea 	mov	r3, #14976	; 0x3a80
    b970:	e2833018 	add	r3, r3, #24	; 0x18
    b974:	e1520003 	cmp	r2, r3
    b978:	8a000003 	bhi	b98c <uBloxHandleMessage+0x4ec>
    b97c:	e59f3298 	ldr	r3, [pc, #664]	; bc1c <uBloxHandleMessage+0x77c>
    b980:	e5933000 	ldr	r3, [r3]
    b984:	e35300e6 	cmp	r3, #230	; 0xe6
    b988:	da000004 	ble	b9a0 <uBloxHandleMessage+0x500>
    b98c:	e59f327c 	ldr	r3, [pc, #636]	; bc10 <uBloxHandleMessage+0x770>
    b990:	e5933028 	ldr	r3, [r3, #40]
    b994:	e3c32003 	bic	r2, r3, #3	; 0x3
    b998:	e59f3270 	ldr	r3, [pc, #624]	; bc10 <uBloxHandleMessage+0x770>
    b99c:	e5832028 	str	r2, [r3, #40]
    b9a0:	e59f227c 	ldr	r2, [pc, #636]	; bc24 <uBloxHandleMessage+0x784>
    b9a4:	e3a03001 	mov	r3, #1	; 0x1
    b9a8:	e5823000 	str	r3, [r2]
    b9ac:	e59f2274 	ldr	r2, [pc, #628]	; bc28 <uBloxHandleMessage+0x788>
    b9b0:	e3a03001 	mov	r3, #1	; 0x1
    b9b4:	e5c23000 	strb	r3, [r2]
    b9b8:	e59f226c 	ldr	r2, [pc, #620]	; bc2c <uBloxHandleMessage+0x78c>
    b9bc:	e3a03000 	mov	r3, #0	; 0x0
    b9c0:	e5823000 	str	r3, [r2]
    b9c4:	ea00008d 	b	bc00 <uBloxHandleMessage+0x760>
    b9c8:	e51b3034 	ldr	r3, [fp, #-52]
    b9cc:	e50b3018 	str	r3, [fp, #-24]
    b9d0:	e51b3018 	ldr	r3, [fp, #-24]
    b9d4:	e5d33004 	ldrb	r3, [r3, #4]
    b9d8:	e3530010 	cmp	r3, #16	; 0x10
    b9dc:	8a000087 	bhi	bc00 <uBloxHandleMessage+0x760>
    b9e0:	e51b3034 	ldr	r3, [fp, #-52]
    b9e4:	e2830008 	add	r0, r3, #8	; 0x8
    b9e8:	e51b3018 	ldr	r3, [fp, #-24]
    b9ec:	e5d33004 	ldrb	r3, [r3, #4]
    b9f0:	e1a02003 	mov	r2, r3
    b9f4:	e1a03002 	mov	r3, r2
    b9f8:	e1a03083 	mov	r3, r3, lsl #1
    b9fc:	e0833002 	add	r3, r3, r2
    ba00:	e1a03103 	mov	r3, r3, lsl #2
    ba04:	e1a01003 	mov	r1, r3
    ba08:	e59f3220 	ldr	r3, [pc, #544]	; bc30 <uBloxHandleMessage+0x790>
    ba0c:	e1a02000 	mov	r2, r0
    ba10:	e1a0c001 	mov	ip, r1
    ba14:	e1a00003 	mov	r0, r3
    ba18:	e1a01002 	mov	r1, r2
    ba1c:	e1a0200c 	mov	r2, ip
    ba20:	eb000eb3 	bl	f4f4 <__memcpy_from_arm>
    ba24:	ea000075 	b	bc00 <uBloxHandleMessage+0x760>
    ba28:	e51b3034 	ldr	r3, [fp, #-52]
    ba2c:	e5d33000 	ldrb	r3, [r3]
    ba30:	e59f21fc 	ldr	r2, [pc, #508]	; bc34 <uBloxHandleMessage+0x794>
    ba34:	e5c23000 	strb	r3, [r2]
    ba38:	e51b3034 	ldr	r3, [fp, #-52]
    ba3c:	e2833001 	add	r3, r3, #1	; 0x1
    ba40:	e5d33000 	ldrb	r3, [r3]
    ba44:	e59f21ec 	ldr	r2, [pc, #492]	; bc38 <uBloxHandleMessage+0x798>
    ba48:	e5c23000 	strb	r3, [r2]
    ba4c:	e59f31e8 	ldr	r3, [pc, #488]	; bc3c <uBloxHandleMessage+0x79c>
    ba50:	e5d33000 	ldrb	r3, [r3]
    ba54:	e20330ff 	and	r3, r3, #255	; 0xff
    ba58:	e3530000 	cmp	r3, #0	; 0x0
    ba5c:	0a00001d 	beq	bad8 <uBloxHandleMessage+0x638>
    ba60:	e59f31cc 	ldr	r3, [pc, #460]	; bc34 <uBloxHandleMessage+0x794>
    ba64:	e5d33000 	ldrb	r3, [r3]
    ba68:	e20330ff 	and	r3, r3, #255	; 0xff
    ba6c:	e3530006 	cmp	r3, #6	; 0x6
    ba70:	1a000018 	bne	bad8 <uBloxHandleMessage+0x638>
    ba74:	e59f31bc 	ldr	r3, [pc, #444]	; bc38 <uBloxHandleMessage+0x798>
    ba78:	e5d33000 	ldrb	r3, [r3]
    ba7c:	e20330ff 	and	r3, r3, #255	; 0xff
    ba80:	e3530024 	cmp	r3, #36	; 0x24
    ba84:	1a000013 	bne	bad8 <uBloxHandleMessage+0x638>
    ba88:	e59f21ac 	ldr	r2, [pc, #428]	; bc3c <uBloxHandleMessage+0x79c>
    ba8c:	e3a03000 	mov	r3, #0	; 0x0
    ba90:	e5c23000 	strb	r3, [r2]
    ba94:	e55b3030 	ldrb	r3, [fp, #-48]
    ba98:	e3530001 	cmp	r3, #1	; 0x1
    ba9c:	1a000006 	bne	babc <uBloxHandleMessage+0x61c>
    baa0:	e59f2198 	ldr	r2, [pc, #408]	; bc40 <uBloxHandleMessage+0x7a0>
    baa4:	e3a03002 	mov	r3, #2	; 0x2
    baa8:	e5c23000 	strb	r3, [r2]
    baac:	e59f2190 	ldr	r2, [pc, #400]	; bc44 <uBloxHandleMessage+0x7a4>
    bab0:	e59f3190 	ldr	r3, [pc, #400]	; bc48 <uBloxHandleMessage+0x7a8>
    bab4:	e5823000 	str	r3, [r2]
    bab8:	ea000050 	b	bc00 <uBloxHandleMessage+0x760>
    babc:	e59f217c 	ldr	r2, [pc, #380]	; bc40 <uBloxHandleMessage+0x7a0>
    bac0:	e3a03001 	mov	r3, #1	; 0x1
    bac4:	e5c23000 	strb	r3, [r2]
    bac8:	e59f2174 	ldr	r2, [pc, #372]	; bc44 <uBloxHandleMessage+0x7a4>
    bacc:	e59f3178 	ldr	r3, [pc, #376]	; bc4c <uBloxHandleMessage+0x7ac>
    bad0:	e5823000 	str	r3, [r2]
    bad4:	ea000049 	b	bc00 <uBloxHandleMessage+0x760>
    bad8:	e55b3030 	ldrb	r3, [fp, #-48]
    badc:	e3530001 	cmp	r3, #1	; 0x1
    bae0:	0a000000 	beq	bae8 <uBloxHandleMessage+0x648>
    bae4:	ea000045 	b	bc00 <uBloxHandleMessage+0x760>
    bae8:	e59f3160 	ldr	r3, [pc, #352]	; bc50 <uBloxHandleMessage+0x7b0>
    baec:	e3a02001 	mov	r2, #1	; 0x1
    baf0:	e5c32000 	strb	r2, [r3]
    baf4:	ea000041 	b	bc00 <uBloxHandleMessage+0x760>
    baf8:	e55b2030 	ldrb	r2, [fp, #-48]
    bafc:	e50b203c 	str	r2, [fp, #-60]
    bb00:	e51b303c 	ldr	r3, [fp, #-60]
    bb04:	e3530001 	cmp	r3, #1	; 0x1
    bb08:	0a000003 	beq	bb1c <uBloxHandleMessage+0x67c>
    bb0c:	e51b103c 	ldr	r1, [fp, #-60]
    bb10:	e3510009 	cmp	r1, #9	; 0x9
    bb14:	0a000003 	beq	bb28 <uBloxHandleMessage+0x688>
    bb18:	ea000038 	b	bc00 <uBloxHandleMessage+0x760>
    bb1c:	e51b3034 	ldr	r3, [fp, #-52]
    bb20:	e50b3010 	str	r3, [fp, #-16]
    bb24:	ea000035 	b	bc00 <uBloxHandleMessage+0x760>
    bb28:	e51b3034 	ldr	r3, [fp, #-52]
    bb2c:	e50b3014 	str	r3, [fp, #-20]
    bb30:	e51b3014 	ldr	r3, [fp, #-20]
    bb34:	e5d33014 	ldrb	r3, [r3, #20]
    bb38:	e59f2114 	ldr	r2, [pc, #276]	; bc54 <uBloxHandleMessage+0x7b4>
    bb3c:	e5c23000 	strb	r3, [r2]
    bb40:	e51b3014 	ldr	r3, [fp, #-20]
    bb44:	e5d33015 	ldrb	r3, [r3, #21]
    bb48:	e59f2104 	ldr	r2, [pc, #260]	; bc54 <uBloxHandleMessage+0x7b4>
    bb4c:	e5c23001 	strb	r3, [r2, #1]
    bb50:	e51b3014 	ldr	r3, [fp, #-20]
    bb54:	e5d32012 	ldrb	r2, [r3, #18]
    bb58:	e5d33013 	ldrb	r3, [r3, #19]
    bb5c:	e1a03403 	mov	r3, r3, lsl #8
    bb60:	e1833002 	orr	r3, r3, r2
    bb64:	e1a03803 	mov	r3, r3, lsl #16
    bb68:	e1a00823 	mov	r0, r3, lsr #16
    bb6c:	e59fc0e0 	ldr	ip, [pc, #224]	; bc54 <uBloxHandleMessage+0x7b4>
    bb70:	e20010ff 	and	r1, r0, #255	; 0xff
    bb74:	e3a03000 	mov	r3, #0	; 0x0
    bb78:	e1a02003 	mov	r2, r3
    bb7c:	e1a03001 	mov	r3, r1
    bb80:	e1823003 	orr	r3, r2, r3
    bb84:	e5cc3002 	strb	r3, [ip, #2]
    bb88:	e1a03420 	mov	r3, r0, lsr #8
    bb8c:	e1a03803 	mov	r3, r3, lsl #16
    bb90:	e1a01823 	mov	r1, r3, lsr #16
    bb94:	e3a03000 	mov	r3, #0	; 0x0
    bb98:	e1a02003 	mov	r2, r3
    bb9c:	e1a03001 	mov	r3, r1
    bba0:	e1823003 	orr	r3, r2, r3
    bba4:	e5cc3003 	strb	r3, [ip, #3]
    bba8:	e51b3014 	ldr	r3, [fp, #-20]
    bbac:	e5d32010 	ldrb	r2, [r3, #16]
    bbb0:	e5d33011 	ldrb	r3, [r3, #17]
    bbb4:	e1a03403 	mov	r3, r3, lsl #8
    bbb8:	e1833002 	orr	r3, r3, r2
    bbbc:	e1a03803 	mov	r3, r3, lsl #16
    bbc0:	e1a00823 	mov	r0, r3, lsr #16
    bbc4:	e59fc088 	ldr	ip, [pc, #136]	; bc54 <uBloxHandleMessage+0x7b4>
    bbc8:	e20010ff 	and	r1, r0, #255	; 0xff
    bbcc:	e3a03000 	mov	r3, #0	; 0x0
    bbd0:	e1a02003 	mov	r2, r3
    bbd4:	e1a03001 	mov	r3, r1
    bbd8:	e1823003 	orr	r3, r2, r3
    bbdc:	e5cc3004 	strb	r3, [ip, #4]
    bbe0:	e1a03420 	mov	r3, r0, lsr #8
    bbe4:	e1a03803 	mov	r3, r3, lsl #16
    bbe8:	e1a01823 	mov	r1, r3, lsr #16
    bbec:	e3a03000 	mov	r3, #0	; 0x0
    bbf0:	e1a02003 	mov	r2, r3
    bbf4:	e1a03001 	mov	r3, r1
    bbf8:	e1823003 	orr	r3, r2, r3
    bbfc:	e5cc3005 	strb	r3, [ip, #5]
    bc00:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bc04:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bc08:	e12fff1e 	bx	lr
    bc0c:	40001a1a 	andmi	r1, r0, sl, lsl sl
    bc10:	40001ae4 	andmi	r1, r0, r4, ror #21
    bc14:	40001d54 	andmi	r1, r0, r4, asr sp
    bc18:	51eb851f 	mvnpl	r8, pc, lsl r5
    bc1c:	40001a20 	andmi	r1, r0, r0, lsr #20
    bc20:	aaaaaaab 	bge	feab66d4 <VPBDIV+0x1e8ba5d4>
    bc24:	40000980 	andmi	r0, r0, r0, lsl #19
    bc28:	4000055c 	andmi	r0, r0, ip, asr r5
    bc2c:	40000a58 	andmi	r0, r0, r8, asr sl
    bc30:	400023e4 	andmi	r2, r0, r4, ror #7
    bc34:	40001a15 	andmi	r1, r0, r5, lsl sl
    bc38:	40001a16 	andmi	r1, r0, r6, lsl sl
    bc3c:	40001a18 	andmi	r1, r0, r8, lsl sl
    bc40:	40001a1c 	andmi	r1, r0, ip, lsl sl
    bc44:	400024a8 	andmi	r2, r0, r8, lsr #9
    bc48:	0000f5ec 	andeq	pc, r0, ip, ror #11
    bc4c:	0000f5f2 	streqd	pc, [r0], -r2
    bc50:	40001a14 	andmi	r1, r0, r4, lsl sl
    bc54:	400024ac 	andmi	r2, r0, ip, lsr #9

0000bc58 <uBloxReceiveHandler>:
    bc58:	e1a0c00d 	mov	ip, sp
    bc5c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bc60:	e24cb004 	sub	fp, ip, #4	; 0x4
    bc64:	e24dd004 	sub	sp, sp, #4	; 0x4
    bc68:	e1a03000 	mov	r3, r0
    bc6c:	e54b3010 	strb	r3, [fp, #-16]
    bc70:	e59f3670 	ldr	r3, [pc, #1648]	; c2e8 <uBloxReceiveHandler+0x690>
    bc74:	e5d3200a 	ldrb	r2, [r3, #10]
    bc78:	e5d3300b 	ldrb	r3, [r3, #11]
    bc7c:	e1a03403 	mov	r3, r3, lsl #8
    bc80:	e1833002 	orr	r3, r3, r2
    bc84:	e1a03803 	mov	r3, r3, lsl #16
    bc88:	e1a03823 	mov	r3, r3, lsr #16
    bc8c:	e2833001 	add	r3, r3, #1	; 0x1
    bc90:	e1a03803 	mov	r3, r3, lsl #16
    bc94:	e1a00823 	mov	r0, r3, lsr #16
    bc98:	e59fc648 	ldr	ip, [pc, #1608]	; c2e8 <uBloxReceiveHandler+0x690>
    bc9c:	e20010ff 	and	r1, r0, #255	; 0xff
    bca0:	e3a03000 	mov	r3, #0	; 0x0
    bca4:	e1a02003 	mov	r2, r3
    bca8:	e1a03001 	mov	r3, r1
    bcac:	e1823003 	orr	r3, r2, r3
    bcb0:	e5cc300a 	strb	r3, [ip, #10]
    bcb4:	e1a03420 	mov	r3, r0, lsr #8
    bcb8:	e1a03803 	mov	r3, r3, lsl #16
    bcbc:	e1a01823 	mov	r1, r3, lsr #16
    bcc0:	e3a03000 	mov	r3, #0	; 0x0
    bcc4:	e1a02003 	mov	r2, r3
    bcc8:	e1a03001 	mov	r3, r1
    bccc:	e1823003 	orr	r3, r2, r3
    bcd0:	e5cc300b 	strb	r3, [ip, #11]
    bcd4:	e59f3610 	ldr	r3, [pc, #1552]	; c2ec <uBloxReceiveHandler+0x694>
    bcd8:	e5d33000 	ldrb	r3, [r3]
    bcdc:	e3530009 	cmp	r3, #9	; 0x9
    bce0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    bce4:	ea000179 	b	c2d0 <uBloxReceiveHandler+0x678>
    bce8:	0000bd10 	andeq	fp, r0, r0, lsl sp
    bcec:	0000bd2c 	andeq	fp, r0, ip, lsr #26
    bcf0:	0000bdd4 	ldreqd	fp, [r0], -r4
    bcf4:	0000be2c 	andeq	fp, r0, ip, lsr #28
    bcf8:	0000be84 	andeq	fp, r0, r4, lsl #29
    bcfc:	0000bedc 	ldreqd	fp, [r0], -ip
    bd00:	0000c008 	andeq	ip, r0, r8
    bd04:	0000c0b8 	streqh	ip, [r0], -r8
    bd08:	0000c0d4 	ldreqd	ip, [r0], -r4
    bd0c:	0000c1b4 	streqh	ip, [r0], -r4
    bd10:	e55b3010 	ldrb	r3, [fp, #-16]
    bd14:	e35300b5 	cmp	r3, #181	; 0xb5
    bd18:	1a00016f 	bne	c2dc <uBloxReceiveHandler+0x684>
    bd1c:	e59f35c8 	ldr	r3, [pc, #1480]	; c2ec <uBloxReceiveHandler+0x694>
    bd20:	e3a02001 	mov	r2, #1	; 0x1
    bd24:	e5c32000 	strb	r2, [r3]
    bd28:	ea00016b 	b	c2dc <uBloxReceiveHandler+0x684>
    bd2c:	e55b3010 	ldrb	r3, [fp, #-16]
    bd30:	e3530062 	cmp	r3, #98	; 0x62
    bd34:	1a000022 	bne	bdc4 <uBloxReceiveHandler+0x16c>
    bd38:	e59f25ac 	ldr	r2, [pc, #1452]	; c2ec <uBloxReceiveHandler+0x694>
    bd3c:	e3a03002 	mov	r3, #2	; 0x2
    bd40:	e5c23000 	strb	r3, [r2]
    bd44:	e59f25a4 	ldr	r2, [pc, #1444]	; c2f0 <uBloxReceiveHandler+0x698>
    bd48:	e3a03000 	mov	r3, #0	; 0x0
    bd4c:	e5c23000 	strb	r3, [r2]
    bd50:	e59f259c 	ldr	r2, [pc, #1436]	; c2f4 <uBloxReceiveHandler+0x69c>
    bd54:	e3a03000 	mov	r3, #0	; 0x0
    bd58:	e5c23000 	strb	r3, [r2]
    bd5c:	e59f3584 	ldr	r3, [pc, #1412]	; c2e8 <uBloxReceiveHandler+0x690>
    bd60:	e5d32008 	ldrb	r2, [r3, #8]
    bd64:	e5d33009 	ldrb	r3, [r3, #9]
    bd68:	e1a03403 	mov	r3, r3, lsl #8
    bd6c:	e1833002 	orr	r3, r3, r2
    bd70:	e1a03803 	mov	r3, r3, lsl #16
    bd74:	e1a03823 	mov	r3, r3, lsr #16
    bd78:	e2833001 	add	r3, r3, #1	; 0x1
    bd7c:	e1a03803 	mov	r3, r3, lsl #16
    bd80:	e1a00823 	mov	r0, r3, lsr #16
    bd84:	e59fc55c 	ldr	ip, [pc, #1372]	; c2e8 <uBloxReceiveHandler+0x690>
    bd88:	e20010ff 	and	r1, r0, #255	; 0xff
    bd8c:	e3a03000 	mov	r3, #0	; 0x0
    bd90:	e1a02003 	mov	r2, r3
    bd94:	e1a03001 	mov	r3, r1
    bd98:	e1823003 	orr	r3, r2, r3
    bd9c:	e5cc3008 	strb	r3, [ip, #8]
    bda0:	e1a03420 	mov	r3, r0, lsr #8
    bda4:	e1a03803 	mov	r3, r3, lsl #16
    bda8:	e1a01823 	mov	r1, r3, lsr #16
    bdac:	e3a03000 	mov	r3, #0	; 0x0
    bdb0:	e1a02003 	mov	r2, r3
    bdb4:	e1a03001 	mov	r3, r1
    bdb8:	e1823003 	orr	r3, r2, r3
    bdbc:	e5cc3009 	strb	r3, [ip, #9]
    bdc0:	ea000145 	b	c2dc <uBloxReceiveHandler+0x684>
    bdc4:	e59f3520 	ldr	r3, [pc, #1312]	; c2ec <uBloxReceiveHandler+0x694>
    bdc8:	e3a02000 	mov	r2, #0	; 0x0
    bdcc:	e5c32000 	strb	r2, [r3]
    bdd0:	ea000141 	b	c2dc <uBloxReceiveHandler+0x684>
    bdd4:	e59f251c 	ldr	r2, [pc, #1308]	; c2f8 <uBloxReceiveHandler+0x6a0>
    bdd8:	e55b3010 	ldrb	r3, [fp, #-16]
    bddc:	e5c23000 	strb	r3, [r2]
    bde0:	e59f2504 	ldr	r2, [pc, #1284]	; c2ec <uBloxReceiveHandler+0x694>
    bde4:	e3a03003 	mov	r3, #3	; 0x3
    bde8:	e5c23000 	strb	r3, [r2]
    bdec:	e59f34fc 	ldr	r3, [pc, #1276]	; c2f0 <uBloxReceiveHandler+0x698>
    bdf0:	e5d32000 	ldrb	r2, [r3]
    bdf4:	e55b3010 	ldrb	r3, [fp, #-16]
    bdf8:	e0823003 	add	r3, r2, r3
    bdfc:	e20330ff 	and	r3, r3, #255	; 0xff
    be00:	e59f24e8 	ldr	r2, [pc, #1256]	; c2f0 <uBloxReceiveHandler+0x698>
    be04:	e5c23000 	strb	r3, [r2]
    be08:	e59f34e4 	ldr	r3, [pc, #1252]	; c2f4 <uBloxReceiveHandler+0x69c>
    be0c:	e5d32000 	ldrb	r2, [r3]
    be10:	e59f34d8 	ldr	r3, [pc, #1240]	; c2f0 <uBloxReceiveHandler+0x698>
    be14:	e5d33000 	ldrb	r3, [r3]
    be18:	e0823003 	add	r3, r2, r3
    be1c:	e20330ff 	and	r3, r3, #255	; 0xff
    be20:	e59f24cc 	ldr	r2, [pc, #1228]	; c2f4 <uBloxReceiveHandler+0x69c>
    be24:	e5c23000 	strb	r3, [r2]
    be28:	ea00012b 	b	c2dc <uBloxReceiveHandler+0x684>
    be2c:	e59f24c8 	ldr	r2, [pc, #1224]	; c2fc <uBloxReceiveHandler+0x6a4>
    be30:	e55b3010 	ldrb	r3, [fp, #-16]
    be34:	e5c23000 	strb	r3, [r2]
    be38:	e59f24ac 	ldr	r2, [pc, #1196]	; c2ec <uBloxReceiveHandler+0x694>
    be3c:	e3a03004 	mov	r3, #4	; 0x4
    be40:	e5c23000 	strb	r3, [r2]
    be44:	e59f34a4 	ldr	r3, [pc, #1188]	; c2f0 <uBloxReceiveHandler+0x698>
    be48:	e5d32000 	ldrb	r2, [r3]
    be4c:	e55b3010 	ldrb	r3, [fp, #-16]
    be50:	e0823003 	add	r3, r2, r3
    be54:	e20330ff 	and	r3, r3, #255	; 0xff
    be58:	e59f2490 	ldr	r2, [pc, #1168]	; c2f0 <uBloxReceiveHandler+0x698>
    be5c:	e5c23000 	strb	r3, [r2]
    be60:	e59f348c 	ldr	r3, [pc, #1164]	; c2f4 <uBloxReceiveHandler+0x69c>
    be64:	e5d32000 	ldrb	r2, [r3]
    be68:	e59f3480 	ldr	r3, [pc, #1152]	; c2f0 <uBloxReceiveHandler+0x698>
    be6c:	e5d33000 	ldrb	r3, [r3]
    be70:	e0823003 	add	r3, r2, r3
    be74:	e20330ff 	and	r3, r3, #255	; 0xff
    be78:	e59f2474 	ldr	r2, [pc, #1140]	; c2f4 <uBloxReceiveHandler+0x69c>
    be7c:	e5c23000 	strb	r3, [r2]
    be80:	ea000115 	b	c2dc <uBloxReceiveHandler+0x684>
    be84:	e55b2010 	ldrb	r2, [fp, #-16]
    be88:	e59f3470 	ldr	r3, [pc, #1136]	; c300 <uBloxReceiveHandler+0x6a8>
    be8c:	e1c320b0 	strh	r2, [r3]
    be90:	e59f2454 	ldr	r2, [pc, #1108]	; c2ec <uBloxReceiveHandler+0x694>
    be94:	e3a03005 	mov	r3, #5	; 0x5
    be98:	e5c23000 	strb	r3, [r2]
    be9c:	e59f344c 	ldr	r3, [pc, #1100]	; c2f0 <uBloxReceiveHandler+0x698>
    bea0:	e5d32000 	ldrb	r2, [r3]
    bea4:	e55b3010 	ldrb	r3, [fp, #-16]
    bea8:	e0823003 	add	r3, r2, r3
    beac:	e20330ff 	and	r3, r3, #255	; 0xff
    beb0:	e59f2438 	ldr	r2, [pc, #1080]	; c2f0 <uBloxReceiveHandler+0x698>
    beb4:	e5c23000 	strb	r3, [r2]
    beb8:	e59f3434 	ldr	r3, [pc, #1076]	; c2f4 <uBloxReceiveHandler+0x69c>
    bebc:	e5d32000 	ldrb	r2, [r3]
    bec0:	e59f3428 	ldr	r3, [pc, #1064]	; c2f0 <uBloxReceiveHandler+0x698>
    bec4:	e5d33000 	ldrb	r3, [r3]
    bec8:	e0823003 	add	r3, r2, r3
    becc:	e20330ff 	and	r3, r3, #255	; 0xff
    bed0:	e59f241c 	ldr	r2, [pc, #1052]	; c2f4 <uBloxReceiveHandler+0x69c>
    bed4:	e5c23000 	strb	r3, [r2]
    bed8:	ea0000ff 	b	c2dc <uBloxReceiveHandler+0x684>
    bedc:	e55b3010 	ldrb	r3, [fp, #-16]
    bee0:	e1a03403 	mov	r3, r3, lsl #8
    bee4:	e1a03803 	mov	r3, r3, lsl #16
    bee8:	e1a02823 	mov	r2, r3, lsr #16
    beec:	e59f340c 	ldr	r3, [pc, #1036]	; c300 <uBloxReceiveHandler+0x6a8>
    bef0:	e1d330b0 	ldrh	r3, [r3]
    bef4:	e1823003 	orr	r3, r2, r3
    bef8:	e1a03803 	mov	r3, r3, lsl #16
    befc:	e1a03823 	mov	r3, r3, lsr #16
    bf00:	e1a03803 	mov	r3, r3, lsl #16
    bf04:	e1a02823 	mov	r2, r3, lsr #16
    bf08:	e59f33f0 	ldr	r3, [pc, #1008]	; c300 <uBloxReceiveHandler+0x6a8>
    bf0c:	e1c320b0 	strh	r2, [r3]
    bf10:	e59f23ec 	ldr	r2, [pc, #1004]	; c304 <uBloxReceiveHandler+0x6ac>
    bf14:	e3a03000 	mov	r3, #0	; 0x0
    bf18:	e1c230b0 	strh	r3, [r2]
    bf1c:	e59f33cc 	ldr	r3, [pc, #972]	; c2f0 <uBloxReceiveHandler+0x698>
    bf20:	e5d32000 	ldrb	r2, [r3]
    bf24:	e55b3010 	ldrb	r3, [fp, #-16]
    bf28:	e0823003 	add	r3, r2, r3
    bf2c:	e20330ff 	and	r3, r3, #255	; 0xff
    bf30:	e59f23b8 	ldr	r2, [pc, #952]	; c2f0 <uBloxReceiveHandler+0x698>
    bf34:	e5c23000 	strb	r3, [r2]
    bf38:	e59f33b4 	ldr	r3, [pc, #948]	; c2f4 <uBloxReceiveHandler+0x69c>
    bf3c:	e5d32000 	ldrb	r2, [r3]
    bf40:	e59f33a8 	ldr	r3, [pc, #936]	; c2f0 <uBloxReceiveHandler+0x698>
    bf44:	e5d33000 	ldrb	r3, [r3]
    bf48:	e0823003 	add	r3, r2, r3
    bf4c:	e20330ff 	and	r3, r3, #255	; 0xff
    bf50:	e59f239c 	ldr	r2, [pc, #924]	; c2f4 <uBloxReceiveHandler+0x69c>
    bf54:	e5c23000 	strb	r3, [r2]
    bf58:	e59f3398 	ldr	r3, [pc, #920]	; c2f8 <uBloxReceiveHandler+0x6a0>
    bf5c:	e5d33000 	ldrb	r3, [r3]
    bf60:	e3530002 	cmp	r3, #2	; 0x2
    bf64:	1a000015 	bne	bfc0 <uBloxReceiveHandler+0x368>
    bf68:	e59f338c 	ldr	r3, [pc, #908]	; c2fc <uBloxReceiveHandler+0x6a4>
    bf6c:	e5d33000 	ldrb	r3, [r3]
    bf70:	e3530010 	cmp	r3, #16	; 0x10
    bf74:	1a000011 	bne	bfc0 <uBloxReceiveHandler+0x368>
    bf78:	e59f3380 	ldr	r3, [pc, #896]	; c300 <uBloxReceiveHandler+0x6a8>
    bf7c:	e1d330b0 	ldrh	r3, [r3]
    bf80:	e3530f5e 	cmp	r3, #376	; 0x178
    bf84:	da000009 	ble	bfb0 <uBloxReceiveHandler+0x358>
    bf88:	e59f235c 	ldr	r2, [pc, #860]	; c2ec <uBloxReceiveHandler+0x694>
    bf8c:	e3a03000 	mov	r3, #0	; 0x0
    bf90:	e5c23000 	strb	r3, [r2]
    bf94:	e59f334c 	ldr	r3, [pc, #844]	; c2e8 <uBloxReceiveHandler+0x690>
    bf98:	e5d3300c 	ldrb	r3, [r3, #12]
    bf9c:	e2833001 	add	r3, r3, #1	; 0x1
    bfa0:	e20330ff 	and	r3, r3, #255	; 0xff
    bfa4:	e59f233c 	ldr	r2, [pc, #828]	; c2e8 <uBloxReceiveHandler+0x690>
    bfa8:	e5c2300c 	strb	r3, [r2, #12]
    bfac:	ea0000ca 	b	c2dc <uBloxReceiveHandler+0x684>
    bfb0:	e59f3334 	ldr	r3, [pc, #820]	; c2ec <uBloxReceiveHandler+0x694>
    bfb4:	e3a02009 	mov	r2, #9	; 0x9
    bfb8:	e5c32000 	strb	r2, [r3]
    bfbc:	ea0000c6 	b	c2dc <uBloxReceiveHandler+0x684>
    bfc0:	e59f3338 	ldr	r3, [pc, #824]	; c300 <uBloxReceiveHandler+0x6a8>
    bfc4:	e1d330b0 	ldrh	r3, [r3]
    bfc8:	e3530c01 	cmp	r3, #256	; 0x100
    bfcc:	9a000009 	bls	bff8 <uBloxReceiveHandler+0x3a0>
    bfd0:	e59f2314 	ldr	r2, [pc, #788]	; c2ec <uBloxReceiveHandler+0x694>
    bfd4:	e3a03000 	mov	r3, #0	; 0x0
    bfd8:	e5c23000 	strb	r3, [r2]
    bfdc:	e59f3304 	ldr	r3, [pc, #772]	; c2e8 <uBloxReceiveHandler+0x690>
    bfe0:	e5d3300c 	ldrb	r3, [r3, #12]
    bfe4:	e2833001 	add	r3, r3, #1	; 0x1
    bfe8:	e20330ff 	and	r3, r3, #255	; 0xff
    bfec:	e59f22f4 	ldr	r2, [pc, #756]	; c2e8 <uBloxReceiveHandler+0x690>
    bff0:	e5c2300c 	strb	r3, [r2, #12]
    bff4:	ea0000b8 	b	c2dc <uBloxReceiveHandler+0x684>
    bff8:	e59f32ec 	ldr	r3, [pc, #748]	; c2ec <uBloxReceiveHandler+0x694>
    bffc:	e3a02006 	mov	r2, #6	; 0x6
    c000:	e5c32000 	strb	r2, [r3]
    c004:	ea0000b4 	b	c2dc <uBloxReceiveHandler+0x684>
    c008:	e59f32e0 	ldr	r3, [pc, #736]	; c2f0 <uBloxReceiveHandler+0x698>
    c00c:	e5d32000 	ldrb	r2, [r3]
    c010:	e55b3010 	ldrb	r3, [fp, #-16]
    c014:	e0823003 	add	r3, r2, r3
    c018:	e20330ff 	and	r3, r3, #255	; 0xff
    c01c:	e59f22cc 	ldr	r2, [pc, #716]	; c2f0 <uBloxReceiveHandler+0x698>
    c020:	e5c23000 	strb	r3, [r2]
    c024:	e59f32c8 	ldr	r3, [pc, #712]	; c2f4 <uBloxReceiveHandler+0x69c>
    c028:	e5d32000 	ldrb	r2, [r3]
    c02c:	e59f32bc 	ldr	r3, [pc, #700]	; c2f0 <uBloxReceiveHandler+0x698>
    c030:	e5d33000 	ldrb	r3, [r3]
    c034:	e0823003 	add	r3, r2, r3
    c038:	e20330ff 	and	r3, r3, #255	; 0xff
    c03c:	e59f22b0 	ldr	r2, [pc, #688]	; c2f4 <uBloxReceiveHandler+0x69c>
    c040:	e5c23000 	strb	r3, [r2]
    c044:	e59f32b8 	ldr	r3, [pc, #696]	; c304 <uBloxReceiveHandler+0x6ac>
    c048:	e1d330b0 	ldrh	r3, [r3]
    c04c:	e35300ff 	cmp	r3, #255	; 0xff
    c050:	9a000003 	bls	c064 <uBloxReceiveHandler+0x40c>
    c054:	e59f3290 	ldr	r3, [pc, #656]	; c2ec <uBloxReceiveHandler+0x694>
    c058:	e3a02000 	mov	r2, #0	; 0x0
    c05c:	e5c32000 	strb	r2, [r3]
    c060:	ea00009d 	b	c2dc <uBloxReceiveHandler+0x684>
    c064:	e59f3298 	ldr	r3, [pc, #664]	; c304 <uBloxReceiveHandler+0x6ac>
    c068:	e1d310b0 	ldrh	r1, [r3]
    c06c:	e1a00001 	mov	r0, r1
    c070:	e59f2290 	ldr	r2, [pc, #656]	; c308 <uBloxReceiveHandler+0x6b0>
    c074:	e55b3010 	ldrb	r3, [fp, #-16]
    c078:	e7c23000 	strb	r3, [r2, r0]
    c07c:	e2813001 	add	r3, r1, #1	; 0x1
    c080:	e1a03803 	mov	r3, r3, lsl #16
    c084:	e1a02823 	mov	r2, r3, lsr #16
    c088:	e59f3274 	ldr	r3, [pc, #628]	; c304 <uBloxReceiveHandler+0x6ac>
    c08c:	e1c320b0 	strh	r2, [r3]
    c090:	e59f326c 	ldr	r3, [pc, #620]	; c304 <uBloxReceiveHandler+0x6ac>
    c094:	e1d320b0 	ldrh	r2, [r3]
    c098:	e59f3260 	ldr	r3, [pc, #608]	; c300 <uBloxReceiveHandler+0x6a8>
    c09c:	e1d330b0 	ldrh	r3, [r3]
    c0a0:	e1520003 	cmp	r2, r3
    c0a4:	1a00008c 	bne	c2dc <uBloxReceiveHandler+0x684>
    c0a8:	e59f323c 	ldr	r3, [pc, #572]	; c2ec <uBloxReceiveHandler+0x694>
    c0ac:	e3a02007 	mov	r2, #7	; 0x7
    c0b0:	e5c32000 	strb	r2, [r3]
    c0b4:	ea000088 	b	c2dc <uBloxReceiveHandler+0x684>
    c0b8:	e59f224c 	ldr	r2, [pc, #588]	; c30c <uBloxReceiveHandler+0x6b4>
    c0bc:	e55b3010 	ldrb	r3, [fp, #-16]
    c0c0:	e5c23000 	strb	r3, [r2]
    c0c4:	e59f2220 	ldr	r2, [pc, #544]	; c2ec <uBloxReceiveHandler+0x694>
    c0c8:	e3a03008 	mov	r3, #8	; 0x8
    c0cc:	e5c23000 	strb	r3, [r2]
    c0d0:	ea000081 	b	c2dc <uBloxReceiveHandler+0x684>
    c0d4:	e59f2234 	ldr	r2, [pc, #564]	; c310 <uBloxReceiveHandler+0x6b8>
    c0d8:	e55b3010 	ldrb	r3, [fp, #-16]
    c0dc:	e5c23000 	strb	r3, [r2]
    c0e0:	e59f3208 	ldr	r3, [pc, #520]	; c2f0 <uBloxReceiveHandler+0x698>
    c0e4:	e5d32000 	ldrb	r2, [r3]
    c0e8:	e59f321c 	ldr	r3, [pc, #540]	; c30c <uBloxReceiveHandler+0x6b4>
    c0ec:	e5d33000 	ldrb	r3, [r3]
    c0f0:	e1520003 	cmp	r2, r3
    c0f4:	1a00002a 	bne	c1a4 <uBloxReceiveHandler+0x54c>
    c0f8:	e59f31f4 	ldr	r3, [pc, #500]	; c2f4 <uBloxReceiveHandler+0x69c>
    c0fc:	e5d32000 	ldrb	r2, [r3]
    c100:	e59f3208 	ldr	r3, [pc, #520]	; c310 <uBloxReceiveHandler+0x6b8>
    c104:	e5d33000 	ldrb	r3, [r3]
    c108:	e1520003 	cmp	r2, r3
    c10c:	1a000024 	bne	c1a4 <uBloxReceiveHandler+0x54c>
    c110:	e59f31d0 	ldr	r3, [pc, #464]	; c2e8 <uBloxReceiveHandler+0x690>
    c114:	e5d32006 	ldrb	r2, [r3, #6]
    c118:	e5d33007 	ldrb	r3, [r3, #7]
    c11c:	e1a03403 	mov	r3, r3, lsl #8
    c120:	e1833002 	orr	r3, r3, r2
    c124:	e1a03803 	mov	r3, r3, lsl #16
    c128:	e1a03823 	mov	r3, r3, lsr #16
    c12c:	e2833001 	add	r3, r3, #1	; 0x1
    c130:	e1a03803 	mov	r3, r3, lsl #16
    c134:	e1a00823 	mov	r0, r3, lsr #16
    c138:	e59fc1a8 	ldr	ip, [pc, #424]	; c2e8 <uBloxReceiveHandler+0x690>
    c13c:	e20010ff 	and	r1, r0, #255	; 0xff
    c140:	e3a03000 	mov	r3, #0	; 0x0
    c144:	e1a02003 	mov	r2, r3
    c148:	e1a03001 	mov	r3, r1
    c14c:	e1823003 	orr	r3, r2, r3
    c150:	e5cc3006 	strb	r3, [ip, #6]
    c154:	e1a03420 	mov	r3, r0, lsr #8
    c158:	e1a03803 	mov	r3, r3, lsl #16
    c15c:	e1a01823 	mov	r1, r3, lsr #16
    c160:	e3a03000 	mov	r3, #0	; 0x0
    c164:	e1a02003 	mov	r2, r3
    c168:	e1a03001 	mov	r3, r1
    c16c:	e1823003 	orr	r3, r2, r3
    c170:	e5cc3007 	strb	r3, [ip, #7]
    c174:	e59f317c 	ldr	r3, [pc, #380]	; c2f8 <uBloxReceiveHandler+0x6a0>
    c178:	e5d33000 	ldrb	r3, [r3]
    c17c:	e1a01003 	mov	r1, r3
    c180:	e59f3174 	ldr	r3, [pc, #372]	; c2fc <uBloxReceiveHandler+0x6a4>
    c184:	e5d33000 	ldrb	r3, [r3]
    c188:	e1a02003 	mov	r2, r3
    c18c:	e59f316c 	ldr	r3, [pc, #364]	; c300 <uBloxReceiveHandler+0x6a8>
    c190:	e1d330b0 	ldrh	r3, [r3]
    c194:	e1a00001 	mov	r0, r1
    c198:	e1a01002 	mov	r1, r2
    c19c:	e59f2164 	ldr	r2, [pc, #356]	; c308 <uBloxReceiveHandler+0x6b0>
    c1a0:	ebfffcbe 	bl	b4a0 <uBloxHandleMessage>
    c1a4:	e59f3140 	ldr	r3, [pc, #320]	; c2ec <uBloxReceiveHandler+0x694>
    c1a8:	e3a02000 	mov	r2, #0	; 0x0
    c1ac:	e5c32000 	strb	r2, [r3]
    c1b0:	ea000049 	b	c2dc <uBloxReceiveHandler+0x684>
    c1b4:	e59f3148 	ldr	r3, [pc, #328]	; c304 <uBloxReceiveHandler+0x6ac>
    c1b8:	e1d330b0 	ldrh	r3, [r3]
    c1bc:	e1a02003 	mov	r2, r3
    c1c0:	e3a03f5e 	mov	r3, #376	; 0x178
    c1c4:	e2833001 	add	r3, r3, #1	; 0x1
    c1c8:	e1520003 	cmp	r2, r3
    c1cc:	da000006 	ble	c1ec <uBloxReceiveHandler+0x594>
    c1d0:	e59f212c 	ldr	r2, [pc, #300]	; c304 <uBloxReceiveHandler+0x6ac>
    c1d4:	e3a03000 	mov	r3, #0	; 0x0
    c1d8:	e1c230b0 	strh	r3, [r2]
    c1dc:	e59f2108 	ldr	r2, [pc, #264]	; c2ec <uBloxReceiveHandler+0x694>
    c1e0:	e3a03000 	mov	r3, #0	; 0x0
    c1e4:	e5c23000 	strb	r3, [r2]
    c1e8:	ea00003b 	b	c2dc <uBloxReceiveHandler+0x684>
    c1ec:	e59f3110 	ldr	r3, [pc, #272]	; c304 <uBloxReceiveHandler+0x6ac>
    c1f0:	e1d330b0 	ldrh	r3, [r3]
    c1f4:	e2831006 	add	r1, r3, #6	; 0x6
    c1f8:	e59f2114 	ldr	r2, [pc, #276]	; c314 <uBloxReceiveHandler+0x6bc>
    c1fc:	e55b3010 	ldrb	r3, [fp, #-16]
    c200:	e7c23001 	strb	r3, [r2, r1]
    c204:	e59f30f8 	ldr	r3, [pc, #248]	; c304 <uBloxReceiveHandler+0x6ac>
    c208:	e1d330b0 	ldrh	r3, [r3]
    c20c:	e2833001 	add	r3, r3, #1	; 0x1
    c210:	e1a03803 	mov	r3, r3, lsl #16
    c214:	e1a02823 	mov	r2, r3, lsr #16
    c218:	e59f30e4 	ldr	r3, [pc, #228]	; c304 <uBloxReceiveHandler+0x6ac>
    c21c:	e1c320b0 	strh	r2, [r3]
    c220:	e59f30dc 	ldr	r3, [pc, #220]	; c304 <uBloxReceiveHandler+0x6ac>
    c224:	e1d330b0 	ldrh	r3, [r3]
    c228:	e1a02003 	mov	r2, r3
    c22c:	e59f30cc 	ldr	r3, [pc, #204]	; c300 <uBloxReceiveHandler+0x6a8>
    c230:	e1d330b0 	ldrh	r3, [r3]
    c234:	e2833002 	add	r3, r3, #2	; 0x2
    c238:	e1520003 	cmp	r2, r3
    c23c:	1a000026 	bne	c2dc <uBloxReceiveHandler+0x684>
    c240:	e59f20cc 	ldr	r2, [pc, #204]	; c314 <uBloxReceiveHandler+0x6bc>
    c244:	e3e0304a 	mvn	r3, #74	; 0x4a
    c248:	e5c23000 	strb	r3, [r2]
    c24c:	e59f20c0 	ldr	r2, [pc, #192]	; c314 <uBloxReceiveHandler+0x6bc>
    c250:	e3a03062 	mov	r3, #98	; 0x62
    c254:	e5c23001 	strb	r3, [r2, #1]
    c258:	e59f20b4 	ldr	r2, [pc, #180]	; c314 <uBloxReceiveHandler+0x6bc>
    c25c:	e3a03002 	mov	r3, #2	; 0x2
    c260:	e5c23002 	strb	r3, [r2, #2]
    c264:	e59f20a8 	ldr	r2, [pc, #168]	; c314 <uBloxReceiveHandler+0x6bc>
    c268:	e3a03010 	mov	r3, #16	; 0x10
    c26c:	e5c23003 	strb	r3, [r2, #3]
    c270:	e59f3088 	ldr	r3, [pc, #136]	; c300 <uBloxReceiveHandler+0x6a8>
    c274:	e1d330b0 	ldrh	r3, [r3]
    c278:	e20330ff 	and	r3, r3, #255	; 0xff
    c27c:	e20330ff 	and	r3, r3, #255	; 0xff
    c280:	e59f208c 	ldr	r2, [pc, #140]	; c314 <uBloxReceiveHandler+0x6bc>
    c284:	e5c23004 	strb	r3, [r2, #4]
    c288:	e59f3070 	ldr	r3, [pc, #112]	; c300 <uBloxReceiveHandler+0x6a8>
    c28c:	e1d330b0 	ldrh	r3, [r3]
    c290:	e1a03423 	mov	r3, r3, lsr #8
    c294:	e1a03803 	mov	r3, r3, lsl #16
    c298:	e1a03823 	mov	r3, r3, lsr #16
    c29c:	e20330ff 	and	r3, r3, #255	; 0xff
    c2a0:	e59f206c 	ldr	r2, [pc, #108]	; c314 <uBloxReceiveHandler+0x6bc>
    c2a4:	e5c23005 	strb	r3, [r2, #5]
    c2a8:	e59f3050 	ldr	r3, [pc, #80]	; c300 <uBloxReceiveHandler+0x6a8>
    c2ac:	e1d330b0 	ldrh	r3, [r3]
    c2b0:	e2833008 	add	r3, r3, #8	; 0x8
    c2b4:	e1a02003 	mov	r2, r3
    c2b8:	e59f3058 	ldr	r3, [pc, #88]	; c318 <uBloxReceiveHandler+0x6c0>
    c2bc:	e5832000 	str	r2, [r3]
    c2c0:	e59f2024 	ldr	r2, [pc, #36]	; c2ec <uBloxReceiveHandler+0x694>
    c2c4:	e3a03000 	mov	r3, #0	; 0x0
    c2c8:	e5c23000 	strb	r3, [r2]
    c2cc:	ea000002 	b	c2dc <uBloxReceiveHandler+0x684>
    c2d0:	e59f3014 	ldr	r3, [pc, #20]	; c2ec <uBloxReceiveHandler+0x694>
    c2d4:	e3a02000 	mov	r2, #0	; 0x0
    c2d8:	e5c32000 	strb	r2, [r3]
    c2dc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c2e0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c2e4:	e12fff1e 	bx	lr
    c2e8:	400024ac 	andmi	r2, r0, ip, lsr #9
    c2ec:	40001a2e 	andmi	r1, r0, lr, lsr #20
    c2f0:	40001a25 	andmi	r1, r0, r5, lsr #20
    c2f4:	40001a24 	andmi	r1, r0, r4, lsr #20
    c2f8:	40001a2d 	andmi	r1, r0, sp, lsr #20
    c2fc:	40001a2c 	andmi	r1, r0, ip, lsr #20
    c300:	40001a2a 	andmi	r1, r0, sl, lsr #20
    c304:	40001a28 	andmi	r1, r0, r8, lsr #20
    c308:	400022e4 	andmi	r2, r0, r4, ror #5
    c30c:	40001a27 	andmi	r1, r0, r7, lsr #20
    c310:	40001a26 	andmi	r1, r0, r6, lsr #20
    c314:	40002164 	andmi	r2, r0, r4, ror #2
    c318:	40001a10 	andmi	r1, r0, r0, lsl sl

0000c31c <uBloxReceiveEngine>:
    c31c:	e1a0c00d 	mov	ip, sp
    c320:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c324:	e24cb004 	sub	fp, ip, #4	; 0x4
    c328:	e24dd014 	sub	sp, sp, #20	; 0x14
    c32c:	e59f3c10 	ldr	r3, [pc, #3088]	; cf44 <uBloxReceiveEngine+0xc28>
    c330:	e24b2014 	sub	r2, fp, #20	; 0x14
    c334:	e3a0c004 	mov	ip, #4	; 0x4
    c338:	e1a00002 	mov	r0, r2
    c33c:	e1a01003 	mov	r1, r3
    c340:	e1a0200c 	mov	r2, ip
    c344:	eb000c6a 	bl	f4f4 <__memcpy_from_arm>
    c348:	e59f3bf8 	ldr	r3, [pc, #3064]	; cf48 <uBloxReceiveEngine+0xc2c>
    c34c:	e24b201c 	sub	r2, fp, #28	; 0x1c
    c350:	e3a0c008 	mov	ip, #8	; 0x8
    c354:	e1a00002 	mov	r0, r2
    c358:	e1a01003 	mov	r1, r3
    c35c:	e1a0200c 	mov	r2, ip
    c360:	eb000c63 	bl	f4f4 <__memcpy_from_arm>
    c364:	e59f3be0 	ldr	r3, [pc, #3040]	; cf4c <uBloxReceiveEngine+0xc30>
    c368:	e5933000 	ldr	r3, [r3]
    c36c:	e2832001 	add	r2, r3, #1	; 0x1
    c370:	e59f3bd4 	ldr	r3, [pc, #3028]	; cf4c <uBloxReceiveEngine+0xc30>
    c374:	e5832000 	str	r2, [r3]
    c378:	e59f3bcc 	ldr	r3, [pc, #3020]	; cf4c <uBloxReceiveEngine+0xc30>
    c37c:	e5932000 	ldr	r2, [r3]
    c380:	e59f3bc8 	ldr	r3, [pc, #3016]	; cf50 <uBloxReceiveEngine+0xc34>
    c384:	e0831392 	umull	r1, r3, r2, r3
    c388:	e1a031a3 	mov	r3, r3, lsr #3
    c38c:	e50b3020 	str	r3, [fp, #-32]
    c390:	e51b3020 	ldr	r3, [fp, #-32]
    c394:	e1a03103 	mov	r3, r3, lsl #2
    c398:	e51b1020 	ldr	r1, [fp, #-32]
    c39c:	e0833001 	add	r3, r3, r1
    c3a0:	e1a03083 	mov	r3, r3, lsl #1
    c3a4:	e0632002 	rsb	r2, r3, r2
    c3a8:	e50b2020 	str	r2, [fp, #-32]
    c3ac:	e51b3020 	ldr	r3, [fp, #-32]
    c3b0:	e3530000 	cmp	r3, #0	; 0x0
    c3b4:	1a0002df 	bne	cf38 <uBloxReceiveEngine+0xc1c>
    c3b8:	e59f3b94 	ldr	r3, [pc, #2964]	; cf54 <uBloxReceiveEngine+0xc38>
    c3bc:	e5d33000 	ldrb	r3, [r3]
    c3c0:	e3530000 	cmp	r3, #0	; 0x0
    c3c4:	0a0002db 	beq	cf38 <uBloxReceiveEngine+0xc1c>
    c3c8:	e59f3b88 	ldr	r3, [pc, #2952]	; cf58 <uBloxReceiveEngine+0xc3c>
    c3cc:	e5d33000 	ldrb	r3, [r3]
    c3d0:	e3530005 	cmp	r3, #5	; 0x5
    c3d4:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    c3d8:	ea0002d6 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c3dc:	0000c3f4 	streqd	ip, [r0], -r4
    c3e0:	0000c4cc 	andeq	ip, r0, ip, asr #9
    c3e4:	0000c5e4 	andeq	ip, r0, r4, ror #11
    c3e8:	0000cf38 	andeq	ip, r0, r8, lsr pc
    c3ec:	0000c7e0 	andeq	ip, r0, r0, ror #15
    c3f0:	0000ccc0 	andeq	ip, r0, r0, asr #25
    c3f4:	e59f2b60 	ldr	r2, [pc, #2912]	; cf5c <uBloxReceiveEngine+0xc40>
    c3f8:	e3a03000 	mov	r3, #0	; 0x0
    c3fc:	e5c23006 	strb	r3, [r2, #6]
    c400:	e3a03000 	mov	r3, #0	; 0x0
    c404:	e5c23007 	strb	r3, [r2, #7]
    c408:	e59f2b4c 	ldr	r2, [pc, #2892]	; cf5c <uBloxReceiveEngine+0xc40>
    c40c:	e3a03000 	mov	r3, #0	; 0x0
    c410:	e5c23008 	strb	r3, [r2, #8]
    c414:	e3a03000 	mov	r3, #0	; 0x0
    c418:	e5c23009 	strb	r3, [r2, #9]
    c41c:	e59f2b38 	ldr	r2, [pc, #2872]	; cf5c <uBloxReceiveEngine+0xc40>
    c420:	e3a03000 	mov	r3, #0	; 0x0
    c424:	e5c2300a 	strb	r3, [r2, #10]
    c428:	e3a03000 	mov	r3, #0	; 0x0
    c42c:	e5c2300b 	strb	r3, [r2, #11]
    c430:	e59f2b24 	ldr	r2, [pc, #2852]	; cf5c <uBloxReceiveEngine+0xc40>
    c434:	e3a03000 	mov	r3, #0	; 0x0
    c438:	e5c2300c 	strb	r3, [r2, #12]
    c43c:	e59f2b18 	ldr	r2, [pc, #2840]	; cf5c <uBloxReceiveEngine+0xc40>
    c440:	e3a03000 	mov	r3, #0	; 0x0
    c444:	e5c2300d 	strb	r3, [r2, #13]
    c448:	e59f2b10 	ldr	r2, [pc, #2832]	; cf60 <uBloxReceiveEngine+0xc44>
    c44c:	e3a03000 	mov	r3, #0	; 0x0
    c450:	e5c23000 	strb	r3, [r2]
    c454:	e59f3b04 	ldr	r3, [pc, #2820]	; cf60 <uBloxReceiveEngine+0xc44>
    c458:	e5d33000 	ldrb	r3, [r3]
    c45c:	e59f2b00 	ldr	r2, [pc, #2816]	; cf64 <uBloxReceiveEngine+0xc48>
    c460:	e1a03083 	mov	r3, r3, lsl #1
    c464:	e0833002 	add	r3, r3, r2
    c468:	e1d320b0 	ldrh	r2, [r3]
    c46c:	e59f3af4 	ldr	r3, [pc, #2804]	; cf68 <uBloxReceiveEngine+0xc4c>
    c470:	e1c320b0 	strh	r2, [r3]
    c474:	e59f2af0 	ldr	r2, [pc, #2800]	; cf6c <uBloxReceiveEngine+0xc50>
    c478:	e3a03000 	mov	r3, #0	; 0x0
    c47c:	e1c230b0 	strh	r3, [r2]
    c480:	e59f2ae8 	ldr	r2, [pc, #2792]	; cf70 <uBloxReceiveEngine+0xc54>
    c484:	e59f3ae8 	ldr	r3, [pc, #2792]	; cf74 <uBloxReceiveEngine+0xc58>
    c488:	e5823000 	str	r3, [r2]
    c48c:	e59f3ae4 	ldr	r3, [pc, #2788]	; cf78 <uBloxReceiveEngine+0xc5c>
    c490:	e1d330b0 	ldrh	r3, [r3]
    c494:	e3530000 	cmp	r3, #0	; 0x0
    c498:	0a000007 	beq	c4bc <uBloxReceiveEngine+0x1a0>
    c49c:	e59f3ad4 	ldr	r3, [pc, #2772]	; cf78 <uBloxReceiveEngine+0xc5c>
    c4a0:	e1d330b0 	ldrh	r3, [r3]
    c4a4:	e2433001 	sub	r3, r3, #1	; 0x1
    c4a8:	e1a03803 	mov	r3, r3, lsl #16
    c4ac:	e1a02823 	mov	r2, r3, lsr #16
    c4b0:	e59f3ac0 	ldr	r3, [pc, #2752]	; cf78 <uBloxReceiveEngine+0xc5c>
    c4b4:	e1c320b0 	strh	r2, [r3]
    c4b8:	ea00029e 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c4bc:	e59f3a94 	ldr	r3, [pc, #2708]	; cf58 <uBloxReceiveEngine+0xc3c>
    c4c0:	e3a02001 	mov	r2, #1	; 0x1
    c4c4:	e5c32000 	strb	r2, [r3]
    c4c8:	ea00029a 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c4cc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    c4d0:	e2833801 	add	r3, r3, #65536	; 0x10000
    c4d4:	e2833014 	add	r3, r3, #20	; 0x14
    c4d8:	e5933000 	ldr	r3, [r3]
    c4dc:	e2033040 	and	r3, r3, #64	; 0x40
    c4e0:	e3530000 	cmp	r3, #0	; 0x0
    c4e4:	0afffff8 	beq	c4cc <uBloxReceiveEngine+0x1b0>
    c4e8:	e59f3a78 	ldr	r3, [pc, #2680]	; cf68 <uBloxReceiveEngine+0xc4c>
    c4ec:	e1d330b0 	ldrh	r3, [r3]
    c4f0:	e1a00003 	mov	r0, r3
    c4f4:	ebffe2bf 	bl	4ff8 <UART1Initialize>
    c4f8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    c4fc:	e2833801 	add	r3, r3, #65536	; 0x10000
    c500:	e3a02003 	mov	r2, #3	; 0x3
    c504:	e5832000 	str	r2, [r3]
    c508:	ebfffbbd 	bl	b404 <uBloxResetConfiguration>
    c50c:	ebfffbbc 	bl	b404 <uBloxResetConfiguration>
    c510:	ebfffbbb 	bl	b404 <uBloxResetConfiguration>
    c514:	e59f3a44 	ldr	r3, [pc, #2628]	; cf60 <uBloxReceiveEngine+0xc44>
    c518:	e5d33000 	ldrb	r3, [r3]
    c51c:	e2833001 	add	r3, r3, #1	; 0x1
    c520:	e20330ff 	and	r3, r3, #255	; 0xff
    c524:	e59f2a34 	ldr	r2, [pc, #2612]	; cf60 <uBloxReceiveEngine+0xc44>
    c528:	e5c23000 	strb	r3, [r2]
    c52c:	e59f3a2c 	ldr	r3, [pc, #2604]	; cf60 <uBloxReceiveEngine+0xc44>
    c530:	e5d33000 	ldrb	r3, [r3]
    c534:	e3530001 	cmp	r3, #1	; 0x1
    c538:	8a000008 	bhi	c560 <uBloxReceiveEngine+0x244>
    c53c:	e59f3a1c 	ldr	r3, [pc, #2588]	; cf60 <uBloxReceiveEngine+0xc44>
    c540:	e5d33000 	ldrb	r3, [r3]
    c544:	e59f2a18 	ldr	r2, [pc, #2584]	; cf64 <uBloxReceiveEngine+0xc48>
    c548:	e1a03083 	mov	r3, r3, lsl #1
    c54c:	e0833002 	add	r3, r3, r2
    c550:	e1d320b0 	ldrh	r2, [r3]
    c554:	e59f3a0c 	ldr	r3, [pc, #2572]	; cf68 <uBloxReceiveEngine+0xc4c>
    c558:	e1c320b0 	strh	r2, [r3]
    c55c:	ea000275 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c560:	e59f3a00 	ldr	r3, [pc, #2560]	; cf68 <uBloxReceiveEngine+0xc4c>
    c564:	e3a02d96 	mov	r2, #9600	; 0x2580
    c568:	e1c320b0 	strh	r2, [r3]
    c56c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    c570:	e2833801 	add	r3, r3, #65536	; 0x10000
    c574:	e2833014 	add	r3, r3, #20	; 0x14
    c578:	e5933000 	ldr	r3, [r3]
    c57c:	e2033040 	and	r3, r3, #64	; 0x40
    c580:	e3530000 	cmp	r3, #0	; 0x0
    c584:	0afffff8 	beq	c56c <uBloxReceiveEngine+0x250>
    c588:	e59f39d8 	ldr	r3, [pc, #2520]	; cf68 <uBloxReceiveEngine+0xc4c>
    c58c:	e1d330b0 	ldrh	r3, [r3]
    c590:	e1a00003 	mov	r0, r3
    c594:	ebffe297 	bl	4ff8 <UART1Initialize>
    c598:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    c59c:	e2833801 	add	r3, r3, #65536	; 0x10000
    c5a0:	e3a02003 	mov	r2, #3	; 0x3
    c5a4:	e5832000 	str	r2, [r3]
    c5a8:	e59f29a8 	ldr	r2, [pc, #2472]	; cf58 <uBloxReceiveEngine+0xc3c>
    c5ac:	e3a03002 	mov	r3, #2	; 0x2
    c5b0:	e5c23000 	strb	r3, [r2]
    c5b4:	e59f29c0 	ldr	r2, [pc, #2496]	; cf7c <uBloxReceiveEngine+0xc60>
    c5b8:	e3a03001 	mov	r3, #1	; 0x1
    c5bc:	e5c23000 	strb	r3, [r2]
    c5c0:	e3a00006 	mov	r0, #6	; 0x6
    c5c4:	e3a01024 	mov	r1, #36	; 0x24
    c5c8:	e3a02000 	mov	r2, #0	; 0x0
    c5cc:	e3a03000 	mov	r3, #0	; 0x0
    c5d0:	ebfffad6 	bl	b130 <uBloxSendMessage>
    c5d4:	e59f29a4 	ldr	r2, [pc, #2468]	; cf80 <uBloxReceiveEngine+0xc64>
    c5d8:	e3a0300a 	mov	r3, #10	; 0xa
    c5dc:	e5c23000 	strb	r3, [r2]
    c5e0:	ea000254 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c5e4:	e59f3990 	ldr	r3, [pc, #2448]	; cf7c <uBloxReceiveEngine+0xc60>
    c5e8:	e5d33000 	ldrb	r3, [r3]
    c5ec:	e3530000 	cmp	r3, #0	; 0x0
    c5f0:	1a000057 	bne	c754 <uBloxReceiveEngine+0x438>
    c5f4:	e59f396c 	ldr	r3, [pc, #2412]	; cf68 <uBloxReceiveEngine+0xc4c>
    c5f8:	e1d330b0 	ldrh	r3, [r3]
    c5fc:	e3530d96 	cmp	r3, #9600	; 0x2580
    c600:	1a000037 	bne	c6e4 <uBloxReceiveEngine+0x3c8>
    c604:	e3a03000 	mov	r3, #0	; 0x0
    c608:	e50b3010 	str	r3, [fp, #-16]
    c60c:	ea00001f 	b	c690 <uBloxReceiveEngine+0x374>
    c610:	e59f396c 	ldr	r3, [pc, #2412]	; cf84 <uBloxReceiveEngine+0xc68>
    c614:	e5d33000 	ldrb	r3, [r3]
    c618:	e3530001 	cmp	r3, #1	; 0x1
    c61c:	1a00000c 	bne	c654 <uBloxReceiveEngine+0x338>
    c620:	e59f3960 	ldr	r3, [pc, #2400]	; cf88 <uBloxReceiveEngine+0xc6c>
    c624:	e5d33000 	ldrb	r3, [r3]
    c628:	e1a02003 	mov	r2, r3
    c62c:	e59f393c 	ldr	r3, [pc, #2364]	; cf70 <uBloxReceiveEngine+0xc54>
    c630:	e5933000 	ldr	r3, [r3]
    c634:	e0823003 	add	r3, r2, r3
    c638:	e5d33000 	ldrb	r3, [r3]
    c63c:	e3a00006 	mov	r0, #6	; 0x6
    c640:	e1a01003 	mov	r1, r3
    c644:	e59f2940 	ldr	r2, [pc, #2368]	; cf8c <uBloxReceiveEngine+0xc70>
    c648:	e3a03014 	mov	r3, #20	; 0x14
    c64c:	ebfffab7 	bl	b130 <uBloxSendMessage>
    c650:	ea00000b 	b	c684 <uBloxReceiveEngine+0x368>
    c654:	e59f392c 	ldr	r3, [pc, #2348]	; cf88 <uBloxReceiveEngine+0xc6c>
    c658:	e5d33000 	ldrb	r3, [r3]
    c65c:	e1a02003 	mov	r2, r3
    c660:	e59f3908 	ldr	r3, [pc, #2312]	; cf70 <uBloxReceiveEngine+0xc54>
    c664:	e5933000 	ldr	r3, [r3]
    c668:	e0823003 	add	r3, r2, r3
    c66c:	e5d33000 	ldrb	r3, [r3]
    c670:	e3a00006 	mov	r0, #6	; 0x6
    c674:	e1a01003 	mov	r1, r3
    c678:	e59f2910 	ldr	r2, [pc, #2320]	; cf90 <uBloxReceiveEngine+0xc74>
    c67c:	e3a03014 	mov	r3, #20	; 0x14
    c680:	ebfffaaa 	bl	b130 <uBloxSendMessage>
    c684:	e51b3010 	ldr	r3, [fp, #-16]
    c688:	e2833001 	add	r3, r3, #1	; 0x1
    c68c:	e50b3010 	str	r3, [fp, #-16]
    c690:	e51b3010 	ldr	r3, [fp, #-16]
    c694:	e3530002 	cmp	r3, #2	; 0x2
    c698:	daffffdc 	ble	c610 <uBloxReceiveEngine+0x2f4>
    c69c:	e59f38c4 	ldr	r3, [pc, #2244]	; cf68 <uBloxReceiveEngine+0xc4c>
    c6a0:	e3a02ce1 	mov	r2, #57600	; 0xe100
    c6a4:	e1c320b0 	strh	r2, [r3]
    c6a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    c6ac:	e2833801 	add	r3, r3, #65536	; 0x10000
    c6b0:	e2833014 	add	r3, r3, #20	; 0x14
    c6b4:	e5933000 	ldr	r3, [r3]
    c6b8:	e2033040 	and	r3, r3, #64	; 0x40
    c6bc:	e3530000 	cmp	r3, #0	; 0x0
    c6c0:	0afffff8 	beq	c6a8 <uBloxReceiveEngine+0x38c>
    c6c4:	e59f389c 	ldr	r3, [pc, #2204]	; cf68 <uBloxReceiveEngine+0xc4c>
    c6c8:	e1d330b0 	ldrh	r3, [r3]
    c6cc:	e1a00003 	mov	r0, r3
    c6d0:	ebffe248 	bl	4ff8 <UART1Initialize>
    c6d4:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    c6d8:	e2833801 	add	r3, r3, #65536	; 0x10000
    c6dc:	e3a02003 	mov	r2, #3	; 0x3
    c6e0:	e5832000 	str	r2, [r3]
    c6e4:	e59f286c 	ldr	r2, [pc, #2156]	; cf58 <uBloxReceiveEngine+0xc3c>
    c6e8:	e3a03004 	mov	r3, #4	; 0x4
    c6ec:	e5c23000 	strb	r3, [r2]
    c6f0:	e59f289c 	ldr	r2, [pc, #2204]	; cf94 <uBloxReceiveEngine+0xc78>
    c6f4:	e3a03000 	mov	r3, #0	; 0x0
    c6f8:	e5c23000 	strb	r3, [r2]
    c6fc:	e59f2884 	ldr	r2, [pc, #2180]	; cf88 <uBloxReceiveEngine+0xc6c>
    c700:	e3a03001 	mov	r3, #1	; 0x1
    c704:	e5c23000 	strb	r3, [r2]
    c708:	e59f2888 	ldr	r2, [pc, #2184]	; cf98 <uBloxReceiveEngine+0xc7c>
    c70c:	e3a03000 	mov	r3, #0	; 0x0
    c710:	e5c23000 	strb	r3, [r2]
    c714:	e59f2864 	ldr	r2, [pc, #2148]	; cf80 <uBloxReceiveEngine+0xc64>
    c718:	e3a0300a 	mov	r3, #10	; 0xa
    c71c:	e5c23000 	strb	r3, [r2]
    c720:	e59f3860 	ldr	r3, [pc, #2144]	; cf88 <uBloxReceiveEngine+0xc6c>
    c724:	e5d33000 	ldrb	r3, [r3]
    c728:	e1a02003 	mov	r2, r3
    c72c:	e59f383c 	ldr	r3, [pc, #2108]	; cf70 <uBloxReceiveEngine+0xc54>
    c730:	e5933000 	ldr	r3, [r3]
    c734:	e0823003 	add	r3, r2, r3
    c738:	e5d33000 	ldrb	r3, [r3]
    c73c:	e3a00006 	mov	r0, #6	; 0x6
    c740:	e1a01003 	mov	r1, r3
    c744:	e59f2850 	ldr	r2, [pc, #2128]	; cf9c <uBloxReceiveEngine+0xc80>
    c748:	e3a03006 	mov	r3, #6	; 0x6
    c74c:	ebfffa77 	bl	b130 <uBloxSendMessage>
    c750:	ea0001f8 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c754:	e59f3824 	ldr	r3, [pc, #2084]	; cf80 <uBloxReceiveEngine+0xc64>
    c758:	e5d33000 	ldrb	r3, [r3]
    c75c:	e3530000 	cmp	r3, #0	; 0x0
    c760:	0a000006 	beq	c780 <uBloxReceiveEngine+0x464>
    c764:	e59f3814 	ldr	r3, [pc, #2068]	; cf80 <uBloxReceiveEngine+0xc64>
    c768:	e5d33000 	ldrb	r3, [r3]
    c76c:	e2433001 	sub	r3, r3, #1	; 0x1
    c770:	e20330ff 	and	r3, r3, #255	; 0xff
    c774:	e59f2804 	ldr	r2, [pc, #2052]	; cf80 <uBloxReceiveEngine+0xc64>
    c778:	e5c23000 	strb	r3, [r2]
    c77c:	ea0001ed 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c780:	e59f37cc 	ldr	r3, [pc, #1996]	; cf54 <uBloxReceiveEngine+0xc38>
    c784:	e5d33000 	ldrb	r3, [r3]
    c788:	e2433001 	sub	r3, r3, #1	; 0x1
    c78c:	e20330ff 	and	r3, r3, #255	; 0xff
    c790:	e59f27bc 	ldr	r2, [pc, #1980]	; cf54 <uBloxReceiveEngine+0xc38>
    c794:	e5c23000 	strb	r3, [r2]
    c798:	e59f27cc 	ldr	r2, [pc, #1996]	; cf6c <uBloxReceiveEngine+0xc50>
    c79c:	e3a03000 	mov	r3, #0	; 0x0
    c7a0:	e1c230b0 	strh	r3, [r2]
    c7a4:	e59f27ac 	ldr	r2, [pc, #1964]	; cf58 <uBloxReceiveEngine+0xc3c>
    c7a8:	e3a03002 	mov	r3, #2	; 0x2
    c7ac:	e5c23000 	strb	r3, [r2]
    c7b0:	e59f27c4 	ldr	r2, [pc, #1988]	; cf7c <uBloxReceiveEngine+0xc60>
    c7b4:	e3a03001 	mov	r3, #1	; 0x1
    c7b8:	e5c23000 	strb	r3, [r2]
    c7bc:	e3a00006 	mov	r0, #6	; 0x6
    c7c0:	e3a01024 	mov	r1, #36	; 0x24
    c7c4:	e3a02000 	mov	r2, #0	; 0x0
    c7c8:	e3a03000 	mov	r3, #0	; 0x0
    c7cc:	ebfffa57 	bl	b130 <uBloxSendMessage>
    c7d0:	e59f27a8 	ldr	r2, [pc, #1960]	; cf80 <uBloxReceiveEngine+0xc64>
    c7d4:	e3a0300a 	mov	r3, #10	; 0xa
    c7d8:	e5c23000 	strb	r3, [r2]
    c7dc:	ea0001d5 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c7e0:	e59f37ac 	ldr	r3, [pc, #1964]	; cf94 <uBloxReceiveEngine+0xc78>
    c7e4:	e5d33000 	ldrb	r3, [r3]
    c7e8:	e3530000 	cmp	r3, #0	; 0x0
    c7ec:	0a0000bc 	beq	cae4 <uBloxReceiveEngine+0x7c8>
    c7f0:	e59f37a8 	ldr	r3, [pc, #1960]	; cfa0 <uBloxReceiveEngine+0xc84>
    c7f4:	e5d33000 	ldrb	r3, [r3]
    c7f8:	e3530006 	cmp	r3, #6	; 0x6
    c7fc:	1a0000b8 	bne	cae4 <uBloxReceiveEngine+0x7c8>
    c800:	e59f3780 	ldr	r3, [pc, #1920]	; cf88 <uBloxReceiveEngine+0xc6c>
    c804:	e5d33000 	ldrb	r3, [r3]
    c808:	e1a02003 	mov	r2, r3
    c80c:	e59f375c 	ldr	r3, [pc, #1884]	; cf70 <uBloxReceiveEngine+0xc54>
    c810:	e5933000 	ldr	r3, [r3]
    c814:	e0823003 	add	r3, r2, r3
    c818:	e5d32000 	ldrb	r2, [r3]
    c81c:	e59f3780 	ldr	r3, [pc, #1920]	; cfa4 <uBloxReceiveEngine+0xc88>
    c820:	e5d33000 	ldrb	r3, [r3]
    c824:	e1520003 	cmp	r2, r3
    c828:	1a0000ad 	bne	cae4 <uBloxReceiveEngine+0x7c8>
    c82c:	e59f2760 	ldr	r2, [pc, #1888]	; cf94 <uBloxReceiveEngine+0xc78>
    c830:	e3a03000 	mov	r3, #0	; 0x0
    c834:	e5c23000 	strb	r3, [r2]
    c838:	e59f2714 	ldr	r2, [pc, #1812]	; cf54 <uBloxReceiveEngine+0xc38>
    c83c:	e3a03050 	mov	r3, #80	; 0x50
    c840:	e5c23000 	strb	r3, [r2]
    c844:	e59f373c 	ldr	r3, [pc, #1852]	; cf88 <uBloxReceiveEngine+0xc6c>
    c848:	e5d33000 	ldrb	r3, [r3]
    c84c:	e2833001 	add	r3, r3, #1	; 0x1
    c850:	e20330ff 	and	r3, r3, #255	; 0xff
    c854:	e59f272c 	ldr	r2, [pc, #1836]	; cf88 <uBloxReceiveEngine+0xc6c>
    c858:	e5c23000 	strb	r3, [r2]
    c85c:	e59f3720 	ldr	r3, [pc, #1824]	; cf84 <uBloxReceiveEngine+0xc68>
    c860:	e5d33000 	ldrb	r3, [r3]
    c864:	e3530002 	cmp	r3, #2	; 0x2
    c868:	1a000003 	bne	c87c <uBloxReceiveEngine+0x560>
    c86c:	e59f3714 	ldr	r3, [pc, #1812]	; cf88 <uBloxReceiveEngine+0xc6c>
    c870:	e5d33000 	ldrb	r3, [r3]
    c874:	e3530006 	cmp	r3, #6	; 0x6
    c878:	0a000007 	beq	c89c <uBloxReceiveEngine+0x580>
    c87c:	e59f3700 	ldr	r3, [pc, #1792]	; cf84 <uBloxReceiveEngine+0xc68>
    c880:	e5d33000 	ldrb	r3, [r3]
    c884:	e3530001 	cmp	r3, #1	; 0x1
    c888:	1a000032 	bne	c958 <uBloxReceiveEngine+0x63c>
    c88c:	e59f36f4 	ldr	r3, [pc, #1780]	; cf88 <uBloxReceiveEngine+0xc6c>
    c890:	e5d33000 	ldrb	r3, [r3]
    c894:	e3530005 	cmp	r3, #5	; 0x5
    c898:	1a00002e 	bne	c958 <uBloxReceiveEngine+0x63c>
    c89c:	e59f26b4 	ldr	r2, [pc, #1716]	; cf58 <uBloxReceiveEngine+0xc3c>
    c8a0:	e3a03005 	mov	r3, #5	; 0x5
    c8a4:	e5c23000 	strb	r3, [r2]
    c8a8:	e59f26d8 	ldr	r2, [pc, #1752]	; cf88 <uBloxReceiveEngine+0xc6c>
    c8ac:	e3a03000 	mov	r3, #0	; 0x0
    c8b0:	e5c23000 	strb	r3, [r2]
    c8b4:	e59f26c4 	ldr	r2, [pc, #1732]	; cf80 <uBloxReceiveEngine+0xc64>
    c8b8:	e3a0300a 	mov	r3, #10	; 0xa
    c8bc:	e5c23000 	strb	r3, [r2]
    c8c0:	e59f36c0 	ldr	r3, [pc, #1728]	; cf88 <uBloxReceiveEngine+0xc6c>
    c8c4:	e5d33000 	ldrb	r3, [r3]
    c8c8:	e1a02003 	mov	r2, r3
    c8cc:	e59f16d4 	ldr	r1, [pc, #1748]	; cfa8 <uBloxReceiveEngine+0xc8c>
    c8d0:	e1a03002 	mov	r3, r2
    c8d4:	e1a03083 	mov	r3, r3, lsl #1
    c8d8:	e0833002 	add	r3, r3, r2
    c8dc:	e0833001 	add	r3, r3, r1
    c8e0:	e5d33000 	ldrb	r3, [r3]
    c8e4:	e1a0c003 	mov	ip, r3
    c8e8:	e59f3698 	ldr	r3, [pc, #1688]	; cf88 <uBloxReceiveEngine+0xc6c>
    c8ec:	e5d33000 	ldrb	r3, [r3]
    c8f0:	e1a02003 	mov	r2, r3
    c8f4:	e59f16ac 	ldr	r1, [pc, #1708]	; cfa8 <uBloxReceiveEngine+0xc8c>
    c8f8:	e3a00001 	mov	r0, #1	; 0x1
    c8fc:	e1a03002 	mov	r3, r2
    c900:	e1a03083 	mov	r3, r3, lsl #1
    c904:	e0833002 	add	r3, r3, r2
    c908:	e0833001 	add	r3, r3, r1
    c90c:	e0833000 	add	r3, r3, r0
    c910:	e5d33000 	ldrb	r3, [r3]
    c914:	e1a0e003 	mov	lr, r3
    c918:	e59f3668 	ldr	r3, [pc, #1640]	; cf88 <uBloxReceiveEngine+0xc6c>
    c91c:	e5d33000 	ldrb	r3, [r3]
    c920:	e1a02003 	mov	r2, r3
    c924:	e59f167c 	ldr	r1, [pc, #1660]	; cfa8 <uBloxReceiveEngine+0xc8c>
    c928:	e3a00002 	mov	r0, #2	; 0x2
    c92c:	e1a03002 	mov	r3, r2
    c930:	e1a03083 	mov	r3, r3, lsl #1
    c934:	e0833002 	add	r3, r3, r2
    c938:	e0833001 	add	r3, r3, r1
    c93c:	e0833000 	add	r3, r3, r0
    c940:	e5d33000 	ldrb	r3, [r3]
    c944:	e1a0000c 	mov	r0, ip
    c948:	e1a0100e 	mov	r1, lr
    c94c:	e1a02003 	mov	r2, r3
    c950:	ebfffa92 	bl	b3a0 <setMessageRate>
    c954:	ea000177 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c958:	e59f2620 	ldr	r2, [pc, #1568]	; cf80 <uBloxReceiveEngine+0xc64>
    c95c:	e3a0300a 	mov	r3, #10	; 0xa
    c960:	e5c23000 	strb	r3, [r2]
    c964:	e59f361c 	ldr	r3, [pc, #1564]	; cf88 <uBloxReceiveEngine+0xc6c>
    c968:	e5d33000 	ldrb	r3, [r3]
    c96c:	e3530001 	cmp	r3, #1	; 0x1
    c970:	1a00000c 	bne	c9a8 <uBloxReceiveEngine+0x68c>
    c974:	e59f360c 	ldr	r3, [pc, #1548]	; cf88 <uBloxReceiveEngine+0xc6c>
    c978:	e5d33000 	ldrb	r3, [r3]
    c97c:	e1a02003 	mov	r2, r3
    c980:	e59f35e8 	ldr	r3, [pc, #1512]	; cf70 <uBloxReceiveEngine+0xc54>
    c984:	e5933000 	ldr	r3, [r3]
    c988:	e0823003 	add	r3, r2, r3
    c98c:	e5d33000 	ldrb	r3, [r3]
    c990:	e3a00006 	mov	r0, #6	; 0x6
    c994:	e1a01003 	mov	r1, r3
    c998:	e59f25fc 	ldr	r2, [pc, #1532]	; cf9c <uBloxReceiveEngine+0xc80>
    c99c:	e3a03006 	mov	r3, #6	; 0x6
    c9a0:	ebfff9e2 	bl	b130 <uBloxSendMessage>
    c9a4:	ea000163 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c9a8:	e59f35d8 	ldr	r3, [pc, #1496]	; cf88 <uBloxReceiveEngine+0xc6c>
    c9ac:	e5d33000 	ldrb	r3, [r3]
    c9b0:	e3530002 	cmp	r3, #2	; 0x2
    c9b4:	1a00000c 	bne	c9ec <uBloxReceiveEngine+0x6d0>
    c9b8:	e59f35c8 	ldr	r3, [pc, #1480]	; cf88 <uBloxReceiveEngine+0xc6c>
    c9bc:	e5d33000 	ldrb	r3, [r3]
    c9c0:	e1a02003 	mov	r2, r3
    c9c4:	e59f35a4 	ldr	r3, [pc, #1444]	; cf70 <uBloxReceiveEngine+0xc54>
    c9c8:	e5933000 	ldr	r3, [r3]
    c9cc:	e0823003 	add	r3, r2, r3
    c9d0:	e5d33000 	ldrb	r3, [r3]
    c9d4:	e24b2014 	sub	r2, fp, #20	; 0x14
    c9d8:	e3a00006 	mov	r0, #6	; 0x6
    c9dc:	e1a01003 	mov	r1, r3
    c9e0:	e3a03004 	mov	r3, #4	; 0x4
    c9e4:	ebfff9d1 	bl	b130 <uBloxSendMessage>
    c9e8:	ea000152 	b	cf38 <uBloxReceiveEngine+0xc1c>
    c9ec:	e59f3594 	ldr	r3, [pc, #1428]	; cf88 <uBloxReceiveEngine+0xc6c>
    c9f0:	e5d33000 	ldrb	r3, [r3]
    c9f4:	e3530003 	cmp	r3, #3	; 0x3
    c9f8:	1a00000c 	bne	ca30 <uBloxReceiveEngine+0x714>
    c9fc:	e59f3584 	ldr	r3, [pc, #1412]	; cf88 <uBloxReceiveEngine+0xc6c>
    ca00:	e5d33000 	ldrb	r3, [r3]
    ca04:	e1a02003 	mov	r2, r3
    ca08:	e59f3560 	ldr	r3, [pc, #1376]	; cf70 <uBloxReceiveEngine+0xc54>
    ca0c:	e5933000 	ldr	r3, [r3]
    ca10:	e0823003 	add	r3, r2, r3
    ca14:	e5d33000 	ldrb	r3, [r3]
    ca18:	e24b201c 	sub	r2, fp, #28	; 0x1c
    ca1c:	e3a00006 	mov	r0, #6	; 0x6
    ca20:	e1a01003 	mov	r1, r3
    ca24:	e3a03008 	mov	r3, #8	; 0x8
    ca28:	ebfff9c0 	bl	b130 <uBloxSendMessage>
    ca2c:	ea000141 	b	cf38 <uBloxReceiveEngine+0xc1c>
    ca30:	e59f3550 	ldr	r3, [pc, #1360]	; cf88 <uBloxReceiveEngine+0xc6c>
    ca34:	e5d33000 	ldrb	r3, [r3]
    ca38:	e1a02003 	mov	r2, r3
    ca3c:	e59f352c 	ldr	r3, [pc, #1324]	; cf70 <uBloxReceiveEngine+0xc54>
    ca40:	e5933000 	ldr	r3, [r3]
    ca44:	e0823003 	add	r3, r2, r3
    ca48:	e5d33000 	ldrb	r3, [r3]
    ca4c:	e3530023 	cmp	r3, #35	; 0x23
    ca50:	1a000005 	bne	ca6c <uBloxReceiveEngine+0x750>
    ca54:	e3a00006 	mov	r0, #6	; 0x6
    ca58:	e3a01023 	mov	r1, #35	; 0x23
    ca5c:	e59f2548 	ldr	r2, [pc, #1352]	; cfac <uBloxReceiveEngine+0xc90>
    ca60:	e3a03028 	mov	r3, #40	; 0x28
    ca64:	ebfff9b1 	bl	b130 <uBloxSendMessage>
    ca68:	ea000132 	b	cf38 <uBloxReceiveEngine+0xc1c>
    ca6c:	e59f3514 	ldr	r3, [pc, #1300]	; cf88 <uBloxReceiveEngine+0xc6c>
    ca70:	e5d33000 	ldrb	r3, [r3]
    ca74:	e1a02003 	mov	r2, r3
    ca78:	e59f34f0 	ldr	r3, [pc, #1264]	; cf70 <uBloxReceiveEngine+0xc54>
    ca7c:	e5933000 	ldr	r3, [r3]
    ca80:	e0823003 	add	r3, r2, r3
    ca84:	e5d33000 	ldrb	r3, [r3]
    ca88:	e3530024 	cmp	r3, #36	; 0x24
    ca8c:	1a000005 	bne	caa8 <uBloxReceiveEngine+0x78c>
    ca90:	e3a00006 	mov	r0, #6	; 0x6
    ca94:	e3a01024 	mov	r1, #36	; 0x24
    ca98:	e59f2510 	ldr	r2, [pc, #1296]	; cfb0 <uBloxReceiveEngine+0xc94>
    ca9c:	e3a03024 	mov	r3, #36	; 0x24
    caa0:	ebfff9a2 	bl	b130 <uBloxSendMessage>
    caa4:	ea000123 	b	cf38 <uBloxReceiveEngine+0xc1c>
    caa8:	e59f34d8 	ldr	r3, [pc, #1240]	; cf88 <uBloxReceiveEngine+0xc6c>
    caac:	e5d33000 	ldrb	r3, [r3]
    cab0:	e1a02003 	mov	r2, r3
    cab4:	e59f34b4 	ldr	r3, [pc, #1204]	; cf70 <uBloxReceiveEngine+0xc54>
    cab8:	e5933000 	ldr	r3, [r3]
    cabc:	e0823003 	add	r3, r2, r3
    cac0:	e5d33000 	ldrb	r3, [r3]
    cac4:	e353001a 	cmp	r3, #26	; 0x1a
    cac8:	1a00011a 	bne	cf38 <uBloxReceiveEngine+0xc1c>
    cacc:	e3a00006 	mov	r0, #6	; 0x6
    cad0:	e3a0101a 	mov	r1, #26	; 0x1a
    cad4:	e59f24d8 	ldr	r2, [pc, #1240]	; cfb4 <uBloxReceiveEngine+0xc98>
    cad8:	e3a03028 	mov	r3, #40	; 0x28
    cadc:	ebfff993 	bl	b130 <uBloxSendMessage>
    cae0:	ea000114 	b	cf38 <uBloxReceiveEngine+0xc1c>
    cae4:	e59f3494 	ldr	r3, [pc, #1172]	; cf80 <uBloxReceiveEngine+0xc64>
    cae8:	e5d33000 	ldrb	r3, [r3]
    caec:	e3530000 	cmp	r3, #0	; 0x0
    caf0:	0a000006 	beq	cb10 <uBloxReceiveEngine+0x7f4>
    caf4:	e59f3484 	ldr	r3, [pc, #1156]	; cf80 <uBloxReceiveEngine+0xc64>
    caf8:	e5d33000 	ldrb	r3, [r3]
    cafc:	e2433001 	sub	r3, r3, #1	; 0x1
    cb00:	e20330ff 	and	r3, r3, #255	; 0xff
    cb04:	e59f2474 	ldr	r2, [pc, #1140]	; cf80 <uBloxReceiveEngine+0xc64>
    cb08:	e5c23000 	strb	r3, [r2]
    cb0c:	ea000109 	b	cf38 <uBloxReceiveEngine+0xc1c>
    cb10:	e59f343c 	ldr	r3, [pc, #1084]	; cf54 <uBloxReceiveEngine+0xc38>
    cb14:	e5d33000 	ldrb	r3, [r3]
    cb18:	e2433001 	sub	r3, r3, #1	; 0x1
    cb1c:	e20330ff 	and	r3, r3, #255	; 0xff
    cb20:	e59f242c 	ldr	r2, [pc, #1068]	; cf54 <uBloxReceiveEngine+0xc38>
    cb24:	e5c23000 	strb	r3, [r2]
    cb28:	e59f2464 	ldr	r2, [pc, #1124]	; cf94 <uBloxReceiveEngine+0xc78>
    cb2c:	e3a03000 	mov	r3, #0	; 0x0
    cb30:	e5c23000 	strb	r3, [r2]
    cb34:	e59f2444 	ldr	r2, [pc, #1092]	; cf80 <uBloxReceiveEngine+0xc64>
    cb38:	e3a0300a 	mov	r3, #10	; 0xa
    cb3c:	e5c23000 	strb	r3, [r2]
    cb40:	e59f3440 	ldr	r3, [pc, #1088]	; cf88 <uBloxReceiveEngine+0xc6c>
    cb44:	e5d33000 	ldrb	r3, [r3]
    cb48:	e3530001 	cmp	r3, #1	; 0x1
    cb4c:	1a00000c 	bne	cb84 <uBloxReceiveEngine+0x868>
    cb50:	e59f3430 	ldr	r3, [pc, #1072]	; cf88 <uBloxReceiveEngine+0xc6c>
    cb54:	e5d33000 	ldrb	r3, [r3]
    cb58:	e1a02003 	mov	r2, r3
    cb5c:	e59f340c 	ldr	r3, [pc, #1036]	; cf70 <uBloxReceiveEngine+0xc54>
    cb60:	e5933000 	ldr	r3, [r3]
    cb64:	e0823003 	add	r3, r2, r3
    cb68:	e5d33000 	ldrb	r3, [r3]
    cb6c:	e3a00006 	mov	r0, #6	; 0x6
    cb70:	e1a01003 	mov	r1, r3
    cb74:	e59f2420 	ldr	r2, [pc, #1056]	; cf9c <uBloxReceiveEngine+0xc80>
    cb78:	e3a03006 	mov	r3, #6	; 0x6
    cb7c:	ebfff96b 	bl	b130 <uBloxSendMessage>
    cb80:	ea0000ec 	b	cf38 <uBloxReceiveEngine+0xc1c>
    cb84:	e59f33fc 	ldr	r3, [pc, #1020]	; cf88 <uBloxReceiveEngine+0xc6c>
    cb88:	e5d33000 	ldrb	r3, [r3]
    cb8c:	e3530002 	cmp	r3, #2	; 0x2
    cb90:	1a00000c 	bne	cbc8 <uBloxReceiveEngine+0x8ac>
    cb94:	e59f33ec 	ldr	r3, [pc, #1004]	; cf88 <uBloxReceiveEngine+0xc6c>
    cb98:	e5d33000 	ldrb	r3, [r3]
    cb9c:	e1a02003 	mov	r2, r3
    cba0:	e59f33c8 	ldr	r3, [pc, #968]	; cf70 <uBloxReceiveEngine+0xc54>
    cba4:	e5933000 	ldr	r3, [r3]
    cba8:	e0823003 	add	r3, r2, r3
    cbac:	e5d33000 	ldrb	r3, [r3]
    cbb0:	e24b2014 	sub	r2, fp, #20	; 0x14
    cbb4:	e3a00006 	mov	r0, #6	; 0x6
    cbb8:	e1a01003 	mov	r1, r3
    cbbc:	e3a03004 	mov	r3, #4	; 0x4
    cbc0:	ebfff95a 	bl	b130 <uBloxSendMessage>
    cbc4:	ea0000db 	b	cf38 <uBloxReceiveEngine+0xc1c>
    cbc8:	e59f33b8 	ldr	r3, [pc, #952]	; cf88 <uBloxReceiveEngine+0xc6c>
    cbcc:	e5d33000 	ldrb	r3, [r3]
    cbd0:	e3530003 	cmp	r3, #3	; 0x3
    cbd4:	1a00000c 	bne	cc0c <uBloxReceiveEngine+0x8f0>
    cbd8:	e59f33a8 	ldr	r3, [pc, #936]	; cf88 <uBloxReceiveEngine+0xc6c>
    cbdc:	e5d33000 	ldrb	r3, [r3]
    cbe0:	e1a02003 	mov	r2, r3
    cbe4:	e59f3384 	ldr	r3, [pc, #900]	; cf70 <uBloxReceiveEngine+0xc54>
    cbe8:	e5933000 	ldr	r3, [r3]
    cbec:	e0823003 	add	r3, r2, r3
    cbf0:	e5d33000 	ldrb	r3, [r3]
    cbf4:	e24b201c 	sub	r2, fp, #28	; 0x1c
    cbf8:	e3a00006 	mov	r0, #6	; 0x6
    cbfc:	e1a01003 	mov	r1, r3
    cc00:	e3a03008 	mov	r3, #8	; 0x8
    cc04:	ebfff949 	bl	b130 <uBloxSendMessage>
    cc08:	ea0000ca 	b	cf38 <uBloxReceiveEngine+0xc1c>
    cc0c:	e59f3374 	ldr	r3, [pc, #884]	; cf88 <uBloxReceiveEngine+0xc6c>
    cc10:	e5d33000 	ldrb	r3, [r3]
    cc14:	e1a02003 	mov	r2, r3
    cc18:	e59f3350 	ldr	r3, [pc, #848]	; cf70 <uBloxReceiveEngine+0xc54>
    cc1c:	e5933000 	ldr	r3, [r3]
    cc20:	e0823003 	add	r3, r2, r3
    cc24:	e5d33000 	ldrb	r3, [r3]
    cc28:	e3530023 	cmp	r3, #35	; 0x23
    cc2c:	1a000005 	bne	cc48 <uBloxReceiveEngine+0x92c>
    cc30:	e3a00006 	mov	r0, #6	; 0x6
    cc34:	e3a01023 	mov	r1, #35	; 0x23
    cc38:	e59f236c 	ldr	r2, [pc, #876]	; cfac <uBloxReceiveEngine+0xc90>
    cc3c:	e3a03028 	mov	r3, #40	; 0x28
    cc40:	ebfff93a 	bl	b130 <uBloxSendMessage>
    cc44:	ea0000bb 	b	cf38 <uBloxReceiveEngine+0xc1c>
    cc48:	e59f3338 	ldr	r3, [pc, #824]	; cf88 <uBloxReceiveEngine+0xc6c>
    cc4c:	e5d33000 	ldrb	r3, [r3]
    cc50:	e1a02003 	mov	r2, r3
    cc54:	e59f3314 	ldr	r3, [pc, #788]	; cf70 <uBloxReceiveEngine+0xc54>
    cc58:	e5933000 	ldr	r3, [r3]
    cc5c:	e0823003 	add	r3, r2, r3
    cc60:	e5d33000 	ldrb	r3, [r3]
    cc64:	e3530024 	cmp	r3, #36	; 0x24
    cc68:	1a000005 	bne	cc84 <uBloxReceiveEngine+0x968>
    cc6c:	e3a00006 	mov	r0, #6	; 0x6
    cc70:	e3a01024 	mov	r1, #36	; 0x24
    cc74:	e59f2334 	ldr	r2, [pc, #820]	; cfb0 <uBloxReceiveEngine+0xc94>
    cc78:	e3a03024 	mov	r3, #36	; 0x24
    cc7c:	ebfff92b 	bl	b130 <uBloxSendMessage>
    cc80:	ea0000ac 	b	cf38 <uBloxReceiveEngine+0xc1c>
    cc84:	e59f32fc 	ldr	r3, [pc, #764]	; cf88 <uBloxReceiveEngine+0xc6c>
    cc88:	e5d33000 	ldrb	r3, [r3]
    cc8c:	e1a02003 	mov	r2, r3
    cc90:	e59f32d8 	ldr	r3, [pc, #728]	; cf70 <uBloxReceiveEngine+0xc54>
    cc94:	e5933000 	ldr	r3, [r3]
    cc98:	e0823003 	add	r3, r2, r3
    cc9c:	e5d33000 	ldrb	r3, [r3]
    cca0:	e353001a 	cmp	r3, #26	; 0x1a
    cca4:	1a0000a3 	bne	cf38 <uBloxReceiveEngine+0xc1c>
    cca8:	e3a00006 	mov	r0, #6	; 0x6
    ccac:	e3a0101a 	mov	r1, #26	; 0x1a
    ccb0:	e59f22fc 	ldr	r2, [pc, #764]	; cfb4 <uBloxReceiveEngine+0xc98>
    ccb4:	e3a03028 	mov	r3, #40	; 0x28
    ccb8:	ebfff91c 	bl	b130 <uBloxSendMessage>
    ccbc:	ea00009d 	b	cf38 <uBloxReceiveEngine+0xc1c>
    ccc0:	e59f32cc 	ldr	r3, [pc, #716]	; cf94 <uBloxReceiveEngine+0xc78>
    ccc4:	e5d33000 	ldrb	r3, [r3]
    ccc8:	e3530000 	cmp	r3, #0	; 0x0
    cccc:	0a00005a 	beq	ce3c <uBloxReceiveEngine+0xb20>
    ccd0:	e59f22bc 	ldr	r2, [pc, #700]	; cf94 <uBloxReceiveEngine+0xc78>
    ccd4:	e3a03000 	mov	r3, #0	; 0x0
    ccd8:	e5c23000 	strb	r3, [r2]
    ccdc:	e59f32a4 	ldr	r3, [pc, #676]	; cf88 <uBloxReceiveEngine+0xc6c>
    cce0:	e5d33000 	ldrb	r3, [r3]
    cce4:	e2833001 	add	r3, r3, #1	; 0x1
    cce8:	e20330ff 	and	r3, r3, #255	; 0xff
    ccec:	e59f2294 	ldr	r2, [pc, #660]	; cf88 <uBloxReceiveEngine+0xc6c>
    ccf0:	e5c23000 	strb	r3, [r2]
    ccf4:	e59f2258 	ldr	r2, [pc, #600]	; cf54 <uBloxReceiveEngine+0xc38>
    ccf8:	e3a03050 	mov	r3, #80	; 0x50
    ccfc:	e5c23000 	strb	r3, [r2]
    cd00:	e59f327c 	ldr	r3, [pc, #636]	; cf84 <uBloxReceiveEngine+0xc68>
    cd04:	e5d33000 	ldrb	r3, [r3]
    cd08:	e3530002 	cmp	r3, #2	; 0x2
    cd0c:	1a000009 	bne	cd38 <uBloxReceiveEngine+0xa1c>
    cd10:	e59f3270 	ldr	r3, [pc, #624]	; cf88 <uBloxReceiveEngine+0xc6c>
    cd14:	e5d33000 	ldrb	r3, [r3]
    cd18:	e3530006 	cmp	r3, #6	; 0x6
    cd1c:	1a000005 	bne	cd38 <uBloxReceiveEngine+0xa1c>
    cd20:	e59f3260 	ldr	r3, [pc, #608]	; cf88 <uBloxReceiveEngine+0xc6c>
    cd24:	e5d33000 	ldrb	r3, [r3]
    cd28:	e2833001 	add	r3, r3, #1	; 0x1
    cd2c:	e20330ff 	and	r3, r3, #255	; 0xff
    cd30:	e59f2250 	ldr	r2, [pc, #592]	; cf88 <uBloxReceiveEngine+0xc6c>
    cd34:	e5c23000 	strb	r3, [r2]
    cd38:	e59f3248 	ldr	r3, [pc, #584]	; cf88 <uBloxReceiveEngine+0xc6c>
    cd3c:	e5d33000 	ldrb	r3, [r3]
    cd40:	e3530007 	cmp	r3, #7	; 0x7
    cd44:	1a000005 	bne	cd60 <uBloxReceiveEngine+0xa44>
    cd48:	e59f3238 	ldr	r3, [pc, #568]	; cf88 <uBloxReceiveEngine+0xc6c>
    cd4c:	e5d33000 	ldrb	r3, [r3]
    cd50:	e2833001 	add	r3, r3, #1	; 0x1
    cd54:	e20330ff 	and	r3, r3, #255	; 0xff
    cd58:	e59f2228 	ldr	r2, [pc, #552]	; cf88 <uBloxReceiveEngine+0xc6c>
    cd5c:	e5c23000 	strb	r3, [r2]
    cd60:	e59f3220 	ldr	r3, [pc, #544]	; cf88 <uBloxReceiveEngine+0xc6c>
    cd64:	e5d33000 	ldrb	r3, [r3]
    cd68:	e3530008 	cmp	r3, #8	; 0x8
    cd6c:	1a000003 	bne	cd80 <uBloxReceiveEngine+0xa64>
    cd70:	e59f31e0 	ldr	r3, [pc, #480]	; cf58 <uBloxReceiveEngine+0xc3c>
    cd74:	e3a02006 	mov	r2, #6	; 0x6
    cd78:	e5c32000 	strb	r2, [r3]
    cd7c:	ea00006d 	b	cf38 <uBloxReceiveEngine+0xc1c>
    cd80:	e59f21d0 	ldr	r2, [pc, #464]	; cf58 <uBloxReceiveEngine+0xc3c>
    cd84:	e3a03005 	mov	r3, #5	; 0x5
    cd88:	e5c23000 	strb	r3, [r2]
    cd8c:	e59f2204 	ldr	r2, [pc, #516]	; cf98 <uBloxReceiveEngine+0xc7c>
    cd90:	e3a03000 	mov	r3, #0	; 0x0
    cd94:	e5c23000 	strb	r3, [r2]
    cd98:	e59f21e0 	ldr	r2, [pc, #480]	; cf80 <uBloxReceiveEngine+0xc64>
    cd9c:	e3a0300a 	mov	r3, #10	; 0xa
    cda0:	e5c23000 	strb	r3, [r2]
    cda4:	e59f31dc 	ldr	r3, [pc, #476]	; cf88 <uBloxReceiveEngine+0xc6c>
    cda8:	e5d33000 	ldrb	r3, [r3]
    cdac:	e1a02003 	mov	r2, r3
    cdb0:	e59f11f0 	ldr	r1, [pc, #496]	; cfa8 <uBloxReceiveEngine+0xc8c>
    cdb4:	e1a03002 	mov	r3, r2
    cdb8:	e1a03083 	mov	r3, r3, lsl #1
    cdbc:	e0833002 	add	r3, r3, r2
    cdc0:	e0833001 	add	r3, r3, r1
    cdc4:	e5d33000 	ldrb	r3, [r3]
    cdc8:	e1a0c003 	mov	ip, r3
    cdcc:	e59f31b4 	ldr	r3, [pc, #436]	; cf88 <uBloxReceiveEngine+0xc6c>
    cdd0:	e5d33000 	ldrb	r3, [r3]
    cdd4:	e1a02003 	mov	r2, r3
    cdd8:	e59f11c8 	ldr	r1, [pc, #456]	; cfa8 <uBloxReceiveEngine+0xc8c>
    cddc:	e3a00001 	mov	r0, #1	; 0x1
    cde0:	e1a03002 	mov	r3, r2
    cde4:	e1a03083 	mov	r3, r3, lsl #1
    cde8:	e0833002 	add	r3, r3, r2
    cdec:	e0833001 	add	r3, r3, r1
    cdf0:	e0833000 	add	r3, r3, r0
    cdf4:	e5d33000 	ldrb	r3, [r3]
    cdf8:	e1a0e003 	mov	lr, r3
    cdfc:	e59f3184 	ldr	r3, [pc, #388]	; cf88 <uBloxReceiveEngine+0xc6c>
    ce00:	e5d33000 	ldrb	r3, [r3]
    ce04:	e1a02003 	mov	r2, r3
    ce08:	e59f1198 	ldr	r1, [pc, #408]	; cfa8 <uBloxReceiveEngine+0xc8c>
    ce0c:	e3a00002 	mov	r0, #2	; 0x2
    ce10:	e1a03002 	mov	r3, r2
    ce14:	e1a03083 	mov	r3, r3, lsl #1
    ce18:	e0833002 	add	r3, r3, r2
    ce1c:	e0833001 	add	r3, r3, r1
    ce20:	e0833000 	add	r3, r3, r0
    ce24:	e5d33000 	ldrb	r3, [r3]
    ce28:	e1a0000c 	mov	r0, ip
    ce2c:	e1a0100e 	mov	r1, lr
    ce30:	e1a02003 	mov	r2, r3
    ce34:	ebfff959 	bl	b3a0 <setMessageRate>
    ce38:	ea00003e 	b	cf38 <uBloxReceiveEngine+0xc1c>
    ce3c:	e59f313c 	ldr	r3, [pc, #316]	; cf80 <uBloxReceiveEngine+0xc64>
    ce40:	e5d33000 	ldrb	r3, [r3]
    ce44:	e3530000 	cmp	r3, #0	; 0x0
    ce48:	0a000006 	beq	ce68 <uBloxReceiveEngine+0xb4c>
    ce4c:	e59f312c 	ldr	r3, [pc, #300]	; cf80 <uBloxReceiveEngine+0xc64>
    ce50:	e5d33000 	ldrb	r3, [r3]
    ce54:	e2433001 	sub	r3, r3, #1	; 0x1
    ce58:	e20330ff 	and	r3, r3, #255	; 0xff
    ce5c:	e59f211c 	ldr	r2, [pc, #284]	; cf80 <uBloxReceiveEngine+0xc64>
    ce60:	e5c23000 	strb	r3, [r2]
    ce64:	ea000033 	b	cf38 <uBloxReceiveEngine+0xc1c>
    ce68:	e59f30e4 	ldr	r3, [pc, #228]	; cf54 <uBloxReceiveEngine+0xc38>
    ce6c:	e5d33000 	ldrb	r3, [r3]
    ce70:	e2433001 	sub	r3, r3, #1	; 0x1
    ce74:	e20330ff 	and	r3, r3, #255	; 0xff
    ce78:	e59f20d4 	ldr	r2, [pc, #212]	; cf54 <uBloxReceiveEngine+0xc38>
    ce7c:	e5c23000 	strb	r3, [r2]
    ce80:	e59f3100 	ldr	r3, [pc, #256]	; cf88 <uBloxReceiveEngine+0xc6c>
    ce84:	e5d33000 	ldrb	r3, [r3]
    ce88:	e1a02003 	mov	r2, r3
    ce8c:	e59f1114 	ldr	r1, [pc, #276]	; cfa8 <uBloxReceiveEngine+0xc8c>
    ce90:	e1a03002 	mov	r3, r2
    ce94:	e1a03083 	mov	r3, r3, lsl #1
    ce98:	e0833002 	add	r3, r3, r2
    ce9c:	e0833001 	add	r3, r3, r1
    cea0:	e5d33000 	ldrb	r3, [r3]
    cea4:	e1a0c003 	mov	ip, r3
    cea8:	e59f30d8 	ldr	r3, [pc, #216]	; cf88 <uBloxReceiveEngine+0xc6c>
    ceac:	e5d33000 	ldrb	r3, [r3]
    ceb0:	e1a02003 	mov	r2, r3
    ceb4:	e59f10ec 	ldr	r1, [pc, #236]	; cfa8 <uBloxReceiveEngine+0xc8c>
    ceb8:	e3a00001 	mov	r0, #1	; 0x1
    cebc:	e1a03002 	mov	r3, r2
    cec0:	e1a03083 	mov	r3, r3, lsl #1
    cec4:	e0833002 	add	r3, r3, r2
    cec8:	e0833001 	add	r3, r3, r1
    cecc:	e0833000 	add	r3, r3, r0
    ced0:	e5d33000 	ldrb	r3, [r3]
    ced4:	e1a0e003 	mov	lr, r3
    ced8:	e59f30a8 	ldr	r3, [pc, #168]	; cf88 <uBloxReceiveEngine+0xc6c>
    cedc:	e5d33000 	ldrb	r3, [r3]
    cee0:	e1a02003 	mov	r2, r3
    cee4:	e59f10bc 	ldr	r1, [pc, #188]	; cfa8 <uBloxReceiveEngine+0xc8c>
    cee8:	e3a00002 	mov	r0, #2	; 0x2
    ceec:	e1a03002 	mov	r3, r2
    cef0:	e1a03083 	mov	r3, r3, lsl #1
    cef4:	e0833002 	add	r3, r3, r2
    cef8:	e0833001 	add	r3, r3, r1
    cefc:	e0833000 	add	r3, r3, r0
    cf00:	e5d33000 	ldrb	r3, [r3]
    cf04:	e1a0000c 	mov	r0, ip
    cf08:	e1a0100e 	mov	r1, lr
    cf0c:	e1a02003 	mov	r2, r3
    cf10:	ebfff922 	bl	b3a0 <setMessageRate>
    cf14:	e59f2064 	ldr	r2, [pc, #100]	; cf80 <uBloxReceiveEngine+0xc64>
    cf18:	e3a0300a 	mov	r3, #10	; 0xa
    cf1c:	e5c23000 	strb	r3, [r2]
    cf20:	e59f206c 	ldr	r2, [pc, #108]	; cf94 <uBloxReceiveEngine+0xc78>
    cf24:	e3a03000 	mov	r3, #0	; 0x0
    cf28:	e5c23000 	strb	r3, [r2]
    cf2c:	e59f2024 	ldr	r2, [pc, #36]	; cf58 <uBloxReceiveEngine+0xc3c>
    cf30:	e3a03005 	mov	r3, #5	; 0x5
    cf34:	e5c23000 	strb	r3, [r2]
    cf38:	e24bd00c 	sub	sp, fp, #12	; 0xc
    cf3c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    cf40:	e12fff1e 	bx	lr
    cf44:	0000f6c9 	andeq	pc, r0, r9, asr #13
    cf48:	0000f6c1 	andeq	pc, r0, r1, asr #13
    cf4c:	40001a0c 	andmi	r1, r0, ip, lsl #20
    cf50:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    cf54:	40000562 	andmi	r0, r0, r2, ror #10
    cf58:	40001a31 	andmi	r1, r0, r1, lsr sl
    cf5c:	400024ac 	andmi	r2, r0, ip, lsr #9
    cf60:	40001a2f 	andmi	r1, r0, pc, lsr #20
    cf64:	0000f5f8 	streqd	pc, [r0], -r8
    cf68:	40000560 	andmi	r0, r0, r0, ror #10
    cf6c:	40001a1a 	andmi	r1, r0, sl, lsl sl
    cf70:	400024a8 	andmi	r2, r0, r8, lsr #9
    cf74:	0000f602 	andeq	pc, r0, r2, lsl #12
    cf78:	4000055e 	andmi	r0, r0, lr, asr r5
    cf7c:	40001a18 	andmi	r1, r0, r8, lsl sl
    cf80:	40001a30 	andmi	r1, r0, r0, lsr sl
    cf84:	40001a1c 	andmi	r1, r0, ip, lsl sl
    cf88:	400024a4 	andmi	r2, r0, r4, lsr #9
    cf8c:	0000f6ad 	andeq	pc, r0, sp, lsr #13
    cf90:	0000f699 	muleq	r0, r9, r6
    cf94:	40001a14 	andmi	r1, r0, r4, lsl sl
    cf98:	40001a17 	andmi	r1, r0, r7, lsl sl
    cf9c:	0000f693 	muleq	r0, r3, r6
    cfa0:	40001a15 	andmi	r1, r0, r5, lsl sl
    cfa4:	40001a16 	andmi	r1, r0, r6, lsl sl
    cfa8:	0000f67b 	andeq	pc, r0, fp, ror r6
    cfac:	0000f607 	andeq	pc, r0, r7, lsl #12
    cfb0:	0000f62f 	andeq	pc, r0, pc, lsr #12
    cfb4:	0000f653 	andeq	pc, r0, r3, asr r6

0000cfb8 <cos>:
    cfb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    cfba:	4a24      	ldr	r2, [pc, #144]	(d04c <.text+0xd04c>)
    cfbc:	4b24      	ldr	r3, [pc, #144]	(d050 <.text+0xd050>)
    cfbe:	4002      	ands	r2, r0
    cfc0:	b085      	sub	sp, #20
    cfc2:	1c05      	adds	r5, r0, #0
    cfc4:	1c0e      	adds	r6, r1, #0
    cfc6:	429a      	cmp	r2, r3
    cfc8:	dc02      	bgt.n	cfd0 <cos+0x18>
    cfca:	4a22      	ldr	r2, [pc, #136]	(d054 <.text+0xd054>)
    cfcc:	4b22      	ldr	r3, [pc, #136]	(d058 <.text+0xd058>)
    cfce:	e019      	b.n	d004 <cos+0x4c>
    cfd0:	4b22      	ldr	r3, [pc, #136]	(d05c <.text+0xd05c>)
    cfd2:	429a      	cmp	r2, r3
    cfd4:	dd04      	ble.n	cfe0 <cos+0x28>
    cfd6:	1c2a      	adds	r2, r5, #0
    cfd8:	1c33      	adds	r3, r6, #0
    cfda:	f002 faa3 	bl	f524 <____subdf3_from_thumb>
    cfde:	e02d      	b.n	d03c <cos+0x84>
    cfe0:	aa01      	add	r2, sp, #4
    cfe2:	f000 fa55 	bl	d490 <__ieee754_rem_pio2>
    cfe6:	2303      	movs	r3, #3
    cfe8:	1c05      	adds	r5, r0, #0
    cfea:	401d      	ands	r5, r3
    cfec:	2d01      	cmp	r5, #1
    cfee:	d00c      	beq.n	d00a <cos+0x52>
    cff0:	2d02      	cmp	r5, #2
    cff2:	d012      	beq.n	d01a <cos+0x62>
    cff4:	9801      	ldr	r0, [sp, #4]
    cff6:	9902      	ldr	r1, [sp, #8]
    cff8:	9e03      	ldr	r6, [sp, #12]
    cffa:	9f04      	ldr	r7, [sp, #16]
    cffc:	2d00      	cmp	r5, #0
    cffe:	d117      	bne.n	d030 <cos+0x78>
    d000:	1c32      	adds	r2, r6, #0
    d002:	1c3b      	adds	r3, r7, #0
    d004:	f000 fd24 	bl	da50 <__kernel_cos>
    d008:	e018      	b.n	d03c <cos+0x84>
    d00a:	9801      	ldr	r0, [sp, #4]
    d00c:	9902      	ldr	r1, [sp, #8]
    d00e:	9a03      	ldr	r2, [sp, #12]
    d010:	9b04      	ldr	r3, [sp, #16]
    d012:	9500      	str	r5, [sp, #0]
    d014:	f001 f9f0 	bl	e3f8 <__kernel_sin>
    d018:	e005      	b.n	d026 <cos+0x6e>
    d01a:	9801      	ldr	r0, [sp, #4]
    d01c:	9902      	ldr	r1, [sp, #8]
    d01e:	9a03      	ldr	r2, [sp, #12]
    d020:	9b04      	ldr	r3, [sp, #16]
    d022:	f000 fd15 	bl	da50 <__kernel_cos>
    d026:	2480      	movs	r4, #128
    d028:	0624      	lsls	r4, r4, #24
    d02a:	1902      	adds	r2, r0, r4
    d02c:	1c0b      	adds	r3, r1, #0
    d02e:	e007      	b.n	d040 <cos+0x88>
    d030:	2301      	movs	r3, #1
    d032:	9300      	str	r3, [sp, #0]
    d034:	1c32      	adds	r2, r6, #0
    d036:	1c3b      	adds	r3, r7, #0
    d038:	f001 f9de 	bl	e3f8 <__kernel_sin>
    d03c:	1c02      	adds	r2, r0, #0
    d03e:	1c0b      	adds	r3, r1, #0
    d040:	1c10      	adds	r0, r2, #0
    d042:	1c19      	adds	r1, r3, #0
    d044:	b005      	add	sp, #20
    d046:	bcf0      	pop	{r4, r5, r6, r7}
    d048:	bc04      	pop	{r2}
    d04a:	4710      	bx	r2
    d04c:	ffff 7fff 	undefined
    d050:	21fb      	movs	r1, #251
    d052:	3fe9      	subs	r7, #233
	...
    d05c:	ffff 7fef 	undefined

0000d060 <sin>:
    d060:	b570      	push	{r4, r5, r6, lr}
    d062:	4a25      	ldr	r2, [pc, #148]	(d0f8 <.text+0xd0f8>)
    d064:	4b25      	ldr	r3, [pc, #148]	(d0fc <.text+0xd0fc>)
    d066:	4002      	ands	r2, r0
    d068:	b085      	sub	sp, #20
    d06a:	1c05      	adds	r5, r0, #0
    d06c:	1c0e      	adds	r6, r1, #0
    d06e:	429a      	cmp	r2, r3
    d070:	dc04      	bgt.n	d07c <sin+0x1c>
    d072:	2300      	movs	r3, #0
    d074:	9300      	str	r3, [sp, #0]
    d076:	4a22      	ldr	r2, [pc, #136]	(d100 <.text+0xd100>)
    d078:	4b22      	ldr	r3, [pc, #136]	(d104 <.text+0xd104>)
    d07a:	e01c      	b.n	d0b6 <sin+0x56>
    d07c:	4b22      	ldr	r3, [pc, #136]	(d108 <.text+0xd108>)
    d07e:	429a      	cmp	r2, r3
    d080:	dd06      	ble.n	d090 <sin+0x30>
    d082:	1c2a      	adds	r2, r5, #0
    d084:	1c33      	adds	r3, r6, #0
    d086:	f002 fa4d 	bl	f524 <____subdf3_from_thumb>
    d08a:	1c03      	adds	r3, r0, #0
    d08c:	1c0c      	adds	r4, r1, #0
    d08e:	e02d      	b.n	d0ec <sin+0x8c>
    d090:	aa01      	add	r2, sp, #4
    d092:	f000 f9fd 	bl	d490 <__ieee754_rem_pio2>
    d096:	2303      	movs	r3, #3
    d098:	4003      	ands	r3, r0
    d09a:	2b01      	cmp	r3, #1
    d09c:	d00e      	beq.n	d0bc <sin+0x5c>
    d09e:	2b02      	cmp	r3, #2
    d0a0:	d013      	beq.n	d0ca <sin+0x6a>
    d0a2:	9801      	ldr	r0, [sp, #4]
    d0a4:	9902      	ldr	r1, [sp, #8]
    d0a6:	9c03      	ldr	r4, [sp, #12]
    d0a8:	9d04      	ldr	r5, [sp, #16]
    d0aa:	2b00      	cmp	r3, #0
    d0ac:	d116      	bne.n	d0dc <sin+0x7c>
    d0ae:	2301      	movs	r3, #1
    d0b0:	9300      	str	r3, [sp, #0]
    d0b2:	1c22      	adds	r2, r4, #0
    d0b4:	1c2b      	adds	r3, r5, #0
    d0b6:	f001 f99f 	bl	e3f8 <__kernel_sin>
    d0ba:	e7e6      	b.n	d08a <sin+0x2a>
    d0bc:	9801      	ldr	r0, [sp, #4]
    d0be:	9902      	ldr	r1, [sp, #8]
    d0c0:	9a03      	ldr	r2, [sp, #12]
    d0c2:	9b04      	ldr	r3, [sp, #16]
    d0c4:	f000 fcc4 	bl	da50 <__kernel_cos>
    d0c8:	e7df      	b.n	d08a <sin+0x2a>
    d0ca:	2401      	movs	r4, #1
    d0cc:	9801      	ldr	r0, [sp, #4]
    d0ce:	9902      	ldr	r1, [sp, #8]
    d0d0:	9a03      	ldr	r2, [sp, #12]
    d0d2:	9b04      	ldr	r3, [sp, #16]
    d0d4:	9400      	str	r4, [sp, #0]
    d0d6:	f001 f98f 	bl	e3f8 <__kernel_sin>
    d0da:	e003      	b.n	d0e4 <sin+0x84>
    d0dc:	1c22      	adds	r2, r4, #0
    d0de:	1c2b      	adds	r3, r5, #0
    d0e0:	f000 fcb6 	bl	da50 <__kernel_cos>
    d0e4:	2280      	movs	r2, #128
    d0e6:	0612      	lsls	r2, r2, #24
    d0e8:	1883      	adds	r3, r0, r2
    d0ea:	1c0c      	adds	r4, r1, #0
    d0ec:	1c18      	adds	r0, r3, #0
    d0ee:	1c21      	adds	r1, r4, #0
    d0f0:	b005      	add	sp, #20
    d0f2:	bc70      	pop	{r4, r5, r6}
    d0f4:	bc04      	pop	{r2}
    d0f6:	4710      	bx	r2
    d0f8:	ffff 7fff 	undefined
    d0fc:	21fb      	movs	r1, #251
    d0fe:	3fe9      	subs	r7, #233
	...
    d108:	ffff 7fef 	undefined

0000d10c <atan2>:
    d10c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d10e:	b08d      	sub	sp, #52
    d110:	1c1f      	adds	r7, r3, #0
    d112:	1c04      	adds	r4, r0, #0
    d114:	1c0d      	adds	r5, r1, #0
    d116:	1c16      	adds	r6, r2, #0
    d118:	f000 f8b4 	bl	d284 <__ieee754_atan2>
    d11c:	4b27      	ldr	r3, [pc, #156]	(d1bc <.text+0xd1bc>)
    d11e:	681b      	ldr	r3, [r3, #0]
    d120:	9002      	str	r0, [sp, #8]
    d122:	9103      	str	r1, [sp, #12]
    d124:	9300      	str	r3, [sp, #0]
    d126:	3301      	adds	r3, #1
    d128:	d041      	beq.n	d1ae <atan2+0xa2>
    d12a:	1c30      	adds	r0, r6, #0
    d12c:	1c39      	adds	r1, r7, #0
    d12e:	f001 fc6f 	bl	ea10 <isnan>
    d132:	2800      	cmp	r0, #0
    d134:	d13b      	bne.n	d1ae <atan2+0xa2>
    d136:	1c20      	adds	r0, r4, #0
    d138:	1c29      	adds	r1, r5, #0
    d13a:	f001 fc69 	bl	ea10 <isnan>
    d13e:	9001      	str	r0, [sp, #4]
    d140:	2800      	cmp	r0, #0
    d142:	d134      	bne.n	d1ae <atan2+0xa2>
    d144:	1c30      	adds	r0, r6, #0
    d146:	1c39      	adds	r1, r7, #0
    d148:	4a1d      	ldr	r2, [pc, #116]	(d1c0 <.text+0xd1c0>)
    d14a:	4b1e      	ldr	r3, [pc, #120]	(d1c4 <.text+0xd1c4>)
    d14c:	f002 f9ee 	bl	f52c <____eqdf2_from_thumb>
    d150:	2800      	cmp	r0, #0
    d152:	d12c      	bne.n	d1ae <atan2+0xa2>
    d154:	1c20      	adds	r0, r4, #0
    d156:	1c29      	adds	r1, r5, #0
    d158:	4a19      	ldr	r2, [pc, #100]	(d1c0 <.text+0xd1c0>)
    d15a:	4b1a      	ldr	r3, [pc, #104]	(d1c4 <.text+0xd1c4>)
    d15c:	f002 f9e6 	bl	f52c <____eqdf2_from_thumb>
    d160:	2800      	cmp	r0, #0
    d162:	d124      	bne.n	d1ae <atan2+0xa2>
    d164:	2301      	movs	r3, #1
    d166:	9304      	str	r3, [sp, #16]
    d168:	4b17      	ldr	r3, [pc, #92]	(d1c8 <.text+0xd1c8>)
    d16a:	9305      	str	r3, [sp, #20]
    d16c:	9b01      	ldr	r3, [sp, #4]
    d16e:	9406      	str	r4, [sp, #24]
    d170:	9507      	str	r5, [sp, #28]
    d172:	930c      	str	r3, [sp, #48]
    d174:	4b12      	ldr	r3, [pc, #72]	(d1c0 <.text+0xd1c0>)
    d176:	4c13      	ldr	r4, [pc, #76]	(d1c4 <.text+0xd1c4>)
    d178:	930a      	str	r3, [sp, #40]
    d17a:	940b      	str	r4, [sp, #44]
    d17c:	9c00      	ldr	r4, [sp, #0]
    d17e:	9608      	str	r6, [sp, #32]
    d180:	9709      	str	r7, [sp, #36]
    d182:	2c02      	cmp	r4, #2
    d184:	d004      	beq.n	d190 <atan2+0x84>
    d186:	a804      	add	r0, sp, #16
    d188:	f001 fc54 	bl	ea34 <matherr>
    d18c:	2800      	cmp	r0, #0
    d18e:	d103      	bne.n	d198 <atan2+0x8c>
    d190:	f002 f992 	bl	f4b8 <__errno>
    d194:	2321      	movs	r3, #33
    d196:	6003      	str	r3, [r0, #0]
    d198:	9b0c      	ldr	r3, [sp, #48]
    d19a:	2b00      	cmp	r3, #0
    d19c:	d003      	beq.n	d1a6 <atan2+0x9a>
    d19e:	f002 f98b 	bl	f4b8 <__errno>
    d1a2:	9b0c      	ldr	r3, [sp, #48]
    d1a4:	6003      	str	r3, [r0, #0]
    d1a6:	9b0a      	ldr	r3, [sp, #40]
    d1a8:	9c0b      	ldr	r4, [sp, #44]
    d1aa:	9302      	str	r3, [sp, #8]
    d1ac:	9403      	str	r4, [sp, #12]
    d1ae:	9802      	ldr	r0, [sp, #8]
    d1b0:	9903      	ldr	r1, [sp, #12]
    d1b2:	b00d      	add	sp, #52
    d1b4:	bcf0      	pop	{r4, r5, r6, r7}
    d1b6:	bc04      	pop	{r2}
    d1b8:	4710      	bx	r2
    d1ba:	0000      	lsls	r0, r0, #0
    d1bc:	f8e8 0000 	str??.w	r0, [r8]
	...
    d1c8:	f8f0 0000 	ldr??.w	r0, [r0]

0000d1cc <sqrt>:
    d1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    d1ce:	b08d      	sub	sp, #52
    d1d0:	1c04      	adds	r4, r0, #0
    d1d2:	1c0d      	adds	r5, r1, #0
    d1d4:	f000 fb6c 	bl	d8b0 <__ieee754_sqrt>
    d1d8:	4b26      	ldr	r3, [pc, #152]	(d274 <.text+0xd274>)
    d1da:	681b      	ldr	r3, [r3, #0]
    d1dc:	9002      	str	r0, [sp, #8]
    d1de:	9103      	str	r1, [sp, #12]
    d1e0:	9300      	str	r3, [sp, #0]
    d1e2:	3301      	adds	r3, #1
    d1e4:	d03f      	beq.n	d266 <sqrt+0x9a>
    d1e6:	1c20      	adds	r0, r4, #0
    d1e8:	1c29      	adds	r1, r5, #0
    d1ea:	f001 fc11 	bl	ea10 <isnan>
    d1ee:	9001      	str	r0, [sp, #4]
    d1f0:	2800      	cmp	r0, #0
    d1f2:	d138      	bne.n	d266 <sqrt+0x9a>
    d1f4:	4e20      	ldr	r6, [pc, #128]	(d278 <.text+0xd278>)
    d1f6:	4f21      	ldr	r7, [pc, #132]	(d27c <.text+0xd27c>)
    d1f8:	1c20      	adds	r0, r4, #0
    d1fa:	1c29      	adds	r1, r5, #0
    d1fc:	1c32      	adds	r2, r6, #0
    d1fe:	1c3b      	adds	r3, r7, #0
    d200:	f002 f998 	bl	f534 <____ltdf2_from_thumb>
    d204:	2800      	cmp	r0, #0
    d206:	da2e      	bge.n	d266 <sqrt+0x9a>
    d208:	2301      	movs	r3, #1
    d20a:	9304      	str	r3, [sp, #16]
    d20c:	4b1c      	ldr	r3, [pc, #112]	(d280 <.text+0xd280>)
    d20e:	9408      	str	r4, [sp, #32]
    d210:	9509      	str	r5, [sp, #36]
    d212:	9305      	str	r3, [sp, #20]
    d214:	9406      	str	r4, [sp, #24]
    d216:	9507      	str	r5, [sp, #28]
    d218:	9b01      	ldr	r3, [sp, #4]
    d21a:	9c00      	ldr	r4, [sp, #0]
    d21c:	930c      	str	r3, [sp, #48]
    d21e:	2c00      	cmp	r4, #0
    d220:	d102      	bne.n	d228 <sqrt+0x5c>
    d222:	960a      	str	r6, [sp, #40]
    d224:	970b      	str	r7, [sp, #44]
    d226:	e00a      	b.n	d23e <sqrt+0x72>
    d228:	1c3b      	adds	r3, r7, #0
    d22a:	1c30      	adds	r0, r6, #0
    d22c:	1c39      	adds	r1, r7, #0
    d22e:	1c32      	adds	r2, r6, #0
    d230:	f002 f984 	bl	f53c <____divdf3_from_thumb>
    d234:	9b00      	ldr	r3, [sp, #0]
    d236:	900a      	str	r0, [sp, #40]
    d238:	910b      	str	r1, [sp, #44]
    d23a:	2b02      	cmp	r3, #2
    d23c:	d004      	beq.n	d248 <sqrt+0x7c>
    d23e:	a804      	add	r0, sp, #16
    d240:	f001 fbf8 	bl	ea34 <matherr>
    d244:	2800      	cmp	r0, #0
    d246:	d103      	bne.n	d250 <sqrt+0x84>
    d248:	f002 f936 	bl	f4b8 <__errno>
    d24c:	2321      	movs	r3, #33
    d24e:	6003      	str	r3, [r0, #0]
    d250:	9b0c      	ldr	r3, [sp, #48]
    d252:	2b00      	cmp	r3, #0
    d254:	d003      	beq.n	d25e <sqrt+0x92>
    d256:	f002 f92f 	bl	f4b8 <__errno>
    d25a:	9b0c      	ldr	r3, [sp, #48]
    d25c:	6003      	str	r3, [r0, #0]
    d25e:	9b0a      	ldr	r3, [sp, #40]
    d260:	9c0b      	ldr	r4, [sp, #44]
    d262:	9302      	str	r3, [sp, #8]
    d264:	9403      	str	r4, [sp, #12]
    d266:	9802      	ldr	r0, [sp, #8]
    d268:	9903      	ldr	r1, [sp, #12]
    d26a:	b00d      	add	sp, #52
    d26c:	bcf0      	pop	{r4, r5, r6, r7}
    d26e:	bc04      	pop	{r2}
    d270:	4710      	bx	r2
    d272:	0000      	lsls	r0, r0, #0
    d274:	f8e8 0000 	str??.w	r0, [r8]
	...
    d280:	f8f8 0000 	ldr??.w	r0, [r8]

0000d284 <__ieee754_atan2>:
    d284:	b5f0      	push	{r4, r5, r6, r7, lr}
    d286:	4f69      	ldr	r7, [pc, #420]	(d42c <.text+0xd42c>)
    d288:	1c05      	adds	r5, r0, #0
    d28a:	1c10      	adds	r0, r2, #0
    d28c:	b085      	sub	sp, #20
    d28e:	1c1c      	adds	r4, r3, #0
    d290:	4038      	ands	r0, r7
    d292:	9004      	str	r0, [sp, #16]
    d294:	9200      	str	r2, [sp, #0]
    d296:	9301      	str	r3, [sp, #4]
    d298:	4263      	negs	r3, r4
    d29a:	4323      	orrs	r3, r4
    d29c:	46a4      	mov	ip, r4
    d29e:	9c04      	ldr	r4, [sp, #16]
    d2a0:	0fdb      	lsrs	r3, r3, #31
    d2a2:	4323      	orrs	r3, r4
    d2a4:	4c62      	ldr	r4, [pc, #392]	(d430 <.text+0xd430>)
    d2a6:	1c0e      	adds	r6, r1, #0
    d2a8:	9202      	str	r2, [sp, #8]
    d2aa:	1c30      	adds	r0, r6, #0
    d2ac:	42a3      	cmp	r3, r4
    d2ae:	d807      	bhi.n	d2c0 <__ieee754_atan2+0x3c>
    d2b0:	4273      	negs	r3, r6
    d2b2:	4333      	orrs	r3, r6
    d2b4:	402f      	ands	r7, r5
    d2b6:	0fdb      	lsrs	r3, r3, #31
    d2b8:	433b      	orrs	r3, r7
    d2ba:	9503      	str	r5, [sp, #12]
    d2bc:	42a3      	cmp	r3, r4
    d2be:	d906      	bls.n	d2ce <__ieee754_atan2+0x4a>
    d2c0:	1c28      	adds	r0, r5, #0
    d2c2:	1c31      	adds	r1, r6, #0
    d2c4:	9a00      	ldr	r2, [sp, #0]
    d2c6:	9b01      	ldr	r3, [sp, #4]
    d2c8:	f002 f93c 	bl	f544 <____adddf3_from_thumb>
    d2cc:	e0a5      	b.n	d41a <__ieee754_atan2+0x196>
    d2ce:	9902      	ldr	r1, [sp, #8]
    d2d0:	4a58      	ldr	r2, [pc, #352]	(d434 <.text+0xd434>)
    d2d2:	4664      	mov	r4, ip
    d2d4:	188b      	adds	r3, r1, r2
    d2d6:	431c      	orrs	r4, r3
    d2d8:	d104      	bne.n	d2e4 <__ieee754_atan2+0x60>
    d2da:	1c28      	adds	r0, r5, #0
    d2dc:	1c31      	adds	r1, r6, #0
    d2de:	f001 f947 	bl	e570 <atan>
    d2e2:	e09a      	b.n	d41a <__ieee754_atan2+0x196>
    d2e4:	9903      	ldr	r1, [sp, #12]
    d2e6:	9c02      	ldr	r4, [sp, #8]
    d2e8:	0fcb      	lsrs	r3, r1, #31
    d2ea:	17a2      	asrs	r2, r4, #30
    d2ec:	2102      	movs	r1, #2
    d2ee:	400a      	ands	r2, r1
    d2f0:	1c1c      	adds	r4, r3, #0
    d2f2:	4314      	orrs	r4, r2
    d2f4:	4338      	orrs	r0, r7
    d2f6:	d109      	bne.n	d30c <__ieee754_atan2+0x88>
    d2f8:	2c02      	cmp	r4, #2
    d2fa:	d039      	beq.n	d370 <__ieee754_atan2+0xec>
    d2fc:	2c02      	cmp	r4, #2
    d2fe:	dc03      	bgt.n	d308 <__ieee754_atan2+0x84>
    d300:	2c00      	cmp	r4, #0
    d302:	db00      	blt.n	d306 <__ieee754_atan2+0x82>
    d304:	e08b      	b.n	d41e <__ieee754_atan2+0x19a>
    d306:	e001      	b.n	d30c <__ieee754_atan2+0x88>
    d308:	2c03      	cmp	r4, #3
    d30a:	d034      	beq.n	d376 <__ieee754_atan2+0xf2>
    d30c:	9804      	ldr	r0, [sp, #16]
    d30e:	4661      	mov	r1, ip
    d310:	4308      	orrs	r0, r1
    d312:	d103      	bne.n	d31c <__ieee754_atan2+0x98>
    d314:	9a03      	ldr	r2, [sp, #12]
    d316:	2a00      	cmp	r2, #0
    d318:	db3c      	blt.n	d394 <__ieee754_atan2+0x110>
    d31a:	e03e      	b.n	d39a <__ieee754_atan2+0x116>
    d31c:	4b44      	ldr	r3, [pc, #272]	(d430 <.text+0xd430>)
    d31e:	9804      	ldr	r0, [sp, #16]
    d320:	4298      	cmp	r0, r3
    d322:	d131      	bne.n	d388 <__ieee754_atan2+0x104>
    d324:	4287      	cmp	r7, r0
    d326:	d117      	bne.n	d358 <__ieee754_atan2+0xd4>
    d328:	2c01      	cmp	r4, #1
    d32a:	d012      	beq.n	d352 <__ieee754_atan2+0xce>
    d32c:	2c01      	cmp	r4, #1
    d32e:	dc02      	bgt.n	d336 <__ieee754_atan2+0xb2>
    d330:	2c00      	cmp	r4, #0
    d332:	d00b      	beq.n	d34c <__ieee754_atan2+0xc8>
    d334:	e028      	b.n	d388 <__ieee754_atan2+0x104>
    d336:	2c02      	cmp	r4, #2
    d338:	d002      	beq.n	d340 <__ieee754_atan2+0xbc>
    d33a:	2c03      	cmp	r4, #3
    d33c:	d124      	bne.n	d388 <__ieee754_atan2+0x104>
    d33e:	e002      	b.n	d346 <__ieee754_atan2+0xc2>
    d340:	4d3d      	ldr	r5, [pc, #244]	(d438 <.text+0xd438>)
    d342:	4e3e      	ldr	r6, [pc, #248]	(d43c <.text+0xd43c>)
    d344:	e06b      	b.n	d41e <__ieee754_atan2+0x19a>
    d346:	4d3e      	ldr	r5, [pc, #248]	(d440 <.text+0xd440>)
    d348:	4e3e      	ldr	r6, [pc, #248]	(d444 <.text+0xd444>)
    d34a:	e068      	b.n	d41e <__ieee754_atan2+0x19a>
    d34c:	4d3e      	ldr	r5, [pc, #248]	(d448 <.text+0xd448>)
    d34e:	4e3f      	ldr	r6, [pc, #252]	(d44c <.text+0xd44c>)
    d350:	e065      	b.n	d41e <__ieee754_atan2+0x19a>
    d352:	4d3f      	ldr	r5, [pc, #252]	(d450 <.text+0xd450>)
    d354:	4e3f      	ldr	r6, [pc, #252]	(d454 <.text+0xd454>)
    d356:	e062      	b.n	d41e <__ieee754_atan2+0x19a>
    d358:	2c01      	cmp	r4, #1
    d35a:	d012      	beq.n	d382 <__ieee754_atan2+0xfe>
    d35c:	2c01      	cmp	r4, #1
    d35e:	dc02      	bgt.n	d366 <__ieee754_atan2+0xe2>
    d360:	2c00      	cmp	r4, #0
    d362:	d00b      	beq.n	d37c <__ieee754_atan2+0xf8>
    d364:	e010      	b.n	d388 <__ieee754_atan2+0x104>
    d366:	2c02      	cmp	r4, #2
    d368:	d002      	beq.n	d370 <__ieee754_atan2+0xec>
    d36a:	2c03      	cmp	r4, #3
    d36c:	d10c      	bne.n	d388 <__ieee754_atan2+0x104>
    d36e:	e002      	b.n	d376 <__ieee754_atan2+0xf2>
    d370:	4d39      	ldr	r5, [pc, #228]	(d458 <.text+0xd458>)
    d372:	4e3a      	ldr	r6, [pc, #232]	(d45c <.text+0xd45c>)
    d374:	e053      	b.n	d41e <__ieee754_atan2+0x19a>
    d376:	4d3a      	ldr	r5, [pc, #232]	(d460 <.text+0xd460>)
    d378:	4e3a      	ldr	r6, [pc, #232]	(d464 <.text+0xd464>)
    d37a:	e050      	b.n	d41e <__ieee754_atan2+0x19a>
    d37c:	4d3a      	ldr	r5, [pc, #232]	(d468 <.text+0xd468>)
    d37e:	4e3b      	ldr	r6, [pc, #236]	(d46c <.text+0xd46c>)
    d380:	e04d      	b.n	d41e <__ieee754_atan2+0x19a>
    d382:	4d3b      	ldr	r5, [pc, #236]	(d470 <.text+0xd470>)
    d384:	4e3b      	ldr	r6, [pc, #236]	(d474 <.text+0xd474>)
    d386:	e04a      	b.n	d41e <__ieee754_atan2+0x19a>
    d388:	4b29      	ldr	r3, [pc, #164]	(d430 <.text+0xd430>)
    d38a:	429f      	cmp	r7, r3
    d38c:	d108      	bne.n	d3a0 <__ieee754_atan2+0x11c>
    d38e:	9903      	ldr	r1, [sp, #12]
    d390:	2900      	cmp	r1, #0
    d392:	da02      	bge.n	d39a <__ieee754_atan2+0x116>
    d394:	4d38      	ldr	r5, [pc, #224]	(d478 <.text+0xd478>)
    d396:	4e39      	ldr	r6, [pc, #228]	(d47c <.text+0xd47c>)
    d398:	e041      	b.n	d41e <__ieee754_atan2+0x19a>
    d39a:	4d39      	ldr	r5, [pc, #228]	(d480 <.text+0xd480>)
    d39c:	4e39      	ldr	r6, [pc, #228]	(d484 <.text+0xd484>)
    d39e:	e03e      	b.n	d41e <__ieee754_atan2+0x19a>
    d3a0:	9a04      	ldr	r2, [sp, #16]
    d3a2:	1abb      	subs	r3, r7, r2
    d3a4:	151b      	asrs	r3, r3, #20
    d3a6:	2b3c      	cmp	r3, #60
    d3a8:	dd02      	ble.n	d3b0 <__ieee754_atan2+0x12c>
    d3aa:	4d35      	ldr	r5, [pc, #212]	(d480 <.text+0xd480>)
    d3ac:	4e35      	ldr	r6, [pc, #212]	(d484 <.text+0xd484>)
    d3ae:	e013      	b.n	d3d8 <__ieee754_atan2+0x154>
    d3b0:	9802      	ldr	r0, [sp, #8]
    d3b2:	2800      	cmp	r0, #0
    d3b4:	da04      	bge.n	d3c0 <__ieee754_atan2+0x13c>
    d3b6:	333c      	adds	r3, #60
    d3b8:	da02      	bge.n	d3c0 <__ieee754_atan2+0x13c>
    d3ba:	4d2b      	ldr	r5, [pc, #172]	(d468 <.text+0xd468>)
    d3bc:	4e2b      	ldr	r6, [pc, #172]	(d46c <.text+0xd46c>)
    d3be:	e00b      	b.n	d3d8 <__ieee754_atan2+0x154>
    d3c0:	9a00      	ldr	r2, [sp, #0]
    d3c2:	9b01      	ldr	r3, [sp, #4]
    d3c4:	1c28      	adds	r0, r5, #0
    d3c6:	1c31      	adds	r1, r6, #0
    d3c8:	f002 f8b8 	bl	f53c <____divdf3_from_thumb>
    d3cc:	f001 fa7e 	bl	e8cc <fabs>
    d3d0:	f001 f8ce 	bl	e570 <atan>
    d3d4:	1c05      	adds	r5, r0, #0
    d3d6:	1c0e      	adds	r6, r1, #0
    d3d8:	2c01      	cmp	r4, #1
    d3da:	d004      	beq.n	d3e6 <__ieee754_atan2+0x162>
    d3dc:	2c02      	cmp	r4, #2
    d3de:	d007      	beq.n	d3f0 <__ieee754_atan2+0x16c>
    d3e0:	2c00      	cmp	r4, #0
    d3e2:	d110      	bne.n	d406 <__ieee754_atan2+0x182>
    d3e4:	e01b      	b.n	d41e <__ieee754_atan2+0x19a>
    d3e6:	2080      	movs	r0, #128
    d3e8:	0600      	lsls	r0, r0, #24
    d3ea:	182b      	adds	r3, r5, r0
    d3ec:	1c1d      	adds	r5, r3, #0
    d3ee:	e016      	b.n	d41e <__ieee754_atan2+0x19a>
    d3f0:	4a25      	ldr	r2, [pc, #148]	(d488 <.text+0xd488>)
    d3f2:	4b26      	ldr	r3, [pc, #152]	(d48c <.text+0xd48c>)
    d3f4:	1c28      	adds	r0, r5, #0
    d3f6:	1c31      	adds	r1, r6, #0
    d3f8:	f002 f894 	bl	f524 <____subdf3_from_thumb>
    d3fc:	1c02      	adds	r2, r0, #0
    d3fe:	1c0b      	adds	r3, r1, #0
    d400:	4815      	ldr	r0, [pc, #84]	(d458 <.text+0xd458>)
    d402:	4916      	ldr	r1, [pc, #88]	(d45c <.text+0xd45c>)
    d404:	e007      	b.n	d416 <__ieee754_atan2+0x192>
    d406:	4a20      	ldr	r2, [pc, #128]	(d488 <.text+0xd488>)
    d408:	4b20      	ldr	r3, [pc, #128]	(d48c <.text+0xd48c>)
    d40a:	1c28      	adds	r0, r5, #0
    d40c:	1c31      	adds	r1, r6, #0
    d40e:	f002 f889 	bl	f524 <____subdf3_from_thumb>
    d412:	4a11      	ldr	r2, [pc, #68]	(d458 <.text+0xd458>)
    d414:	4b11      	ldr	r3, [pc, #68]	(d45c <.text+0xd45c>)
    d416:	f002 f885 	bl	f524 <____subdf3_from_thumb>
    d41a:	1c05      	adds	r5, r0, #0
    d41c:	1c0e      	adds	r6, r1, #0
    d41e:	1c28      	adds	r0, r5, #0
    d420:	1c31      	adds	r1, r6, #0
    d422:	b005      	add	sp, #20
    d424:	bcf0      	pop	{r4, r5, r6, r7}
    d426:	bc04      	pop	{r2}
    d428:	4710      	bx	r2
    d42a:	0000      	lsls	r0, r0, #0
    d42c:	ffff 7fff 	undefined
    d430:	0000      	lsls	r0, r0, #0
    d432:	7ff0      	ldrb	r0, [r6, #31]
    d434:	0000      	lsls	r0, r0, #0
    d436:	c010      	stmia	r0!, {r4}
    d438:	d97c      	bls.n	d534 <__ieee754_rem_pio2+0xa4>
    d43a:	4002      	ands	r2, r0
    d43c:	21d2      	movs	r1, #210
    d43e:	7f33      	ldrb	r3, [r6, #28]
    d440:	d97c      	bls.n	d53c <__ieee754_rem_pio2+0xac>
    d442:	c002      	stmia	r0!, {r1}
    d444:	21d2      	movs	r1, #210
    d446:	7f33      	ldrb	r3, [r6, #28]
    d448:	21fb      	movs	r1, #251
    d44a:	3fe9      	subs	r7, #233
    d44c:	2d18      	cmp	r5, #24
    d44e:	5444      	strb	r4, [r0, r1]
    d450:	21fb      	movs	r1, #251
    d452:	bfe9      	itett	al
    d454:	2d18      	cmp	r5, #24
    d456:	5444      	strb	r4, [r0, r1]
    d458:	21fb      	movs	r1, #251
    d45a:	4009      	ands	r1, r1
    d45c:	2d18      	cmp	r5, #24
    d45e:	5444      	strb	r4, [r0, r1]
    d460:	21fb      	movs	r1, #251
    d462:	c009      	stmia	r0!, {r0, r3}
    d464:	2d18      	cmp	r5, #24
    d466:	5444      	strb	r4, [r0, r1]
	...
    d470:	0000      	lsls	r0, r0, #0
    d472:	8000      	strh	r0, [r0, #0]
    d474:	0000      	lsls	r0, r0, #0
    d476:	0000      	lsls	r0, r0, #0
    d478:	21fb      	movs	r1, #251
    d47a:	bff9      	ittee	<und>
    d47c:	2d18      	cmp	r5, #24
    d47e:	5444      	strb	r4, [r0, r1]
    d480:	21fb      	movs	r1, #251
    d482:	3ff9      	subs	r7, #249
    d484:	2d18      	cmp	r5, #24
    d486:	5444      	strb	r4, [r0, r1]
    d488:	a626      	add	r6, pc, #152	(adr r6,d524 <__ieee754_rem_pio2+0x94>)
    d48a:	3ca1      	subs	r4, #161
    d48c:	5c07      	ldrb	r7, [r0, r0]
    d48e:	3314      	adds	r3, #20

0000d490 <__ieee754_rem_pio2>:
    d490:	b5f0      	push	{r4, r5, r6, r7, lr}
    d492:	b093      	sub	sp, #76
    d494:	9009      	str	r0, [sp, #36]
    d496:	4bd7      	ldr	r3, [pc, #860]	(d7f4 <.text+0xd7f4>)
    d498:	9f09      	ldr	r7, [sp, #36]
    d49a:	401f      	ands	r7, r3
    d49c:	4bd6      	ldr	r3, [pc, #856]	(d7f8 <.text+0xd7f8>)
    d49e:	1c05      	adds	r5, r0, #0
    d4a0:	1c0e      	adds	r6, r1, #0
    d4a2:	9202      	str	r2, [sp, #8]
    d4a4:	429f      	cmp	r7, r3
    d4a6:	dc07      	bgt.n	d4b8 <__ieee754_rem_pio2+0x28>
    d4a8:	4bd4      	ldr	r3, [pc, #848]	(d7fc <.text+0xd7fc>)
    d4aa:	4cd5      	ldr	r4, [pc, #852]	(d800 <.text+0xd800>)
    d4ac:	6093      	str	r3, [r2, #8]
    d4ae:	60d4      	str	r4, [r2, #12]
    d4b0:	2300      	movs	r3, #0
    d4b2:	6015      	str	r5, [r2, #0]
    d4b4:	6056      	str	r6, [r2, #4]
    d4b6:	e023      	b.n	d500 <__ieee754_rem_pio2+0x70>
    d4b8:	4bd2      	ldr	r3, [pc, #840]	(d804 <.text+0xd804>)
    d4ba:	429f      	cmp	r7, r3
    d4bc:	dc6e      	bgt.n	d59c <__ieee754_rem_pio2+0x10c>
    d4be:	9b09      	ldr	r3, [sp, #36]
    d4c0:	2b00      	cmp	r3, #0
    d4c2:	dd35      	ble.n	d530 <__ieee754_rem_pio2+0xa0>
    d4c4:	4ad0      	ldr	r2, [pc, #832]	(d808 <.text+0xd808>)
    d4c6:	4bd1      	ldr	r3, [pc, #836]	(d80c <.text+0xd80c>)
    d4c8:	f002 f82c 	bl	f524 <____subdf3_from_thumb>
    d4cc:	4bd0      	ldr	r3, [pc, #832]	(d810 <.text+0xd810>)
    d4ce:	1c04      	adds	r4, r0, #0
    d4d0:	1c0d      	adds	r5, r1, #0
    d4d2:	429f      	cmp	r7, r3
    d4d4:	d016      	beq.n	d504 <__ieee754_rem_pio2+0x74>
    d4d6:	4acf      	ldr	r2, [pc, #828]	(d814 <.text+0xd814>)
    d4d8:	4bcf      	ldr	r3, [pc, #828]	(d818 <.text+0xd818>)
    d4da:	f002 f823 	bl	f524 <____subdf3_from_thumb>
    d4de:	1c0b      	adds	r3, r1, #0
    d4e0:	9902      	ldr	r1, [sp, #8]
    d4e2:	1c02      	adds	r2, r0, #0
    d4e4:	600a      	str	r2, [r1, #0]
    d4e6:	604b      	str	r3, [r1, #4]
    d4e8:	1c20      	adds	r0, r4, #0
    d4ea:	1c29      	adds	r1, r5, #0
    d4ec:	f002 f81a 	bl	f524 <____subdf3_from_thumb>
    d4f0:	4ac8      	ldr	r2, [pc, #800]	(d814 <.text+0xd814>)
    d4f2:	4bc9      	ldr	r3, [pc, #804]	(d818 <.text+0xd818>)
    d4f4:	f002 f816 	bl	f524 <____subdf3_from_thumb>
    d4f8:	9a02      	ldr	r2, [sp, #8]
    d4fa:	6090      	str	r0, [r2, #8]
    d4fc:	60d1      	str	r1, [r2, #12]
    d4fe:	2301      	movs	r3, #1
    d500:	9308      	str	r3, [sp, #32]
    d502:	e1ce      	b.n	d8a2 <.text+0xd8a2>
    d504:	4ac5      	ldr	r2, [pc, #788]	(d81c <.text+0xd81c>)
    d506:	4bc6      	ldr	r3, [pc, #792]	(d820 <.text+0xd820>)
    d508:	f002 f80c 	bl	f524 <____subdf3_from_thumb>
    d50c:	4ac5      	ldr	r2, [pc, #788]	(d824 <.text+0xd824>)
    d50e:	4bc6      	ldr	r3, [pc, #792]	(d828 <.text+0xd828>)
    d510:	1c04      	adds	r4, r0, #0
    d512:	1c0d      	adds	r5, r1, #0
    d514:	f002 f806 	bl	f524 <____subdf3_from_thumb>
    d518:	1c0b      	adds	r3, r1, #0
    d51a:	9902      	ldr	r1, [sp, #8]
    d51c:	1c02      	adds	r2, r0, #0
    d51e:	600a      	str	r2, [r1, #0]
    d520:	604b      	str	r3, [r1, #4]
    d522:	1c20      	adds	r0, r4, #0
    d524:	1c29      	adds	r1, r5, #0
    d526:	f001 fffd 	bl	f524 <____subdf3_from_thumb>
    d52a:	4abe      	ldr	r2, [pc, #760]	(d824 <.text+0xd824>)
    d52c:	4bbe      	ldr	r3, [pc, #760]	(d828 <.text+0xd828>)
    d52e:	e7e1      	b.n	d4f4 <__ieee754_rem_pio2+0x64>
    d530:	4ab5      	ldr	r2, [pc, #724]	(d808 <.text+0xd808>)
    d532:	4bb6      	ldr	r3, [pc, #728]	(d80c <.text+0xd80c>)
    d534:	f002 f806 	bl	f544 <____adddf3_from_thumb>
    d538:	4bb5      	ldr	r3, [pc, #724]	(d810 <.text+0xd810>)
    d53a:	1c04      	adds	r4, r0, #0
    d53c:	1c0d      	adds	r5, r1, #0
    d53e:	429f      	cmp	r7, r3
    d540:	d00f      	beq.n	d562 <__ieee754_rem_pio2+0xd2>
    d542:	4ab4      	ldr	r2, [pc, #720]	(d814 <.text+0xd814>)
    d544:	4bb4      	ldr	r3, [pc, #720]	(d818 <.text+0xd818>)
    d546:	f001 fffd 	bl	f544 <____adddf3_from_thumb>
    d54a:	1c0b      	adds	r3, r1, #0
    d54c:	9902      	ldr	r1, [sp, #8]
    d54e:	1c02      	adds	r2, r0, #0
    d550:	600a      	str	r2, [r1, #0]
    d552:	604b      	str	r3, [r1, #4]
    d554:	1c20      	adds	r0, r4, #0
    d556:	1c29      	adds	r1, r5, #0
    d558:	f001 ffe4 	bl	f524 <____subdf3_from_thumb>
    d55c:	4aad      	ldr	r2, [pc, #692]	(d814 <.text+0xd814>)
    d55e:	4bae      	ldr	r3, [pc, #696]	(d818 <.text+0xd818>)
    d560:	e014      	b.n	d58c <__ieee754_rem_pio2+0xfc>
    d562:	4aae      	ldr	r2, [pc, #696]	(d81c <.text+0xd81c>)
    d564:	4bae      	ldr	r3, [pc, #696]	(d820 <.text+0xd820>)
    d566:	f001 ffed 	bl	f544 <____adddf3_from_thumb>
    d56a:	4aae      	ldr	r2, [pc, #696]	(d824 <.text+0xd824>)
    d56c:	4bae      	ldr	r3, [pc, #696]	(d828 <.text+0xd828>)
    d56e:	1c04      	adds	r4, r0, #0
    d570:	1c0d      	adds	r5, r1, #0
    d572:	f001 ffe7 	bl	f544 <____adddf3_from_thumb>
    d576:	1c0b      	adds	r3, r1, #0
    d578:	9902      	ldr	r1, [sp, #8]
    d57a:	1c02      	adds	r2, r0, #0
    d57c:	600a      	str	r2, [r1, #0]
    d57e:	604b      	str	r3, [r1, #4]
    d580:	1c20      	adds	r0, r4, #0
    d582:	1c29      	adds	r1, r5, #0
    d584:	f001 ffce 	bl	f524 <____subdf3_from_thumb>
    d588:	4aa6      	ldr	r2, [pc, #664]	(d824 <.text+0xd824>)
    d58a:	4ba7      	ldr	r3, [pc, #668]	(d828 <.text+0xd828>)
    d58c:	f001 ffda 	bl	f544 <____adddf3_from_thumb>
    d590:	9a02      	ldr	r2, [sp, #8]
    d592:	2301      	movs	r3, #1
    d594:	425b      	negs	r3, r3
    d596:	6090      	str	r0, [r2, #8]
    d598:	60d1      	str	r1, [r2, #12]
    d59a:	e7b1      	b.n	d500 <__ieee754_rem_pio2+0x70>
    d59c:	4ba3      	ldr	r3, [pc, #652]	(d82c <.text+0xd82c>)
    d59e:	429f      	cmp	r7, r3
    d5a0:	dd00      	ble.n	d5a4 <__ieee754_rem_pio2+0x114>
    d5a2:	e0dc      	b.n	d75e <__ieee754_rem_pio2+0x2ce>
    d5a4:	f001 f992 	bl	e8cc <fabs>
    d5a8:	4aa1      	ldr	r2, [pc, #644]	(d830 <.text+0xd830>)
    d5aa:	4ba2      	ldr	r3, [pc, #648]	(d834 <.text+0xd834>)
    d5ac:	1c04      	adds	r4, r0, #0
    d5ae:	1c0d      	adds	r5, r1, #0
    d5b0:	f001 ffcc 	bl	f54c <____muldf3_from_thumb>
    d5b4:	4aa0      	ldr	r2, [pc, #640]	(d838 <.text+0xd838>)
    d5b6:	4ba1      	ldr	r3, [pc, #644]	(d83c <.text+0xd83c>)
    d5b8:	f001 ffc4 	bl	f544 <____adddf3_from_thumb>
    d5bc:	f001 ffca 	bl	f554 <____fixdfsi_from_thumb>
    d5c0:	9008      	str	r0, [sp, #32]
    d5c2:	f001 ffcb 	bl	f55c <____floatsidf_from_thumb>
    d5c6:	4a9e      	ldr	r2, [pc, #632]	(d840 <.text+0xd840>)
    d5c8:	4b9e      	ldr	r3, [pc, #632]	(d844 <.text+0xd844>)
    d5ca:	9006      	str	r0, [sp, #24]
    d5cc:	9107      	str	r1, [sp, #28]
    d5ce:	f001 ffbd 	bl	f54c <____muldf3_from_thumb>
    d5d2:	1c02      	adds	r2, r0, #0
    d5d4:	1c0b      	adds	r3, r1, #0
    d5d6:	1c20      	adds	r0, r4, #0
    d5d8:	1c29      	adds	r1, r5, #0
    d5da:	f001 ffb3 	bl	f544 <____adddf3_from_thumb>
    d5de:	4a8d      	ldr	r2, [pc, #564]	(d814 <.text+0xd814>)
    d5e0:	4b8d      	ldr	r3, [pc, #564]	(d818 <.text+0xd818>)
    d5e2:	9004      	str	r0, [sp, #16]
    d5e4:	9105      	str	r1, [sp, #20]
    d5e6:	9806      	ldr	r0, [sp, #24]
    d5e8:	9907      	ldr	r1, [sp, #28]
    d5ea:	f001 ffaf 	bl	f54c <____muldf3_from_thumb>
    d5ee:	9c08      	ldr	r4, [sp, #32]
    d5f0:	1c05      	adds	r5, r0, #0
    d5f2:	1c0e      	adds	r6, r1, #0
    d5f4:	2c1f      	cmp	r4, #31
    d5f6:	dc10      	bgt.n	d61a <__ieee754_rem_pio2+0x18a>
    d5f8:	4b93      	ldr	r3, [pc, #588]	(d848 <.text+0xd848>)
    d5fa:	00a2      	lsls	r2, r4, #2
    d5fc:	18d2      	adds	r2, r2, r3
    d5fe:	3a04      	subs	r2, #4
    d600:	6813      	ldr	r3, [r2, #0]
    d602:	429f      	cmp	r7, r3
    d604:	d009      	beq.n	d61a <__ieee754_rem_pio2+0x18a>
    d606:	1c2a      	adds	r2, r5, #0
    d608:	9804      	ldr	r0, [sp, #16]
    d60a:	9905      	ldr	r1, [sp, #20]
    d60c:	1c33      	adds	r3, r6, #0
    d60e:	f001 ff89 	bl	f524 <____subdf3_from_thumb>
    d612:	9a02      	ldr	r2, [sp, #8]
    d614:	6010      	str	r0, [r2, #0]
    d616:	6051      	str	r1, [r2, #4]
    d618:	e083      	b.n	d722 <__ieee754_rem_pio2+0x292>
    d61a:	1c33      	adds	r3, r6, #0
    d61c:	9804      	ldr	r0, [sp, #16]
    d61e:	9905      	ldr	r1, [sp, #20]
    d620:	1c2a      	adds	r2, r5, #0
    d622:	f001 ff7f 	bl	f524 <____subdf3_from_thumb>
    d626:	9b02      	ldr	r3, [sp, #8]
    d628:	4c88      	ldr	r4, [pc, #544]	(d84c <.text+0xd84c>)
    d62a:	6018      	str	r0, [r3, #0]
    d62c:	6059      	str	r1, [r3, #4]
    d62e:	0d03      	lsrs	r3, r0, #20
    d630:	153f      	asrs	r7, r7, #20
    d632:	4023      	ands	r3, r4
    d634:	1afb      	subs	r3, r7, r3
    d636:	9703      	str	r7, [sp, #12]
    d638:	2b10      	cmp	r3, #16
    d63a:	dc00      	bgt.n	d63e <__ieee754_rem_pio2+0x1ae>
    d63c:	e071      	b.n	d722 <__ieee754_rem_pio2+0x292>
    d63e:	4a77      	ldr	r2, [pc, #476]	(d81c <.text+0xd81c>)
    d640:	4b77      	ldr	r3, [pc, #476]	(d820 <.text+0xd820>)
    d642:	9806      	ldr	r0, [sp, #24]
    d644:	9907      	ldr	r1, [sp, #28]
    d646:	f001 ff81 	bl	f54c <____muldf3_from_thumb>
    d64a:	1c06      	adds	r6, r0, #0
    d64c:	1c0f      	adds	r7, r1, #0
    d64e:	1c32      	adds	r2, r6, #0
    d650:	1c3b      	adds	r3, r7, #0
    d652:	9804      	ldr	r0, [sp, #16]
    d654:	9905      	ldr	r1, [sp, #20]
    d656:	f001 ff65 	bl	f524 <____subdf3_from_thumb>
    d65a:	4a72      	ldr	r2, [pc, #456]	(d824 <.text+0xd824>)
    d65c:	4b72      	ldr	r3, [pc, #456]	(d828 <.text+0xd828>)
    d65e:	900b      	str	r0, [sp, #44]
    d660:	910c      	str	r1, [sp, #48]
    d662:	9806      	ldr	r0, [sp, #24]
    d664:	9907      	ldr	r1, [sp, #28]
    d666:	f001 ff71 	bl	f54c <____muldf3_from_thumb>
    d66a:	9a0b      	ldr	r2, [sp, #44]
    d66c:	9b0c      	ldr	r3, [sp, #48]
    d66e:	1c04      	adds	r4, r0, #0
    d670:	1c0d      	adds	r5, r1, #0
    d672:	9804      	ldr	r0, [sp, #16]
    d674:	9905      	ldr	r1, [sp, #20]
    d676:	f001 ff55 	bl	f524 <____subdf3_from_thumb>
    d67a:	1c32      	adds	r2, r6, #0
    d67c:	1c3b      	adds	r3, r7, #0
    d67e:	f001 ff51 	bl	f524 <____subdf3_from_thumb>
    d682:	1c02      	adds	r2, r0, #0
    d684:	1c0b      	adds	r3, r1, #0
    d686:	1c20      	adds	r0, r4, #0
    d688:	1c29      	adds	r1, r5, #0
    d68a:	f001 ff4b 	bl	f524 <____subdf3_from_thumb>
    d68e:	1c05      	adds	r5, r0, #0
    d690:	1c0e      	adds	r6, r1, #0
    d692:	1c2a      	adds	r2, r5, #0
    d694:	1c33      	adds	r3, r6, #0
    d696:	980b      	ldr	r0, [sp, #44]
    d698:	990c      	ldr	r1, [sp, #48]
    d69a:	f001 ff43 	bl	f524 <____subdf3_from_thumb>
    d69e:	9a02      	ldr	r2, [sp, #8]
    d6a0:	4c6a      	ldr	r4, [pc, #424]	(d84c <.text+0xd84c>)
    d6a2:	6010      	str	r0, [r2, #0]
    d6a4:	6051      	str	r1, [r2, #4]
    d6a6:	0d03      	lsrs	r3, r0, #20
    d6a8:	9903      	ldr	r1, [sp, #12]
    d6aa:	4023      	ands	r3, r4
    d6ac:	1acb      	subs	r3, r1, r3
    d6ae:	2b31      	cmp	r3, #49
    d6b0:	dc04      	bgt.n	d6bc <__ieee754_rem_pio2+0x22c>
    d6b2:	9a0b      	ldr	r2, [sp, #44]
    d6b4:	9b0c      	ldr	r3, [sp, #48]
    d6b6:	9204      	str	r2, [sp, #16]
    d6b8:	9305      	str	r3, [sp, #20]
    d6ba:	e032      	b.n	d722 <__ieee754_rem_pio2+0x292>
    d6bc:	4a64      	ldr	r2, [pc, #400]	(d850 <.text+0xd850>)
    d6be:	4b65      	ldr	r3, [pc, #404]	(d854 <.text+0xd854>)
    d6c0:	9806      	ldr	r0, [sp, #24]
    d6c2:	9907      	ldr	r1, [sp, #28]
    d6c4:	f001 ff42 	bl	f54c <____muldf3_from_thumb>
    d6c8:	1c06      	adds	r6, r0, #0
    d6ca:	1c0f      	adds	r7, r1, #0
    d6cc:	1c32      	adds	r2, r6, #0
    d6ce:	1c3b      	adds	r3, r7, #0
    d6d0:	980b      	ldr	r0, [sp, #44]
    d6d2:	990c      	ldr	r1, [sp, #48]
    d6d4:	f001 ff26 	bl	f524 <____subdf3_from_thumb>
    d6d8:	4a5f      	ldr	r2, [pc, #380]	(d858 <.text+0xd858>)
    d6da:	4b60      	ldr	r3, [pc, #384]	(d85c <.text+0xd85c>)
    d6dc:	9004      	str	r0, [sp, #16]
    d6de:	9105      	str	r1, [sp, #20]
    d6e0:	9806      	ldr	r0, [sp, #24]
    d6e2:	9907      	ldr	r1, [sp, #28]
    d6e4:	f001 ff32 	bl	f54c <____muldf3_from_thumb>
    d6e8:	9a04      	ldr	r2, [sp, #16]
    d6ea:	9b05      	ldr	r3, [sp, #20]
    d6ec:	1c0d      	adds	r5, r1, #0
    d6ee:	1c04      	adds	r4, r0, #0
    d6f0:	980b      	ldr	r0, [sp, #44]
    d6f2:	990c      	ldr	r1, [sp, #48]
    d6f4:	f001 ff16 	bl	f524 <____subdf3_from_thumb>
    d6f8:	1c32      	adds	r2, r6, #0
    d6fa:	1c3b      	adds	r3, r7, #0
    d6fc:	f001 ff12 	bl	f524 <____subdf3_from_thumb>
    d700:	1c02      	adds	r2, r0, #0
    d702:	1c0b      	adds	r3, r1, #0
    d704:	1c20      	adds	r0, r4, #0
    d706:	1c29      	adds	r1, r5, #0
    d708:	f001 ff0c 	bl	f524 <____subdf3_from_thumb>
    d70c:	1c05      	adds	r5, r0, #0
    d70e:	1c0e      	adds	r6, r1, #0
    d710:	1c33      	adds	r3, r6, #0
    d712:	9804      	ldr	r0, [sp, #16]
    d714:	9905      	ldr	r1, [sp, #20]
    d716:	1c2a      	adds	r2, r5, #0
    d718:	f001 ff04 	bl	f524 <____subdf3_from_thumb>
    d71c:	9b02      	ldr	r3, [sp, #8]
    d71e:	6018      	str	r0, [r3, #0]
    d720:	6059      	str	r1, [r3, #4]
    d722:	9c02      	ldr	r4, [sp, #8]
    d724:	9804      	ldr	r0, [sp, #16]
    d726:	9905      	ldr	r1, [sp, #20]
    d728:	6822      	ldr	r2, [r4, #0]
    d72a:	6863      	ldr	r3, [r4, #4]
    d72c:	f001 fefa 	bl	f524 <____subdf3_from_thumb>
    d730:	1c2a      	adds	r2, r5, #0
    d732:	1c33      	adds	r3, r6, #0
    d734:	f001 fef6 	bl	f524 <____subdf3_from_thumb>
    d738:	9b09      	ldr	r3, [sp, #36]
    d73a:	1c22      	adds	r2, r4, #0
    d73c:	60a0      	str	r0, [r4, #8]
    d73e:	60e1      	str	r1, [r4, #12]
    d740:	2b00      	cmp	r3, #0
    d742:	db00      	blt.n	d746 <__ieee754_rem_pio2+0x2b6>
    d744:	e0ad      	b.n	d8a2 <.text+0xd8a2>
    d746:	6823      	ldr	r3, [r4, #0]
    d748:	2480      	movs	r4, #128
    d74a:	0624      	lsls	r4, r4, #24
    d74c:	191b      	adds	r3, r3, r4
    d74e:	9908      	ldr	r1, [sp, #32]
    d750:	6013      	str	r3, [r2, #0]
    d752:	6893      	ldr	r3, [r2, #8]
    d754:	4249      	negs	r1, r1
    d756:	191b      	adds	r3, r3, r4
    d758:	6093      	str	r3, [r2, #8]
    d75a:	9108      	str	r1, [sp, #32]
    d75c:	e0a1      	b.n	d8a2 <.text+0xd8a2>
    d75e:	4b40      	ldr	r3, [pc, #256]	(d860 <.text+0xd860>)
    d760:	429f      	cmp	r7, r3
    d762:	dd0b      	ble.n	d77c <__ieee754_rem_pio2+0x2ec>
    d764:	1c2a      	adds	r2, r5, #0
    d766:	1c33      	adds	r3, r6, #0
    d768:	f001 fedc 	bl	f524 <____subdf3_from_thumb>
    d76c:	9a02      	ldr	r2, [sp, #8]
    d76e:	2400      	movs	r4, #0
    d770:	6090      	str	r0, [r2, #8]
    d772:	60d1      	str	r1, [r2, #12]
    d774:	6010      	str	r0, [r2, #0]
    d776:	6051      	str	r1, [r2, #4]
    d778:	9408      	str	r4, [sp, #32]
    d77a:	e092      	b.n	d8a2 <.text+0xd8a2>
    d77c:	4939      	ldr	r1, [pc, #228]	(d864 <.text+0xd864>)
    d77e:	153a      	asrs	r2, r7, #20
    d780:	1851      	adds	r1, r2, r1
    d782:	050a      	lsls	r2, r1, #20
    d784:	1abb      	subs	r3, r7, r2
    d786:	1c18      	adds	r0, r3, #0
    d788:	910a      	str	r1, [sp, #40]
    d78a:	1c31      	adds	r1, r6, #0
    d78c:	1c1c      	adds	r4, r3, #0
    d78e:	f001 fee1 	bl	f554 <____fixdfsi_from_thumb>
    d792:	f001 fee3 	bl	f55c <____floatsidf_from_thumb>
    d796:	1c02      	adds	r2, r0, #0
    d798:	1c0b      	adds	r3, r1, #0
    d79a:	1c20      	adds	r0, r4, #0
    d79c:	1c31      	adds	r1, r6, #0
    d79e:	920d      	str	r2, [sp, #52]
    d7a0:	930e      	str	r3, [sp, #56]
    d7a2:	f001 febf 	bl	f524 <____subdf3_from_thumb>
    d7a6:	4a30      	ldr	r2, [pc, #192]	(d868 <.text+0xd868>)
    d7a8:	4b30      	ldr	r3, [pc, #192]	(d86c <.text+0xd86c>)
    d7aa:	f001 fecf 	bl	f54c <____muldf3_from_thumb>
    d7ae:	1c0d      	adds	r5, r1, #0
    d7b0:	1c04      	adds	r4, r0, #0
    d7b2:	f001 fecf 	bl	f554 <____fixdfsi_from_thumb>
    d7b6:	f001 fed1 	bl	f55c <____floatsidf_from_thumb>
    d7ba:	1c02      	adds	r2, r0, #0
    d7bc:	1c0b      	adds	r3, r1, #0
    d7be:	1c20      	adds	r0, r4, #0
    d7c0:	1c29      	adds	r1, r5, #0
    d7c2:	920f      	str	r2, [sp, #60]
    d7c4:	9310      	str	r3, [sp, #64]
    d7c6:	f001 fead 	bl	f524 <____subdf3_from_thumb>
    d7ca:	4a27      	ldr	r2, [pc, #156]	(d868 <.text+0xd868>)
    d7cc:	4b27      	ldr	r3, [pc, #156]	(d86c <.text+0xd86c>)
    d7ce:	f001 febd 	bl	f54c <____muldf3_from_thumb>
    d7d2:	9011      	str	r0, [sp, #68]
    d7d4:	9112      	str	r1, [sp, #72]
    d7d6:	2503      	movs	r5, #3
    d7d8:	1e6c      	subs	r4, r5, #1
    d7da:	ae0d      	add	r6, sp, #52
    d7dc:	00e3      	lsls	r3, r4, #3
    d7de:	18f3      	adds	r3, r6, r3
    d7e0:	6818      	ldr	r0, [r3, #0]
    d7e2:	6859      	ldr	r1, [r3, #4]
    d7e4:	4a05      	ldr	r2, [pc, #20]	(d7fc <.text+0xd7fc>)
    d7e6:	4b06      	ldr	r3, [pc, #24]	(d800 <.text+0xd800>)
    d7e8:	f001 fea0 	bl	f52c <____eqdf2_from_thumb>
    d7ec:	2800      	cmp	r0, #0
    d7ee:	d13f      	bne.n	d870 <.text+0xd870>
    d7f0:	1c25      	adds	r5, r4, #0
    d7f2:	e7f1      	b.n	d7d8 <__ieee754_rem_pio2+0x348>
    d7f4:	ffff 7fff 	undefined
    d7f8:	21fb      	movs	r1, #251
    d7fa:	3fe9      	subs	r7, #233
	...
    d804:	d97b      	bls.n	d8fe <__ieee754_sqrt+0x4e>
    d806:	4002      	ands	r2, r0
    d808:	21fb      	movs	r1, #251
    d80a:	3ff9      	subs	r7, #249
    d80c:	0000      	lsls	r0, r0, #0
    d80e:	5440      	strb	r0, [r0, r1]
    d810:	21fb      	movs	r1, #251
    d812:	3ff9      	subs	r7, #249
    d814:	b461      	push	{r0, r5, r6}
    d816:	3dd0      	subs	r5, #208
    d818:	6331      	str	r1, [r6, #48]
    d81a:	1a62      	subs	r2, r4, r1
    d81c:	b461      	push	{r0, r5, r6}
    d81e:	3dd0      	subs	r5, #208
    d820:	0000      	lsls	r0, r0, #0
    d822:	1a60      	subs	r0, r4, r1
    d824:	198a      	adds	r2, r1, r6
    d826:	3ba3      	subs	r3, #163
    d828:	7073      	strb	r3, [r6, #1]
    d82a:	2e03      	cmp	r6, #3
    d82c:	21fb      	movs	r1, #251
    d82e:	4139      	asrs	r1, r7
    d830:	5f30      	ldrsh	r0, [r6, r4]
    d832:	3fe4      	subs	r7, #228
    d834:	c883      	ldmia	r0!, {r0, r1, r7}
    d836:	6dc9      	ldr	r1, [r1, #92]
    d838:	0000      	lsls	r0, r0, #0
    d83a:	3fe0      	subs	r7, #224
    d83c:	0000      	lsls	r0, r0, #0
    d83e:	0000      	lsls	r0, r0, #0
    d840:	21fb      	movs	r1, #251
    d842:	bff9      	ittee	<und>
    d844:	0000      	lsls	r0, r0, #0
    d846:	5440      	strb	r0, [r0, r1]
    d848:	f6d0 0000 	undefined
    d84c:	07ff      	lsls	r7, r7, #31
    d84e:	0000      	lsls	r0, r0, #0
    d850:	198a      	adds	r2, r1, r6
    d852:	3ba3      	subs	r3, #163
    d854:	0000      	lsls	r0, r0, #0
    d856:	2e00      	cmp	r6, #0
    d858:	839a      	strh	r2, [r3, #28]
    d85a:	397b      	subs	r1, #123
    d85c:	49c1      	ldr	r1, [pc, #772]	(db64 <__kernel_cos+0x114>)
    d85e:	2520      	movs	r5, #32
    d860:	ffff 7fef 	undefined
    d864:	fbea ffff 	undefined
    d868:	0000      	lsls	r0, r0, #0
    d86a:	4170      	adcs	r0, r6
    d86c:	0000      	lsls	r0, r0, #0
    d86e:	0000      	lsls	r0, r0, #0
    d870:	2302      	movs	r3, #2
    d872:	9300      	str	r3, [sp, #0]
    d874:	4b0d      	ldr	r3, [pc, #52]	(d8ac <.text+0xd8ac>)
    d876:	9a0a      	ldr	r2, [sp, #40]
    d878:	9301      	str	r3, [sp, #4]
    d87a:	1c30      	adds	r0, r6, #0
    d87c:	9902      	ldr	r1, [sp, #8]
    d87e:	1c2b      	adds	r3, r5, #0
    d880:	f000 fa18 	bl	dcb4 <__kernel_rem_pio2>
    d884:	9a09      	ldr	r2, [sp, #36]
    d886:	9008      	str	r0, [sp, #32]
    d888:	2a00      	cmp	r2, #0
    d88a:	da0a      	bge.n	d8a2 <.text+0xd8a2>
    d88c:	9c02      	ldr	r4, [sp, #8]
    d88e:	2180      	movs	r1, #128
    d890:	6823      	ldr	r3, [r4, #0]
    d892:	0609      	lsls	r1, r1, #24
    d894:	185b      	adds	r3, r3, r1
    d896:	6023      	str	r3, [r4, #0]
    d898:	68a3      	ldr	r3, [r4, #8]
    d89a:	4242      	negs	r2, r0
    d89c:	185b      	adds	r3, r3, r1
    d89e:	60a3      	str	r3, [r4, #8]
    d8a0:	9208      	str	r2, [sp, #32]
    d8a2:	9808      	ldr	r0, [sp, #32]
    d8a4:	b013      	add	sp, #76
    d8a6:	bcf0      	pop	{r4, r5, r6, r7}
    d8a8:	bc02      	pop	{r1}
    d8aa:	4708      	bx	r1
    d8ac:	f750 0000 	undefined

0000d8b0 <__ieee754_sqrt>:
    d8b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    d8b2:	2300      	movs	r3, #0
    d8b4:	2400      	movs	r4, #0
    d8b6:	1c05      	adds	r5, r0, #0
    d8b8:	b085      	sub	sp, #20
    d8ba:	4a60      	ldr	r2, [pc, #384]	(da3c <.text+0xda3c>)
    d8bc:	9300      	str	r3, [sp, #0]
    d8be:	9401      	str	r4, [sp, #4]
    d8c0:	1c2b      	adds	r3, r5, #0
    d8c2:	1c0e      	adds	r6, r1, #0
    d8c4:	4013      	ands	r3, r2
    d8c6:	1c01      	adds	r1, r0, #0
    d8c8:	1c30      	adds	r0, r6, #0
    d8ca:	4293      	cmp	r3, r2
    d8cc:	d10c      	bne.n	d8e8 <__ieee754_sqrt+0x38>
    d8ce:	1c2a      	adds	r2, r5, #0
    d8d0:	1c33      	adds	r3, r6, #0
    d8d2:	1c28      	adds	r0, r5, #0
    d8d4:	1c31      	adds	r1, r6, #0
    d8d6:	f001 fe39 	bl	f54c <____muldf3_from_thumb>
    d8da:	1c02      	adds	r2, r0, #0
    d8dc:	1c0b      	adds	r3, r1, #0
    d8de:	1c28      	adds	r0, r5, #0
    d8e0:	1c31      	adds	r1, r6, #0
    d8e2:	f001 fe2f 	bl	f544 <____adddf3_from_thumb>
    d8e6:	e012      	b.n	d90e <__ieee754_sqrt+0x5e>
    d8e8:	2d00      	cmp	r5, #0
    d8ea:	dc13      	bgt.n	d914 <__ieee754_sqrt+0x64>
    d8ec:	4b54      	ldr	r3, [pc, #336]	(da40 <.text+0xda40>)
    d8ee:	402b      	ands	r3, r5
    d8f0:	4333      	orrs	r3, r6
    d8f2:	d100      	bne.n	d8f6 <__ieee754_sqrt+0x46>
    d8f4:	e09b      	b.n	da2e <__ieee754_sqrt+0x17e>
    d8f6:	2d00      	cmp	r5, #0
    d8f8:	d00c      	beq.n	d914 <__ieee754_sqrt+0x64>
    d8fa:	1c2a      	adds	r2, r5, #0
    d8fc:	1c33      	adds	r3, r6, #0
    d8fe:	1c28      	adds	r0, r5, #0
    d900:	1c31      	adds	r1, r6, #0
    d902:	f001 fe0f 	bl	f524 <____subdf3_from_thumb>
    d906:	1c02      	adds	r2, r0, #0
    d908:	1c0b      	adds	r3, r1, #0
    d90a:	f001 fe17 	bl	f53c <____divdf3_from_thumb>
    d90e:	1c05      	adds	r5, r0, #0
    d910:	1c0e      	adds	r6, r1, #0
    d912:	e08c      	b.n	da2e <__ieee754_sqrt+0x17e>
    d914:	150a      	asrs	r2, r1, #20
    d916:	2a00      	cmp	r2, #0
    d918:	d003      	beq.n	d922 <__ieee754_sqrt+0x72>
    d91a:	e012      	b.n	d942 <__ieee754_sqrt+0x92>
    d91c:	0ac1      	lsrs	r1, r0, #11
    d91e:	3a15      	subs	r2, #21
    d920:	0540      	lsls	r0, r0, #21
    d922:	2900      	cmp	r1, #0
    d924:	d0fa      	beq.n	d91c <__ieee754_sqrt+0x6c>
    d926:	2500      	movs	r5, #0
    d928:	e001      	b.n	d92e <__ieee754_sqrt+0x7e>
    d92a:	0049      	lsls	r1, r1, #1
    d92c:	3501      	adds	r5, #1
    d92e:	02cc      	lsls	r4, r1, #11
    d930:	d5fb      	bpl.n	d92a <__ieee754_sqrt+0x7a>
    d932:	1b53      	subs	r3, r2, r5
    d934:	1c5a      	adds	r2, r3, #1
    d936:	2320      	movs	r3, #32
    d938:	1c04      	adds	r4, r0, #0
    d93a:	1b5b      	subs	r3, r3, r5
    d93c:	40dc      	lsrs	r4, r3
    d93e:	4321      	orrs	r1, r4
    d940:	40a8      	lsls	r0, r5
    d942:	4b40      	ldr	r3, [pc, #256]	(da44 <.text+0xda44>)
    d944:	18d3      	adds	r3, r2, r3
    d946:	9303      	str	r3, [sp, #12]
    d948:	4b3f      	ldr	r3, [pc, #252]	(da48 <.text+0xda48>)
    d94a:	1c0a      	adds	r2, r1, #0
    d94c:	401a      	ands	r2, r3
    d94e:	9c03      	ldr	r4, [sp, #12]
    d950:	2380      	movs	r3, #128
    d952:	035b      	lsls	r3, r3, #13
    d954:	431a      	orrs	r2, r3
    d956:	07e4      	lsls	r4, r4, #31
    d958:	d503      	bpl.n	d962 <__ieee754_sqrt+0xb2>
    d95a:	0fc3      	lsrs	r3, r0, #31
    d95c:	18d3      	adds	r3, r2, r3
    d95e:	18d2      	adds	r2, r2, r3
    d960:	0040      	lsls	r0, r0, #1
    d962:	0fc3      	lsrs	r3, r0, #31
    d964:	2400      	movs	r4, #0
    d966:	18d3      	adds	r3, r2, r3
    d968:	2180      	movs	r1, #128
    d96a:	9404      	str	r4, [sp, #16]
    d96c:	18d2      	adds	r2, r2, r3
    d96e:	0045      	lsls	r5, r0, #1
    d970:	0389      	lsls	r1, r1, #14
    d972:	2600      	movs	r6, #0
    d974:	1863      	adds	r3, r4, r1
    d976:	4293      	cmp	r3, r2
    d978:	dc04      	bgt.n	d984 <__ieee754_sqrt+0xd4>
    d97a:	9804      	ldr	r0, [sp, #16]
    d97c:	1840      	adds	r0, r0, r1
    d97e:	9004      	str	r0, [sp, #16]
    d980:	185c      	adds	r4, r3, r1
    d982:	1ad2      	subs	r2, r2, r3
    d984:	0feb      	lsrs	r3, r5, #31
    d986:	2080      	movs	r0, #128
    d988:	18d3      	adds	r3, r2, r3
    d98a:	3601      	adds	r6, #1
    d98c:	0600      	lsls	r0, r0, #24
    d98e:	18d2      	adds	r2, r2, r3
    d990:	006d      	lsls	r5, r5, #1
    d992:	0849      	lsrs	r1, r1, #1
    d994:	2e16      	cmp	r6, #22
    d996:	d1ed      	bne.n	d974 <__ieee754_sqrt+0xc4>
    d998:	2300      	movs	r3, #0
    d99a:	2600      	movs	r6, #0
    d99c:	9302      	str	r3, [sp, #8]
    d99e:	1c07      	adds	r7, r0, #0
    d9a0:	46b4      	mov	ip, r6
    d9a2:	9b02      	ldr	r3, [sp, #8]
    d9a4:	19d8      	adds	r0, r3, r7
    d9a6:	4294      	cmp	r4, r2
    d9a8:	db03      	blt.n	d9b2 <__ieee754_sqrt+0x102>
    d9aa:	4294      	cmp	r4, r2
    d9ac:	d116      	bne.n	d9dc <__ieee754_sqrt+0x12c>
    d9ae:	42a8      	cmp	r0, r5
    d9b0:	d814      	bhi.n	d9dc <__ieee754_sqrt+0x12c>
    d9b2:	19c3      	adds	r3, r0, r7
    d9b4:	9302      	str	r3, [sp, #8]
    d9b6:	2380      	movs	r3, #128
    d9b8:	061b      	lsls	r3, r3, #24
    d9ba:	1c01      	adds	r1, r0, #0
    d9bc:	4019      	ands	r1, r3
    d9be:	4299      	cmp	r1, r3
    d9c0:	d104      	bne.n	d9cc <__ieee754_sqrt+0x11c>
    d9c2:	9b02      	ldr	r3, [sp, #8]
    d9c4:	420b      	tst	r3, r1
    d9c6:	d101      	bne.n	d9cc <__ieee754_sqrt+0x11c>
    d9c8:	1c63      	adds	r3, r4, #1
    d9ca:	e000      	b.n	d9ce <__ieee754_sqrt+0x11e>
    d9cc:	1c23      	adds	r3, r4, #0
    d9ce:	1b12      	subs	r2, r2, r4
    d9d0:	4285      	cmp	r5, r0
    d9d2:	d200      	bcs.n	d9d6 <__ieee754_sqrt+0x126>
    d9d4:	3a01      	subs	r2, #1
    d9d6:	1a2d      	subs	r5, r5, r0
    d9d8:	19f6      	adds	r6, r6, r7
    d9da:	1c1c      	adds	r4, r3, #0
    d9dc:	0feb      	lsrs	r3, r5, #31
    d9de:	2001      	movs	r0, #1
    d9e0:	18d3      	adds	r3, r2, r3
    d9e2:	4484      	add	ip, r0
    d9e4:	18d2      	adds	r2, r2, r3
    d9e6:	4663      	mov	r3, ip
    d9e8:	006d      	lsls	r5, r5, #1
    d9ea:	087f      	lsrs	r7, r7, #1
    d9ec:	2b20      	cmp	r3, #32
    d9ee:	d1d8      	bne.n	d9a2 <__ieee754_sqrt+0xf2>
    d9f0:	432a      	orrs	r2, r5
    d9f2:	d009      	beq.n	da08 <__ieee754_sqrt+0x158>
    d9f4:	1c74      	adds	r4, r6, #1
    d9f6:	d104      	bne.n	da02 <__ieee754_sqrt+0x152>
    d9f8:	9804      	ldr	r0, [sp, #16]
    d9fa:	2600      	movs	r6, #0
    d9fc:	3001      	adds	r0, #1
    d9fe:	9004      	str	r0, [sp, #16]
    da00:	e002      	b.n	da08 <__ieee754_sqrt+0x158>
    da02:	2301      	movs	r3, #1
    da04:	4033      	ands	r3, r6
    da06:	18f6      	adds	r6, r6, r3
    da08:	9b04      	ldr	r3, [sp, #16]
    da0a:	0871      	lsrs	r1, r6, #1
    da0c:	07db      	lsls	r3, r3, #31
    da0e:	d502      	bpl.n	da16 <__ieee754_sqrt+0x166>
    da10:	2380      	movs	r3, #128
    da12:	061b      	lsls	r3, r3, #24
    da14:	4319      	orrs	r1, r3
    da16:	9c04      	ldr	r4, [sp, #16]
    da18:	1062      	asrs	r2, r4, #1
    da1a:	9c03      	ldr	r4, [sp, #12]
    da1c:	480b      	ldr	r0, [pc, #44]	(da4c <.text+0xda4c>)
    da1e:	1063      	asrs	r3, r4, #1
    da20:	1812      	adds	r2, r2, r0
    da22:	051b      	lsls	r3, r3, #20
    da24:	18d3      	adds	r3, r2, r3
    da26:	9300      	str	r3, [sp, #0]
    da28:	9101      	str	r1, [sp, #4]
    da2a:	9d00      	ldr	r5, [sp, #0]
    da2c:	9e01      	ldr	r6, [sp, #4]
    da2e:	1c28      	adds	r0, r5, #0
    da30:	1c31      	adds	r1, r6, #0
    da32:	b005      	add	sp, #20
    da34:	bcf0      	pop	{r4, r5, r6, r7}
    da36:	bc04      	pop	{r2}
    da38:	4710      	bx	r2
    da3a:	0000      	lsls	r0, r0, #0
    da3c:	0000      	lsls	r0, r0, #0
    da3e:	7ff0      	ldrb	r0, [r6, #31]
    da40:	ffff 7fff 	undefined
    da44:	fc01 ffff 	stc2	15, cr15, [r1], {255}
    da48:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
    da4c:	0000      	lsls	r0, r0, #0
    da4e:	3fe0      	subs	r7, #224

0000da50 <__kernel_cos>:
    da50:	b5f0      	push	{r4, r5, r6, r7, lr}
    da52:	b089      	sub	sp, #36
    da54:	9202      	str	r2, [sp, #8]
    da56:	9303      	str	r3, [sp, #12]
    da58:	4a7f      	ldr	r2, [pc, #508]	(dc58 <.text+0xdc58>)
    da5a:	4b80      	ldr	r3, [pc, #512]	(dc5c <.text+0xdc5c>)
    da5c:	4002      	ands	r2, r0
    da5e:	9004      	str	r0, [sp, #16]
    da60:	9105      	str	r1, [sp, #20]
    da62:	9208      	str	r2, [sp, #32]
    da64:	429a      	cmp	r2, r3
    da66:	dc07      	bgt.n	da78 <__kernel_cos+0x28>
    da68:	f001 fd74 	bl	f554 <____fixdfsi_from_thumb>
    da6c:	2800      	cmp	r0, #0
    da6e:	d000      	beq.n	da72 <__kernel_cos+0x22>
    da70:	e0ad      	b.n	dbce <__kernel_cos+0x17e>
    da72:	487b      	ldr	r0, [pc, #492]	(dc60 <.text+0xdc60>)
    da74:	497b      	ldr	r1, [pc, #492]	(dc64 <.text+0xdc64>)
    da76:	e0eb      	b.n	dc50 <__kernel_cos+0x200>
    da78:	9804      	ldr	r0, [sp, #16]
    da7a:	9905      	ldr	r1, [sp, #20]
    da7c:	1c02      	adds	r2, r0, #0
    da7e:	1c0b      	adds	r3, r1, #0
    da80:	f001 fd64 	bl	f54c <____muldf3_from_thumb>
    da84:	4a78      	ldr	r2, [pc, #480]	(dc68 <.text+0xdc68>)
    da86:	4b79      	ldr	r3, [pc, #484]	(dc6c <.text+0xdc6c>)
    da88:	1c04      	adds	r4, r0, #0
    da8a:	1c0d      	adds	r5, r1, #0
    da8c:	f001 fd5e 	bl	f54c <____muldf3_from_thumb>
    da90:	4a77      	ldr	r2, [pc, #476]	(dc70 <.text+0xdc70>)
    da92:	4b78      	ldr	r3, [pc, #480]	(dc74 <.text+0xdc74>)
    da94:	f001 fd56 	bl	f544 <____adddf3_from_thumb>
    da98:	1c02      	adds	r2, r0, #0
    da9a:	1c0b      	adds	r3, r1, #0
    da9c:	1c20      	adds	r0, r4, #0
    da9e:	1c29      	adds	r1, r5, #0
    daa0:	f001 fd54 	bl	f54c <____muldf3_from_thumb>
    daa4:	4a74      	ldr	r2, [pc, #464]	(dc78 <.text+0xdc78>)
    daa6:	4b75      	ldr	r3, [pc, #468]	(dc7c <.text+0xdc7c>)
    daa8:	f001 fd3c 	bl	f524 <____subdf3_from_thumb>
    daac:	1c02      	adds	r2, r0, #0
    daae:	1c0b      	adds	r3, r1, #0
    dab0:	1c20      	adds	r0, r4, #0
    dab2:	1c29      	adds	r1, r5, #0
    dab4:	f001 fd4a 	bl	f54c <____muldf3_from_thumb>
    dab8:	4a71      	ldr	r2, [pc, #452]	(dc80 <.text+0xdc80>)
    daba:	4b72      	ldr	r3, [pc, #456]	(dc84 <.text+0xdc84>)
    dabc:	f001 fd42 	bl	f544 <____adddf3_from_thumb>
    dac0:	1c02      	adds	r2, r0, #0
    dac2:	1c0b      	adds	r3, r1, #0
    dac4:	1c20      	adds	r0, r4, #0
    dac6:	1c29      	adds	r1, r5, #0
    dac8:	f001 fd40 	bl	f54c <____muldf3_from_thumb>
    dacc:	4a6e      	ldr	r2, [pc, #440]	(dc88 <.text+0xdc88>)
    dace:	4b6f      	ldr	r3, [pc, #444]	(dc8c <.text+0xdc8c>)
    dad0:	f001 fd28 	bl	f524 <____subdf3_from_thumb>
    dad4:	1c02      	adds	r2, r0, #0
    dad6:	1c0b      	adds	r3, r1, #0
    dad8:	1c20      	adds	r0, r4, #0
    dada:	1c29      	adds	r1, r5, #0
    dadc:	f001 fd36 	bl	f54c <____muldf3_from_thumb>
    dae0:	4a6b      	ldr	r2, [pc, #428]	(dc90 <.text+0xdc90>)
    dae2:	4b6c      	ldr	r3, [pc, #432]	(dc94 <.text+0xdc94>)
    dae4:	f001 fd2e 	bl	f544 <____adddf3_from_thumb>
    dae8:	1c02      	adds	r2, r0, #0
    daea:	1c0b      	adds	r3, r1, #0
    daec:	1c20      	adds	r0, r4, #0
    daee:	1c29      	adds	r1, r5, #0
    daf0:	f001 fd2c 	bl	f54c <____muldf3_from_thumb>
    daf4:	4b68      	ldr	r3, [pc, #416]	(dc98 <.text+0xdc98>)
    daf6:	9a08      	ldr	r2, [sp, #32]
    daf8:	9006      	str	r0, [sp, #24]
    dafa:	9107      	str	r1, [sp, #28]
    dafc:	429a      	cmp	r2, r3
    dafe:	dc26      	bgt.n	db4e <__kernel_cos+0xfe>
    db00:	1c20      	adds	r0, r4, #0
    db02:	1c29      	adds	r1, r5, #0
    db04:	4a65      	ldr	r2, [pc, #404]	(dc9c <.text+0xdc9c>)
    db06:	4b66      	ldr	r3, [pc, #408]	(dca0 <.text+0xdca0>)
    db08:	f001 fd20 	bl	f54c <____muldf3_from_thumb>
    db0c:	9a06      	ldr	r2, [sp, #24]
    db0e:	9b07      	ldr	r3, [sp, #28]
    db10:	1c06      	adds	r6, r0, #0
    db12:	1c0f      	adds	r7, r1, #0
    db14:	1c20      	adds	r0, r4, #0
    db16:	1c29      	adds	r1, r5, #0
    db18:	f001 fd18 	bl	f54c <____muldf3_from_thumb>
    db1c:	9a02      	ldr	r2, [sp, #8]
    db1e:	9b03      	ldr	r3, [sp, #12]
    db20:	1c04      	adds	r4, r0, #0
    db22:	1c0d      	adds	r5, r1, #0
    db24:	9804      	ldr	r0, [sp, #16]
    db26:	9905      	ldr	r1, [sp, #20]
    db28:	f001 fd10 	bl	f54c <____muldf3_from_thumb>
    db2c:	1c02      	adds	r2, r0, #0
    db2e:	1c0b      	adds	r3, r1, #0
    db30:	1c20      	adds	r0, r4, #0
    db32:	1c29      	adds	r1, r5, #0
    db34:	f001 fcf6 	bl	f524 <____subdf3_from_thumb>
    db38:	1c02      	adds	r2, r0, #0
    db3a:	1c0b      	adds	r3, r1, #0
    db3c:	1c30      	adds	r0, r6, #0
    db3e:	1c39      	adds	r1, r7, #0
    db40:	f001 fcf0 	bl	f524 <____subdf3_from_thumb>
    db44:	1c02      	adds	r2, r0, #0
    db46:	1c0b      	adds	r3, r1, #0
    db48:	4845      	ldr	r0, [pc, #276]	(dc60 <.text+0xdc60>)
    db4a:	4946      	ldr	r1, [pc, #280]	(dc64 <.text+0xdc64>)
    db4c:	e03c      	b.n	dbc8 <__kernel_cos+0x178>
    db4e:	4b55      	ldr	r3, [pc, #340]	(dca4 <.text+0xdca4>)
    db50:	9a08      	ldr	r2, [sp, #32]
    db52:	429a      	cmp	r2, r3
    db54:	dd02      	ble.n	db5c <__kernel_cos+0x10c>
    db56:	4e54      	ldr	r6, [pc, #336]	(dca8 <.text+0xdca8>)
    db58:	4f54      	ldr	r7, [pc, #336]	(dcac <.text+0xdcac>)
    db5a:	e003      	b.n	db64 <__kernel_cos+0x114>
    db5c:	9b08      	ldr	r3, [sp, #32]
    db5e:	4a54      	ldr	r2, [pc, #336]	(dcb0 <.text+0xdcb0>)
    db60:	2700      	movs	r7, #0
    db62:	189e      	adds	r6, r3, r2
    db64:	1c32      	adds	r2, r6, #0
    db66:	1c3b      	adds	r3, r7, #0
    db68:	483d      	ldr	r0, [pc, #244]	(dc60 <.text+0xdc60>)
    db6a:	493e      	ldr	r1, [pc, #248]	(dc64 <.text+0xdc64>)
    db6c:	f001 fcda 	bl	f524 <____subdf3_from_thumb>
    db70:	4a4a      	ldr	r2, [pc, #296]	(dc9c <.text+0xdc9c>)
    db72:	4b4b      	ldr	r3, [pc, #300]	(dca0 <.text+0xdca0>)
    db74:	9000      	str	r0, [sp, #0]
    db76:	9101      	str	r1, [sp, #4]
    db78:	1c20      	adds	r0, r4, #0
    db7a:	1c29      	adds	r1, r5, #0
    db7c:	f001 fce6 	bl	f54c <____muldf3_from_thumb>
    db80:	1c32      	adds	r2, r6, #0
    db82:	1c3b      	adds	r3, r7, #0
    db84:	f001 fcce 	bl	f524 <____subdf3_from_thumb>
    db88:	9a06      	ldr	r2, [sp, #24]
    db8a:	9b07      	ldr	r3, [sp, #28]
    db8c:	1c06      	adds	r6, r0, #0
    db8e:	1c0f      	adds	r7, r1, #0
    db90:	1c20      	adds	r0, r4, #0
    db92:	1c29      	adds	r1, r5, #0
    db94:	f001 fcda 	bl	f54c <____muldf3_from_thumb>
    db98:	9a02      	ldr	r2, [sp, #8]
    db9a:	9b03      	ldr	r3, [sp, #12]
    db9c:	1c04      	adds	r4, r0, #0
    db9e:	1c0d      	adds	r5, r1, #0
    dba0:	9804      	ldr	r0, [sp, #16]
    dba2:	9905      	ldr	r1, [sp, #20]
    dba4:	f001 fcd2 	bl	f54c <____muldf3_from_thumb>
    dba8:	1c02      	adds	r2, r0, #0
    dbaa:	1c0b      	adds	r3, r1, #0
    dbac:	1c20      	adds	r0, r4, #0
    dbae:	1c29      	adds	r1, r5, #0
    dbb0:	f001 fcb8 	bl	f524 <____subdf3_from_thumb>
    dbb4:	1c02      	adds	r2, r0, #0
    dbb6:	1c0b      	adds	r3, r1, #0
    dbb8:	1c30      	adds	r0, r6, #0
    dbba:	1c39      	adds	r1, r7, #0
    dbbc:	f001 fcb2 	bl	f524 <____subdf3_from_thumb>
    dbc0:	1c02      	adds	r2, r0, #0
    dbc2:	1c0b      	adds	r3, r1, #0
    dbc4:	9800      	ldr	r0, [sp, #0]
    dbc6:	9901      	ldr	r1, [sp, #4]
    dbc8:	f001 fcac 	bl	f524 <____subdf3_from_thumb>
    dbcc:	e040      	b.n	dc50 <__kernel_cos+0x200>
    dbce:	9804      	ldr	r0, [sp, #16]
    dbd0:	9905      	ldr	r1, [sp, #20]
    dbd2:	1c02      	adds	r2, r0, #0
    dbd4:	1c0b      	adds	r3, r1, #0
    dbd6:	f001 fcb9 	bl	f54c <____muldf3_from_thumb>
    dbda:	4a23      	ldr	r2, [pc, #140]	(dc68 <.text+0xdc68>)
    dbdc:	4b23      	ldr	r3, [pc, #140]	(dc6c <.text+0xdc6c>)
    dbde:	1c04      	adds	r4, r0, #0
    dbe0:	1c0d      	adds	r5, r1, #0
    dbe2:	f001 fcb3 	bl	f54c <____muldf3_from_thumb>
    dbe6:	4a22      	ldr	r2, [pc, #136]	(dc70 <.text+0xdc70>)
    dbe8:	4b22      	ldr	r3, [pc, #136]	(dc74 <.text+0xdc74>)
    dbea:	f001 fcab 	bl	f544 <____adddf3_from_thumb>
    dbee:	1c02      	adds	r2, r0, #0
    dbf0:	1c0b      	adds	r3, r1, #0
    dbf2:	1c20      	adds	r0, r4, #0
    dbf4:	1c29      	adds	r1, r5, #0
    dbf6:	f001 fca9 	bl	f54c <____muldf3_from_thumb>
    dbfa:	4a1f      	ldr	r2, [pc, #124]	(dc78 <.text+0xdc78>)
    dbfc:	4b1f      	ldr	r3, [pc, #124]	(dc7c <.text+0xdc7c>)
    dbfe:	f001 fc91 	bl	f524 <____subdf3_from_thumb>
    dc02:	1c02      	adds	r2, r0, #0
    dc04:	1c0b      	adds	r3, r1, #0
    dc06:	1c20      	adds	r0, r4, #0
    dc08:	1c29      	adds	r1, r5, #0
    dc0a:	f001 fc9f 	bl	f54c <____muldf3_from_thumb>
    dc0e:	4a1c      	ldr	r2, [pc, #112]	(dc80 <.text+0xdc80>)
    dc10:	4b1c      	ldr	r3, [pc, #112]	(dc84 <.text+0xdc84>)
    dc12:	f001 fc97 	bl	f544 <____adddf3_from_thumb>
    dc16:	1c02      	adds	r2, r0, #0
    dc18:	1c0b      	adds	r3, r1, #0
    dc1a:	1c20      	adds	r0, r4, #0
    dc1c:	1c29      	adds	r1, r5, #0
    dc1e:	f001 fc95 	bl	f54c <____muldf3_from_thumb>
    dc22:	4a19      	ldr	r2, [pc, #100]	(dc88 <.text+0xdc88>)
    dc24:	4b19      	ldr	r3, [pc, #100]	(dc8c <.text+0xdc8c>)
    dc26:	f001 fc7d 	bl	f524 <____subdf3_from_thumb>
    dc2a:	1c02      	adds	r2, r0, #0
    dc2c:	1c0b      	adds	r3, r1, #0
    dc2e:	1c20      	adds	r0, r4, #0
    dc30:	1c29      	adds	r1, r5, #0
    dc32:	f001 fc8b 	bl	f54c <____muldf3_from_thumb>
    dc36:	4a16      	ldr	r2, [pc, #88]	(dc90 <.text+0xdc90>)
    dc38:	4b16      	ldr	r3, [pc, #88]	(dc94 <.text+0xdc94>)
    dc3a:	f001 fc83 	bl	f544 <____adddf3_from_thumb>
    dc3e:	1c02      	adds	r2, r0, #0
    dc40:	1c0b      	adds	r3, r1, #0
    dc42:	1c20      	adds	r0, r4, #0
    dc44:	1c29      	adds	r1, r5, #0
    dc46:	f001 fc81 	bl	f54c <____muldf3_from_thumb>
    dc4a:	9006      	str	r0, [sp, #24]
    dc4c:	9107      	str	r1, [sp, #28]
    dc4e:	e757      	b.n	db00 <__kernel_cos+0xb0>
    dc50:	b009      	add	sp, #36
    dc52:	bcf0      	pop	{r4, r5, r6, r7}
    dc54:	bc04      	pop	{r2}
    dc56:	4710      	bx	r2
    dc58:	ffff 7fff 	undefined
    dc5c:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
    dc60:	0000      	lsls	r0, r0, #0
    dc62:	3ff0      	subs	r7, #240
    dc64:	0000      	lsls	r0, r0, #0
    dc66:	0000      	lsls	r0, r0, #0
    dc68:	fae9 bda8 	undefined
    dc6c:	38d4      	subs	r0, #212
    dc6e:	be88      	bkpt	0x0088
    dc70:	ee9e 3e21 	cdp	14, 9, cr3, cr14, cr1, {1}
    dc74:	b1c4      	cbz	r4, dca8 <.text+0xdca8>
    dc76:	bdb4      	pop	{r2, r4, r5, r7, pc}
    dc78:	7e4f      	ldrb	r7, [r1, #25]
    dc7a:	3e92      	subs	r6, #146
    dc7c:	52ad      	strh	r5, [r5, r2]
    dc7e:	809c      	strh	r4, [r3, #4]
    dc80:	01a0      	lsls	r0, r4, #6
    dc82:	3efa      	subs	r6, #250
    dc84:	1590      	asrs	r0, r2, #22
    dc86:	19cb      	adds	r3, r1, r7
    dc88:	c16c      	stmia	r1!, {r2, r3, r5, r6}
    dc8a:	3f56      	subs	r7, #86
    dc8c:	5177      	str	r7, [r6, r5]
    dc8e:	16c1      	asrs	r1, r0, #27
    dc90:	5555      	strb	r5, [r2, r5]
    dc92:	3fa5      	subs	r7, #165
    dc94:	554c      	strb	r4, [r1, r5]
    dc96:	5555      	strb	r5, [r2, r5]
    dc98:	3332      	adds	r3, #50
    dc9a:	3fd3      	subs	r7, #211
    dc9c:	0000      	lsls	r0, r0, #0
    dc9e:	3fe0      	subs	r7, #224
    dca0:	0000      	lsls	r0, r0, #0
    dca2:	0000      	lsls	r0, r0, #0
    dca4:	0000      	lsls	r0, r0, #0
    dca6:	3fe9      	subs	r7, #233
    dca8:	0000      	lsls	r0, r0, #0
    dcaa:	3fd2      	subs	r7, #210
    dcac:	0000      	lsls	r0, r0, #0
    dcae:	0000      	lsls	r0, r0, #0
    dcb0:	0000      	lsls	r0, r0, #0
    dcb2:	ffe0 b5f0 	vsli.64	<illegal reg q13.5>, q8, #32

0000dcb4 <__kernel_rem_pio2>:
    dcb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    dcb6:	4ccf      	ldr	r4, [pc, #828]	(dff4 <.text+0xdff4>)
    dcb8:	44a5      	add	sp, r4
    dcba:	9302      	str	r3, [sp, #8]
    dcbc:	9004      	str	r0, [sp, #16]
    dcbe:	98b3      	ldr	r0, [sp, #716]
    dcc0:	9103      	str	r1, [sp, #12]
    dcc2:	4bcd      	ldr	r3, [pc, #820]	(dff8 <.text+0xdff8>)
    dcc4:	9902      	ldr	r1, [sp, #8]
    dcc6:	1c14      	adds	r4, r2, #0
    dcc8:	0082      	lsls	r2, r0, #2
    dcca:	58d2      	ldr	r2, [r2, r3]
    dccc:	3901      	subs	r1, #1
    dcce:	9107      	str	r1, [sp, #28]
    dcd0:	1ee0      	subs	r0, r4, #3
    dcd2:	2118      	movs	r1, #24
    dcd4:	9208      	str	r2, [sp, #32]
    dcd6:	f7f9 fbdd 	bl	7494 <__aeabi_idiv>
    dcda:	9021      	str	r0, [sp, #132]
    dcdc:	2800      	cmp	r0, #0
    dcde:	da01      	bge.n	dce4 <__kernel_rem_pio2+0x30>
    dce0:	2200      	movs	r2, #0
    dce2:	9221      	str	r2, [sp, #132]
    dce4:	9f21      	ldr	r7, [sp, #132]
    dce6:	06fb      	lsls	r3, r7, #27
    dce8:	1bdb      	subs	r3, r3, r7
    dcea:	009b      	lsls	r3, r3, #2
    dcec:	19db      	adds	r3, r3, r7
    dcee:	00db      	lsls	r3, r3, #3
    dcf0:	18e4      	adds	r4, r4, r3
    dcf2:	9807      	ldr	r0, [sp, #28]
    dcf4:	9405      	str	r4, [sp, #20]
    dcf6:	3c18      	subs	r4, #24
    dcf8:	940b      	str	r4, [sp, #44]
    dcfa:	9908      	ldr	r1, [sp, #32]
    dcfc:	1a3c      	subs	r4, r7, r0
    dcfe:	9ab4      	ldr	r2, [sp, #720]
    dd00:	00a3      	lsls	r3, r4, #2
    dd02:	1847      	adds	r7, r0, r1
    dd04:	18d5      	adds	r5, r2, r3
    dd06:	2600      	movs	r6, #0
    dd08:	e00f      	b.n	dd2a <__kernel_rem_pio2+0x76>
    dd0a:	2c00      	cmp	r4, #0
    dd0c:	da02      	bge.n	dd14 <__kernel_rem_pio2+0x60>
    dd0e:	48bb      	ldr	r0, [pc, #748]	(dffc <.text+0xdffc>)
    dd10:	49bb      	ldr	r1, [pc, #748]	(e000 <.text+0xe000>)
    dd12:	e002      	b.n	dd1a <__kernel_rem_pio2+0x66>
    dd14:	6828      	ldr	r0, [r5, #0]
    dd16:	f001 fc21 	bl	f55c <____floatsidf_from_thumb>
    dd1a:	00f2      	lsls	r2, r6, #3
    dd1c:	ab22      	add	r3, sp, #136
    dd1e:	189b      	adds	r3, r3, r2
    dd20:	6018      	str	r0, [r3, #0]
    dd22:	6059      	str	r1, [r3, #4]
    dd24:	3601      	adds	r6, #1
    dd26:	3401      	adds	r4, #1
    dd28:	3504      	adds	r5, #4
    dd2a:	42be      	cmp	r6, r7
    dd2c:	dded      	ble.n	dd0a <__kernel_rem_pio2+0x56>
    dd2e:	9b07      	ldr	r3, [sp, #28]
    dd30:	2400      	movs	r4, #0
    dd32:	9317      	str	r3, [sp, #92]
    dd34:	9418      	str	r4, [sp, #96]
    dd36:	e01e      	b.n	dd76 <__kernel_rem_pio2+0xc2>
    dd38:	9a16      	ldr	r2, [sp, #88]
    dd3a:	ca03      	ldmia	r2!, {r0, r1}
    dd3c:	9216      	str	r2, [sp, #88]
    dd3e:	683a      	ldr	r2, [r7, #0]
    dd40:	687b      	ldr	r3, [r7, #4]
    dd42:	f001 fc03 	bl	f54c <____muldf3_from_thumb>
    dd46:	1c02      	adds	r2, r0, #0
    dd48:	1c0b      	adds	r3, r1, #0
    dd4a:	1c20      	adds	r0, r4, #0
    dd4c:	1c29      	adds	r1, r5, #0
    dd4e:	f001 fbf9 	bl	f544 <____adddf3_from_thumb>
    dd52:	3601      	adds	r6, #1
    dd54:	1c04      	adds	r4, r0, #0
    dd56:	1c0d      	adds	r5, r1, #0
    dd58:	3f08      	subs	r7, #8
    dd5a:	9b07      	ldr	r3, [sp, #28]
    dd5c:	429e      	cmp	r6, r3
    dd5e:	ddeb      	ble.n	dd38 <__kernel_rem_pio2+0x84>
    dd60:	9f18      	ldr	r7, [sp, #96]
    dd62:	9817      	ldr	r0, [sp, #92]
    dd64:	00fa      	lsls	r2, r7, #3
    dd66:	ab4a      	add	r3, sp, #296
    dd68:	189b      	adds	r3, r3, r2
    dd6a:	3701      	adds	r7, #1
    dd6c:	3001      	adds	r0, #1
    dd6e:	601c      	str	r4, [r3, #0]
    dd70:	605d      	str	r5, [r3, #4]
    dd72:	9718      	str	r7, [sp, #96]
    dd74:	9017      	str	r0, [sp, #92]
    dd76:	9918      	ldr	r1, [sp, #96]
    dd78:	9a08      	ldr	r2, [sp, #32]
    dd7a:	4291      	cmp	r1, r2
    dd7c:	dc09      	bgt.n	dd92 <__kernel_rem_pio2+0xde>
    dd7e:	9b04      	ldr	r3, [sp, #16]
    dd80:	9c17      	ldr	r4, [sp, #92]
    dd82:	9316      	str	r3, [sp, #88]
    dd84:	00e2      	lsls	r2, r4, #3
    dd86:	ab22      	add	r3, sp, #136
    dd88:	4c9c      	ldr	r4, [pc, #624]	(dffc <.text+0xdffc>)
    dd8a:	4d9d      	ldr	r5, [pc, #628]	(e000 <.text+0xe000>)
    dd8c:	189f      	adds	r7, r3, r2
    dd8e:	2600      	movs	r6, #0
    dd90:	e7e3      	b.n	dd5a <__kernel_rem_pio2+0xa6>
    dd92:	9f08      	ldr	r7, [sp, #32]
    dd94:	9706      	str	r7, [sp, #24]
    dd96:	9806      	ldr	r0, [sp, #24]
    dd98:	ab4a      	add	r3, sp, #296
    dd9a:	00c2      	lsls	r2, r0, #3
    dd9c:	18d2      	adds	r2, r2, r3
    dd9e:	3801      	subs	r0, #1
    dda0:	6816      	ldr	r6, [r2, #0]
    dda2:	6857      	ldr	r7, [r2, #4]
    dda4:	00c2      	lsls	r2, r0, #3
    dda6:	189b      	adds	r3, r3, r2
    dda8:	229a      	movs	r2, #154
    ddaa:	9906      	ldr	r1, [sp, #24]
    ddac:	0092      	lsls	r2, r2, #2
    ddae:	446a      	add	r2, sp
    ddb0:	9019      	str	r0, [sp, #100]
    ddb2:	9315      	str	r3, [sp, #84]
    ddb4:	911a      	str	r1, [sp, #104]
    ddb6:	9214      	str	r2, [sp, #80]
    ddb8:	e028      	b.n	de0c <__kernel_rem_pio2+0x158>
    ddba:	4a92      	ldr	r2, [pc, #584]	(e004 <.text+0xe004>)
    ddbc:	4b92      	ldr	r3, [pc, #584]	(e008 <.text+0xe008>)
    ddbe:	1c30      	adds	r0, r6, #0
    ddc0:	1c39      	adds	r1, r7, #0
    ddc2:	f001 fbc3 	bl	f54c <____muldf3_from_thumb>
    ddc6:	f001 fbc5 	bl	f554 <____fixdfsi_from_thumb>
    ddca:	f001 fbc7 	bl	f55c <____floatsidf_from_thumb>
    ddce:	4a8f      	ldr	r2, [pc, #572]	(e00c <.text+0xe00c>)
    ddd0:	4b8f      	ldr	r3, [pc, #572]	(e010 <.text+0xe010>)
    ddd2:	1c04      	adds	r4, r0, #0
    ddd4:	1c0d      	adds	r5, r1, #0
    ddd6:	f001 fbb9 	bl	f54c <____muldf3_from_thumb>
    ddda:	1c02      	adds	r2, r0, #0
    dddc:	1c0b      	adds	r3, r1, #0
    ddde:	1c30      	adds	r0, r6, #0
    dde0:	1c39      	adds	r1, r7, #0
    dde2:	f001 fbaf 	bl	f544 <____adddf3_from_thumb>
    dde6:	f001 fbb5 	bl	f554 <____fixdfsi_from_thumb>
    ddea:	9b14      	ldr	r3, [sp, #80]
    ddec:	9f1a      	ldr	r7, [sp, #104]
    ddee:	c301      	stmia	r3!, {r0}
    ddf0:	1c20      	adds	r0, r4, #0
    ddf2:	9c15      	ldr	r4, [sp, #84]
    ddf4:	9314      	str	r3, [sp, #80]
    ddf6:	3f01      	subs	r7, #1
    ddf8:	6822      	ldr	r2, [r4, #0]
    ddfa:	6863      	ldr	r3, [r4, #4]
    ddfc:	1c29      	adds	r1, r5, #0
    ddfe:	971a      	str	r7, [sp, #104]
    de00:	f001 fba0 	bl	f544 <____adddf3_from_thumb>
    de04:	3c08      	subs	r4, #8
    de06:	9415      	str	r4, [sp, #84]
    de08:	1c06      	adds	r6, r0, #0
    de0a:	1c0f      	adds	r7, r1, #0
    de0c:	981a      	ldr	r0, [sp, #104]
    de0e:	2800      	cmp	r0, #0
    de10:	dcd3      	bgt.n	ddba <__kernel_rem_pio2+0x106>
    de12:	1c30      	adds	r0, r6, #0
    de14:	9a0b      	ldr	r2, [sp, #44]
    de16:	1c39      	adds	r1, r7, #0
    de18:	f000 fe0e 	bl	ea38 <scalbn>
    de1c:	4a7d      	ldr	r2, [pc, #500]	(e014 <.text+0xe014>)
    de1e:	4b7e      	ldr	r3, [pc, #504]	(e018 <.text+0xe018>)
    de20:	1c04      	adds	r4, r0, #0
    de22:	1c0d      	adds	r5, r1, #0
    de24:	f001 fb92 	bl	f54c <____muldf3_from_thumb>
    de28:	f000 fd5c 	bl	e8e4 <floor>
    de2c:	4a7b      	ldr	r2, [pc, #492]	(e01c <.text+0xe01c>)
    de2e:	4b7c      	ldr	r3, [pc, #496]	(e020 <.text+0xe020>)
    de30:	f001 fb8c 	bl	f54c <____muldf3_from_thumb>
    de34:	1c02      	adds	r2, r0, #0
    de36:	1c0b      	adds	r3, r1, #0
    de38:	1c20      	adds	r0, r4, #0
    de3a:	1c29      	adds	r1, r5, #0
    de3c:	f001 fb82 	bl	f544 <____adddf3_from_thumb>
    de40:	1c0d      	adds	r5, r1, #0
    de42:	1c04      	adds	r4, r0, #0
    de44:	f001 fb86 	bl	f554 <____fixdfsi_from_thumb>
    de48:	9009      	str	r0, [sp, #36]
    de4a:	f001 fb87 	bl	f55c <____floatsidf_from_thumb>
    de4e:	1c02      	adds	r2, r0, #0
    de50:	1c0b      	adds	r3, r1, #0
    de52:	1c20      	adds	r0, r4, #0
    de54:	1c29      	adds	r1, r5, #0
    de56:	f001 fb65 	bl	f524 <____subdf3_from_thumb>
    de5a:	1c0e      	adds	r6, r1, #0
    de5c:	990b      	ldr	r1, [sp, #44]
    de5e:	1c05      	adds	r5, r0, #0
    de60:	2900      	cmp	r1, #0
    de62:	dd14      	ble.n	de8e <__kernel_rem_pio2+0x1da>
    de64:	9a19      	ldr	r2, [sp, #100]
    de66:	ac9a      	add	r4, sp, #616
    de68:	0090      	lsls	r0, r2, #2
    de6a:	5901      	ldr	r1, [r0, r4]
    de6c:	9b0b      	ldr	r3, [sp, #44]
    de6e:	2218      	movs	r2, #24
    de70:	1ad2      	subs	r2, r2, r3
    de72:	9f09      	ldr	r7, [sp, #36]
    de74:	1c0b      	adds	r3, r1, #0
    de76:	4113      	asrs	r3, r2
    de78:	18ff      	adds	r7, r7, r3
    de7a:	4093      	lsls	r3, r2
    de7c:	1ac9      	subs	r1, r1, r3
    de7e:	5101      	str	r1, [r0, r4]
    de80:	980b      	ldr	r0, [sp, #44]
    de82:	2317      	movs	r3, #23
    de84:	1a1b      	subs	r3, r3, r0
    de86:	4119      	asrs	r1, r3
    de88:	9709      	str	r7, [sp, #36]
    de8a:	910c      	str	r1, [sp, #48]
    de8c:	e017      	b.n	debe <__kernel_rem_pio2+0x20a>
    de8e:	990b      	ldr	r1, [sp, #44]
    de90:	2900      	cmp	r1, #0
    de92:	d106      	bne.n	dea2 <__kernel_rem_pio2+0x1ee>
    de94:	9a19      	ldr	r2, [sp, #100]
    de96:	0093      	lsls	r3, r2, #2
    de98:	aa9a      	add	r2, sp, #616
    de9a:	589b      	ldr	r3, [r3, r2]
    de9c:	15db      	asrs	r3, r3, #23
    de9e:	930c      	str	r3, [sp, #48]
    dea0:	e00d      	b.n	debe <__kernel_rem_pio2+0x20a>
    dea2:	1c28      	adds	r0, r5, #0
    dea4:	1c31      	adds	r1, r6, #0
    dea6:	4a5f      	ldr	r2, [pc, #380]	(e024 <.text+0xe024>)
    dea8:	4b5f      	ldr	r3, [pc, #380]	(e028 <.text+0xe028>)
    deaa:	f001 fb5b 	bl	f564 <____gedf2_from_thumb>
    deae:	2800      	cmp	r0, #0
    deb0:	da02      	bge.n	deb8 <__kernel_rem_pio2+0x204>
    deb2:	2300      	movs	r3, #0
    deb4:	930c      	str	r3, [sp, #48]
    deb6:	e04e      	b.n	df56 <__kernel_rem_pio2+0x2a2>
    deb8:	2402      	movs	r4, #2
    deba:	940c      	str	r4, [sp, #48]
    debc:	e002      	b.n	dec4 <__kernel_rem_pio2+0x210>
    debe:	9f0c      	ldr	r7, [sp, #48]
    dec0:	2f00      	cmp	r7, #0
    dec2:	dd48      	ble.n	df56 <__kernel_rem_pio2+0x2a2>
    dec4:	9809      	ldr	r0, [sp, #36]
    dec6:	3001      	adds	r0, #1
    dec8:	9009      	str	r0, [sp, #36]
    deca:	2400      	movs	r4, #0
    decc:	2000      	movs	r0, #0
    dece:	a99a      	add	r1, sp, #616
    ded0:	e00f      	b.n	def2 <__kernel_rem_pio2+0x23e>
    ded2:	680a      	ldr	r2, [r1, #0]
    ded4:	2c00      	cmp	r4, #0
    ded6:	d107      	bne.n	dee8 <__kernel_rem_pio2+0x234>
    ded8:	2a00      	cmp	r2, #0
    deda:	d008      	beq.n	deee <__kernel_rem_pio2+0x23a>
    dedc:	2380      	movs	r3, #128
    dede:	045b      	lsls	r3, r3, #17
    dee0:	1a9b      	subs	r3, r3, r2
    dee2:	2401      	movs	r4, #1
    dee4:	600b      	str	r3, [r1, #0]
    dee6:	e002      	b.n	deee <__kernel_rem_pio2+0x23a>
    dee8:	4b50      	ldr	r3, [pc, #320]	(e02c <.text+0xe02c>)
    deea:	1a9b      	subs	r3, r3, r2
    deec:	600b      	str	r3, [r1, #0]
    deee:	3001      	adds	r0, #1
    def0:	3104      	adds	r1, #4
    def2:	9a06      	ldr	r2, [sp, #24]
    def4:	4290      	cmp	r0, r2
    def6:	dbec      	blt.n	ded2 <__kernel_rem_pio2+0x21e>
    def8:	9b0b      	ldr	r3, [sp, #44]
    defa:	2b00      	cmp	r3, #0
    defc:	dd11      	ble.n	df22 <__kernel_rem_pio2+0x26e>
    defe:	2b01      	cmp	r3, #1
    df00:	d002      	beq.n	df08 <__kernel_rem_pio2+0x254>
    df02:	2b02      	cmp	r3, #2
    df04:	d10d      	bne.n	df22 <__kernel_rem_pio2+0x26e>
    df06:	e005      	b.n	df14 <__kernel_rem_pio2+0x260>
    df08:	9f19      	ldr	r7, [sp, #100]
    df0a:	a89a      	add	r0, sp, #616
    df0c:	00b9      	lsls	r1, r7, #2
    df0e:	580b      	ldr	r3, [r1, r0]
    df10:	4a47      	ldr	r2, [pc, #284]	(e030 <.text+0xe030>)
    df12:	e004      	b.n	df1e <__kernel_rem_pio2+0x26a>
    df14:	9a19      	ldr	r2, [sp, #100]
    df16:	a89a      	add	r0, sp, #616
    df18:	0091      	lsls	r1, r2, #2
    df1a:	580b      	ldr	r3, [r1, r0]
    df1c:	4a45      	ldr	r2, [pc, #276]	(e034 <.text+0xe034>)
    df1e:	4013      	ands	r3, r2
    df20:	500b      	str	r3, [r1, r0]
    df22:	9b0c      	ldr	r3, [sp, #48]
    df24:	2b02      	cmp	r3, #2
    df26:	d116      	bne.n	df56 <__kernel_rem_pio2+0x2a2>
    df28:	1c2a      	adds	r2, r5, #0
    df2a:	1c33      	adds	r3, r6, #0
    df2c:	4842      	ldr	r0, [pc, #264]	(e038 <.text+0xe038>)
    df2e:	4943      	ldr	r1, [pc, #268]	(e03c <.text+0xe03c>)
    df30:	f001 faf8 	bl	f524 <____subdf3_from_thumb>
    df34:	1c05      	adds	r5, r0, #0
    df36:	1c0e      	adds	r6, r1, #0
    df38:	2c00      	cmp	r4, #0
    df3a:	d00c      	beq.n	df56 <__kernel_rem_pio2+0x2a2>
    df3c:	9a0b      	ldr	r2, [sp, #44]
    df3e:	483e      	ldr	r0, [pc, #248]	(e038 <.text+0xe038>)
    df40:	493e      	ldr	r1, [pc, #248]	(e03c <.text+0xe03c>)
    df42:	f000 fd79 	bl	ea38 <scalbn>
    df46:	1c02      	adds	r2, r0, #0
    df48:	1c0b      	adds	r3, r1, #0
    df4a:	1c28      	adds	r0, r5, #0
    df4c:	1c31      	adds	r1, r6, #0
    df4e:	f001 fae9 	bl	f524 <____subdf3_from_thumb>
    df52:	1c05      	adds	r5, r0, #0
    df54:	1c0e      	adds	r6, r1, #0
    df56:	1c28      	adds	r0, r5, #0
    df58:	1c31      	adds	r1, r6, #0
    df5a:	4a28      	ldr	r2, [pc, #160]	(dffc <.text+0xdffc>)
    df5c:	4b28      	ldr	r3, [pc, #160]	(e000 <.text+0xe000>)
    df5e:	f001 fae5 	bl	f52c <____eqdf2_from_thumb>
    df62:	2800      	cmp	r0, #0
    df64:	d000      	beq.n	df68 <__kernel_rem_pio2+0x2b4>
    df66:	e097      	b.n	e098 <.text+0xe098>
    df68:	9c19      	ldr	r4, [sp, #100]
    df6a:	ab9a      	add	r3, sp, #616
    df6c:	00a2      	lsls	r2, r4, #2
    df6e:	189a      	adds	r2, r3, r2
    df70:	2100      	movs	r1, #0
    df72:	e005      	b.n	df80 <__kernel_rem_pio2+0x2cc>
    df74:	9f19      	ldr	r7, [sp, #100]
    df76:	6813      	ldr	r3, [r2, #0]
    df78:	3f01      	subs	r7, #1
    df7a:	9719      	str	r7, [sp, #100]
    df7c:	4319      	orrs	r1, r3
    df7e:	3a04      	subs	r2, #4
    df80:	9819      	ldr	r0, [sp, #100]
    df82:	9b08      	ldr	r3, [sp, #32]
    df84:	4298      	cmp	r0, r3
    df86:	daf5      	bge.n	df74 <__kernel_rem_pio2+0x2c0>
    df88:	2900      	cmp	r1, #0
    df8a:	d000      	beq.n	df8e <__kernel_rem_pio2+0x2da>
    df8c:	e08c      	b.n	e0a8 <.text+0xe0a8>
    df8e:	009b      	lsls	r3, r3, #2
    df90:	acae      	add	r4, sp, #696
    df92:	191b      	adds	r3, r3, r4
    df94:	1c1a      	adds	r2, r3, #0
    df96:	2701      	movs	r7, #1
    df98:	3a54      	subs	r2, #84
    df9a:	970a      	str	r7, [sp, #40]
    df9c:	e002      	b.n	dfa4 <__kernel_rem_pio2+0x2f0>
    df9e:	980a      	ldr	r0, [sp, #40]
    dfa0:	3001      	adds	r0, #1
    dfa2:	900a      	str	r0, [sp, #40]
    dfa4:	6813      	ldr	r3, [r2, #0]
    dfa6:	3a04      	subs	r2, #4
    dfa8:	2b00      	cmp	r3, #0
    dfaa:	d0f8      	beq.n	df9e <__kernel_rem_pio2+0x2ea>
    dfac:	9921      	ldr	r1, [sp, #132]
    dfae:	9a06      	ldr	r2, [sp, #24]
    dfb0:	9cb4      	ldr	r4, [sp, #720]
    dfb2:	188b      	adds	r3, r1, r2
    dfb4:	009b      	lsls	r3, r3, #2
    dfb6:	18e3      	adds	r3, r4, r3
    dfb8:	3304      	adds	r3, #4
    dfba:	2700      	movs	r7, #0
    dfbc:	9313      	str	r3, [sp, #76]
    dfbe:	9712      	str	r7, [sp, #72]
    dfc0:	e060      	b.n	e084 <.text+0xe084>
    dfc2:	9802      	ldr	r0, [sp, #8]
    dfc4:	9913      	ldr	r1, [sp, #76]
    dfc6:	ad22      	add	r5, sp, #136
    dfc8:	00e4      	lsls	r4, r4, #3
    dfca:	00c3      	lsls	r3, r0, #3
    dfcc:	192c      	adds	r4, r5, r4
    dfce:	6808      	ldr	r0, [r1, #0]
    dfd0:	18e4      	adds	r4, r4, r3
    dfd2:	f001 fac3 	bl	f55c <____floatsidf_from_thumb>
    dfd6:	9f06      	ldr	r7, [sp, #24]
    dfd8:	6020      	str	r0, [r4, #0]
    dfda:	6061      	str	r1, [r4, #4]
    dfdc:	9c02      	ldr	r4, [sp, #8]
    dfde:	9812      	ldr	r0, [sp, #72]
    dfe0:	19e3      	adds	r3, r4, r7
    dfe2:	181b      	adds	r3, r3, r0
    dfe4:	9a04      	ldr	r2, [sp, #16]
    dfe6:	00db      	lsls	r3, r3, #3
    dfe8:	4e04      	ldr	r6, [pc, #16]	(dffc <.text+0xdffc>)
    dfea:	4f05      	ldr	r7, [pc, #20]	(e000 <.text+0xe000>)
    dfec:	18ed      	adds	r5, r5, r3
    dfee:	2400      	movs	r4, #0
    dff0:	9211      	str	r2, [sp, #68]
    dff2:	e036      	b.n	e062 <.text+0xe062>
    dff4:	fd48 ffff 	stc2l	15, cr15, [r8, #-1020]
    dff8:	f858 0000 	ldr.w	r0, [r8, r0]
	...
    e004:	0000      	lsls	r0, r0, #0
    e006:	3e70      	subs	r6, #112
    e008:	0000      	lsls	r0, r0, #0
    e00a:	0000      	lsls	r0, r0, #0
    e00c:	0000      	lsls	r0, r0, #0
    e00e:	c170      	stmia	r1!, {r4, r5, r6}
    e010:	0000      	lsls	r0, r0, #0
    e012:	0000      	lsls	r0, r0, #0
    e014:	0000      	lsls	r0, r0, #0
    e016:	3fc0      	subs	r7, #192
    e018:	0000      	lsls	r0, r0, #0
    e01a:	0000      	lsls	r0, r0, #0
    e01c:	0000      	lsls	r0, r0, #0
    e01e:	c020      	stmia	r0!, {r5}
    e020:	0000      	lsls	r0, r0, #0
    e022:	0000      	lsls	r0, r0, #0
    e024:	0000      	lsls	r0, r0, #0
    e026:	3fe0      	subs	r7, #224
    e028:	0000      	lsls	r0, r0, #0
    e02a:	0000      	lsls	r0, r0, #0
    e02c:	ffff 00ff 	vshr.u64	q8, <illegal reg q15.5>, #1
    e030:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1
    e034:	ffff 003f 	vshr.u32	d16, d31, #1
    e038:	0000      	lsls	r0, r0, #0
    e03a:	3ff0      	subs	r7, #240
    e03c:	0000      	lsls	r0, r0, #0
    e03e:	0000      	lsls	r0, r0, #0
    e040:	9a11      	ldr	r2, [sp, #68]
    e042:	ca03      	ldmia	r2!, {r0, r1}
    e044:	9211      	str	r2, [sp, #68]
    e046:	682a      	ldr	r2, [r5, #0]
    e048:	686b      	ldr	r3, [r5, #4]
    e04a:	f001 fa7f 	bl	f54c <____muldf3_from_thumb>
    e04e:	1c02      	adds	r2, r0, #0
    e050:	1c0b      	adds	r3, r1, #0
    e052:	1c30      	adds	r0, r6, #0
    e054:	1c39      	adds	r1, r7, #0
    e056:	f001 fa75 	bl	f544 <____adddf3_from_thumb>
    e05a:	3401      	adds	r4, #1
    e05c:	1c06      	adds	r6, r0, #0
    e05e:	1c0f      	adds	r7, r1, #0
    e060:	3d08      	subs	r5, #8
    e062:	9b07      	ldr	r3, [sp, #28]
    e064:	429c      	cmp	r4, r3
    e066:	ddeb      	ble.n	e040 <.text+0xe040>
    e068:	9c12      	ldr	r4, [sp, #72]
    e06a:	9806      	ldr	r0, [sp, #24]
    e06c:	00e3      	lsls	r3, r4, #3
    e06e:	aa4a      	add	r2, sp, #296
    e070:	18d2      	adds	r2, r2, r3
    e072:	9913      	ldr	r1, [sp, #76]
    e074:	00c3      	lsls	r3, r0, #3
    e076:	18d2      	adds	r2, r2, r3
    e078:	3401      	adds	r4, #1
    e07a:	3104      	adds	r1, #4
    e07c:	6096      	str	r6, [r2, #8]
    e07e:	60d7      	str	r7, [r2, #12]
    e080:	9412      	str	r4, [sp, #72]
    e082:	9113      	str	r1, [sp, #76]
    e084:	9b06      	ldr	r3, [sp, #24]
    e086:	9c0a      	ldr	r4, [sp, #40]
    e088:	9f12      	ldr	r7, [sp, #72]
    e08a:	191a      	adds	r2, r3, r4
    e08c:	19dc      	adds	r4, r3, r7
    e08e:	1c63      	adds	r3, r4, #1
    e090:	4293      	cmp	r3, r2
    e092:	dd96      	ble.n	dfc2 <__kernel_rem_pio2+0x30e>
    e094:	9206      	str	r2, [sp, #24]
    e096:	e67e      	b.n	dd96 <__kernel_rem_pio2+0xe2>
    e098:	1c28      	adds	r0, r5, #0
    e09a:	1c31      	adds	r1, r6, #0
    e09c:	4bbf      	ldr	r3, [pc, #764]	(e39c <.text+0xe39c>)
    e09e:	4abe      	ldr	r2, [pc, #760]	(e398 <.text+0xe398>)
    e0a0:	f001 fa44 	bl	f52c <____eqdf2_from_thumb>
    e0a4:	2800      	cmp	r0, #0
    e0a6:	d116      	bne.n	e0d6 <.text+0xe0d6>
    e0a8:	9806      	ldr	r0, [sp, #24]
    e0aa:	a9ae      	add	r1, sp, #696
    e0ac:	0083      	lsls	r3, r0, #2
    e0ae:	185b      	adds	r3, r3, r1
    e0b0:	1c1a      	adds	r2, r3, #0
    e0b2:	3a54      	subs	r2, #84
    e0b4:	2100      	movs	r1, #0
    e0b6:	6813      	ldr	r3, [r2, #0]
    e0b8:	3101      	adds	r1, #1
    e0ba:	3a04      	subs	r2, #4
    e0bc:	2b00      	cmp	r3, #0
    e0be:	d0fa      	beq.n	e0b6 <.text+0xe0b6>
    e0c0:	004b      	lsls	r3, r1, #1
    e0c2:	185b      	adds	r3, r3, r1
    e0c4:	9c05      	ldr	r4, [sp, #20]
    e0c6:	9a06      	ldr	r2, [sp, #24]
    e0c8:	00db      	lsls	r3, r3, #3
    e0ca:	1ae3      	subs	r3, r4, r3
    e0cc:	1a52      	subs	r2, r2, r1
    e0ce:	3b18      	subs	r3, #24
    e0d0:	9206      	str	r2, [sp, #24]
    e0d2:	930b      	str	r3, [sp, #44]
    e0d4:	e038      	b.n	e148 <.text+0xe148>
    e0d6:	9f0b      	ldr	r7, [sp, #44]
    e0d8:	1c28      	adds	r0, r5, #0
    e0da:	427a      	negs	r2, r7
    e0dc:	1c31      	adds	r1, r6, #0
    e0de:	f000 fcab 	bl	ea38 <scalbn>
    e0e2:	4aaf      	ldr	r2, [pc, #700]	(e3a0 <.text+0xe3a0>)
    e0e4:	4baf      	ldr	r3, [pc, #700]	(e3a4 <.text+0xe3a4>)
    e0e6:	901b      	str	r0, [sp, #108]
    e0e8:	911c      	str	r1, [sp, #112]
    e0ea:	f001 fa3b 	bl	f564 <____gedf2_from_thumb>
    e0ee:	9906      	ldr	r1, [sp, #24]
    e0f0:	af9a      	add	r7, sp, #616
    e0f2:	008c      	lsls	r4, r1, #2
    e0f4:	2800      	cmp	r0, #0
    e0f6:	db22      	blt.n	e13e <.text+0xe13e>
    e0f8:	4aab      	ldr	r2, [pc, #684]	(e3a8 <.text+0xe3a8>)
    e0fa:	4bac      	ldr	r3, [pc, #688]	(e3ac <.text+0xe3ac>)
    e0fc:	981b      	ldr	r0, [sp, #108]
    e0fe:	991c      	ldr	r1, [sp, #112]
    e100:	f001 fa24 	bl	f54c <____muldf3_from_thumb>
    e104:	f001 fa26 	bl	f554 <____fixdfsi_from_thumb>
    e108:	f001 fa28 	bl	f55c <____floatsidf_from_thumb>
    e10c:	4aa8      	ldr	r2, [pc, #672]	(e3b0 <.text+0xe3b0>)
    e10e:	4ba9      	ldr	r3, [pc, #676]	(e3b4 <.text+0xe3b4>)
    e110:	1c05      	adds	r5, r0, #0
    e112:	1c0e      	adds	r6, r1, #0
    e114:	f001 fa1a 	bl	f54c <____muldf3_from_thumb>
    e118:	1c02      	adds	r2, r0, #0
    e11a:	1c0b      	adds	r3, r1, #0
    e11c:	981b      	ldr	r0, [sp, #108]
    e11e:	991c      	ldr	r1, [sp, #112]
    e120:	f001 fa10 	bl	f544 <____adddf3_from_thumb>
    e124:	f001 fa16 	bl	f554 <____fixdfsi_from_thumb>
    e128:	9a06      	ldr	r2, [sp, #24]
    e12a:	9b0b      	ldr	r3, [sp, #44]
    e12c:	3201      	adds	r2, #1
    e12e:	51e0      	str	r0, [r4, r7]
    e130:	3318      	adds	r3, #24
    e132:	0094      	lsls	r4, r2, #2
    e134:	1c28      	adds	r0, r5, #0
    e136:	1c31      	adds	r1, r6, #0
    e138:	9206      	str	r2, [sp, #24]
    e13a:	930b      	str	r3, [sp, #44]
    e13c:	e001      	b.n	e142 <.text+0xe142>
    e13e:	981b      	ldr	r0, [sp, #108]
    e140:	991c      	ldr	r1, [sp, #112]
    e142:	f001 fa07 	bl	f554 <____fixdfsi_from_thumb>
    e146:	51e0      	str	r0, [r4, r7]
    e148:	9a0b      	ldr	r2, [sp, #44]
    e14a:	489b      	ldr	r0, [pc, #620]	(e3b8 <.text+0xe3b8>)
    e14c:	499b      	ldr	r1, [pc, #620]	(e3bc <.text+0xe3bc>)
    e14e:	f000 fc73 	bl	ea38 <scalbn>
    e152:	9f06      	ldr	r7, [sp, #24]
    e154:	ab9a      	add	r3, sp, #616
    e156:	00ba      	lsls	r2, r7, #2
    e158:	189b      	adds	r3, r3, r2
    e15a:	9310      	str	r3, [sp, #64]
    e15c:	00fa      	lsls	r2, r7, #3
    e15e:	ab4a      	add	r3, sp, #296
    e160:	9e06      	ldr	r6, [sp, #24]
    e162:	1c04      	adds	r4, r0, #0
    e164:	1c0d      	adds	r5, r1, #0
    e166:	189f      	adds	r7, r3, r2
    e168:	e018      	b.n	e19c <.text+0xe19c>
    e16a:	9910      	ldr	r1, [sp, #64]
    e16c:	6808      	ldr	r0, [r1, #0]
    e16e:	f001 f9f5 	bl	f55c <____floatsidf_from_thumb>
    e172:	1c02      	adds	r2, r0, #0
    e174:	1c0b      	adds	r3, r1, #0
    e176:	1c20      	adds	r0, r4, #0
    e178:	1c29      	adds	r1, r5, #0
    e17a:	f001 f9e7 	bl	f54c <____muldf3_from_thumb>
    e17e:	4a8a      	ldr	r2, [pc, #552]	(e3a8 <.text+0xe3a8>)
    e180:	4b8a      	ldr	r3, [pc, #552]	(e3ac <.text+0xe3ac>)
    e182:	6038      	str	r0, [r7, #0]
    e184:	6079      	str	r1, [r7, #4]
    e186:	1c20      	adds	r0, r4, #0
    e188:	1c29      	adds	r1, r5, #0
    e18a:	f001 f9df 	bl	f54c <____muldf3_from_thumb>
    e18e:	9a10      	ldr	r2, [sp, #64]
    e190:	3a04      	subs	r2, #4
    e192:	9210      	str	r2, [sp, #64]
    e194:	1c04      	adds	r4, r0, #0
    e196:	1c0d      	adds	r5, r1, #0
    e198:	3e01      	subs	r6, #1
    e19a:	3f08      	subs	r7, #8
    e19c:	2e00      	cmp	r6, #0
    e19e:	dae4      	bge.n	e16a <.text+0xe16a>
    e1a0:	9f06      	ldr	r7, [sp, #24]
    e1a2:	2300      	movs	r3, #0
    e1a4:	930f      	str	r3, [sp, #60]
    e1a6:	e024      	b.n	e1f2 <.text+0xe1f2>
    e1a8:	4a85      	ldr	r2, [pc, #532]	(e3c0 <.text+0xe3c0>)
    e1aa:	00f3      	lsls	r3, r6, #3
    e1ac:	9c0e      	ldr	r4, [sp, #56]
    e1ae:	189b      	adds	r3, r3, r2
    e1b0:	6818      	ldr	r0, [r3, #0]
    e1b2:	6859      	ldr	r1, [r3, #4]
    e1b4:	cc0c      	ldmia	r4!, {r2, r3}
    e1b6:	940e      	str	r4, [sp, #56]
    e1b8:	f001 f9c8 	bl	f54c <____muldf3_from_thumb>
    e1bc:	1c02      	adds	r2, r0, #0
    e1be:	1c0b      	adds	r3, r1, #0
    e1c0:	9800      	ldr	r0, [sp, #0]
    e1c2:	9901      	ldr	r1, [sp, #4]
    e1c4:	f001 f9be 	bl	f544 <____adddf3_from_thumb>
    e1c8:	9000      	str	r0, [sp, #0]
    e1ca:	9101      	str	r1, [sp, #4]
    e1cc:	3601      	adds	r6, #1
    e1ce:	9808      	ldr	r0, [sp, #32]
    e1d0:	4286      	cmp	r6, r0
    e1d2:	dc02      	bgt.n	e1da <.text+0xe1da>
    e1d4:	990f      	ldr	r1, [sp, #60]
    e1d6:	428e      	cmp	r6, r1
    e1d8:	dde6      	ble.n	e1a8 <.text+0xe1a8>
    e1da:	9b0f      	ldr	r3, [sp, #60]
    e1dc:	9800      	ldr	r0, [sp, #0]
    e1de:	9901      	ldr	r1, [sp, #4]
    e1e0:	00da      	lsls	r2, r3, #3
    e1e2:	ab72      	add	r3, sp, #456
    e1e4:	189b      	adds	r3, r3, r2
    e1e6:	6018      	str	r0, [r3, #0]
    e1e8:	6059      	str	r1, [r3, #4]
    e1ea:	990f      	ldr	r1, [sp, #60]
    e1ec:	3101      	adds	r1, #1
    e1ee:	910f      	str	r1, [sp, #60]
    e1f0:	3f01      	subs	r7, #1
    e1f2:	2f00      	cmp	r7, #0
    e1f4:	db09      	blt.n	e20a <.text+0xe20a>
    e1f6:	00fa      	lsls	r2, r7, #3
    e1f8:	ab4a      	add	r3, sp, #296
    e1fa:	189b      	adds	r3, r3, r2
    e1fc:	930e      	str	r3, [sp, #56]
    e1fe:	4b67      	ldr	r3, [pc, #412]	(e39c <.text+0xe39c>)
    e200:	4a65      	ldr	r2, [pc, #404]	(e398 <.text+0xe398>)
    e202:	2600      	movs	r6, #0
    e204:	9200      	str	r2, [sp, #0]
    e206:	9301      	str	r3, [sp, #4]
    e208:	e7e1      	b.n	e1ce <.text+0xe1ce>
    e20a:	9bb3      	ldr	r3, [sp, #716]
    e20c:	2b02      	cmp	r3, #2
    e20e:	dc04      	bgt.n	e21a <.text+0xe21a>
    e210:	2b01      	cmp	r3, #1
    e212:	da0e      	bge.n	e232 <.text+0xe232>
    e214:	2b00      	cmp	r3, #0
    e216:	d014      	beq.n	e242 <.text+0xe242>
    e218:	e0e4      	b.n	e3e4 <.text+0xe3e4>
    e21a:	9cb3      	ldr	r4, [sp, #716]
    e21c:	2c03      	cmp	r4, #3
    e21e:	d000      	beq.n	e222 <.text+0xe222>
    e220:	e0e0      	b.n	e3e4 <.text+0xe3e4>
    e222:	9f06      	ldr	r7, [sp, #24]
    e224:	3f01      	subs	r7, #1
    e226:	00fa      	lsls	r2, r7, #3
    e228:	970d      	str	r7, [sp, #52]
    e22a:	ab72      	add	r3, sp, #456
    e22c:	9f06      	ldr	r7, [sp, #24]
    e22e:	189e      	adds	r6, r3, r2
    e230:	e06d      	b.n	e30e <.text+0xe30e>
    e232:	9806      	ldr	r0, [sp, #24]
    e234:	ab72      	add	r3, sp, #456
    e236:	00c2      	lsls	r2, r0, #3
    e238:	1c04      	adds	r4, r0, #0
    e23a:	4958      	ldr	r1, [pc, #352]	(e39c <.text+0xe39c>)
    e23c:	4856      	ldr	r0, [pc, #344]	(e398 <.text+0xe398>)
    e23e:	189d      	adds	r5, r3, r2
    e240:	e01f      	b.n	e282 <.text+0xe282>
    e242:	9906      	ldr	r1, [sp, #24]
    e244:	ab72      	add	r3, sp, #456
    e246:	00ca      	lsls	r2, r1, #3
    e248:	1c0c      	adds	r4, r1, #0
    e24a:	4954      	ldr	r1, [pc, #336]	(e39c <.text+0xe39c>)
    e24c:	4852      	ldr	r0, [pc, #328]	(e398 <.text+0xe398>)
    e24e:	189d      	adds	r5, r3, r2
    e250:	e005      	b.n	e25e <.text+0xe25e>
    e252:	682a      	ldr	r2, [r5, #0]
    e254:	686b      	ldr	r3, [r5, #4]
    e256:	f001 f975 	bl	f544 <____adddf3_from_thumb>
    e25a:	3c01      	subs	r4, #1
    e25c:	3d08      	subs	r5, #8
    e25e:	2c00      	cmp	r4, #0
    e260:	daf7      	bge.n	e252 <.text+0xe252>
    e262:	9a0c      	ldr	r2, [sp, #48]
    e264:	2a00      	cmp	r2, #0
    e266:	d002      	beq.n	e26e <.text+0xe26e>
    e268:	2780      	movs	r7, #128
    e26a:	063f      	lsls	r7, r7, #24
    e26c:	19c0      	adds	r0, r0, r7
    e26e:	9a03      	ldr	r2, [sp, #12]
    e270:	6010      	str	r0, [r2, #0]
    e272:	6051      	str	r1, [r2, #4]
    e274:	e0b6      	b.n	e3e4 <.text+0xe3e4>
    e276:	682a      	ldr	r2, [r5, #0]
    e278:	686b      	ldr	r3, [r5, #4]
    e27a:	f001 f963 	bl	f544 <____adddf3_from_thumb>
    e27e:	3c01      	subs	r4, #1
    e280:	3d08      	subs	r5, #8
    e282:	2c00      	cmp	r4, #0
    e284:	daf7      	bge.n	e276 <.text+0xe276>
    e286:	9c0c      	ldr	r4, [sp, #48]
    e288:	1c02      	adds	r2, r0, #0
    e28a:	1c0b      	adds	r3, r1, #0
    e28c:	2c00      	cmp	r4, #0
    e28e:	d002      	beq.n	e296 <.text+0xe296>
    e290:	2780      	movs	r7, #128
    e292:	063f      	lsls	r7, r7, #24
    e294:	19c0      	adds	r0, r0, r7
    e296:	9c03      	ldr	r4, [sp, #12]
    e298:	6020      	str	r0, [r4, #0]
    e29a:	6061      	str	r1, [r4, #4]
    e29c:	9872      	ldr	r0, [sp, #456]
    e29e:	9973      	ldr	r1, [sp, #460]
    e2a0:	f001 f940 	bl	f524 <____subdf3_from_thumb>
    e2a4:	2401      	movs	r4, #1
    e2a6:	e007      	b.n	e2b8 <.text+0xe2b8>
    e2a8:	00e2      	lsls	r2, r4, #3
    e2aa:	ab72      	add	r3, sp, #456
    e2ac:	189b      	adds	r3, r3, r2
    e2ae:	681a      	ldr	r2, [r3, #0]
    e2b0:	685b      	ldr	r3, [r3, #4]
    e2b2:	f001 f947 	bl	f544 <____adddf3_from_thumb>
    e2b6:	3401      	adds	r4, #1
    e2b8:	9f06      	ldr	r7, [sp, #24]
    e2ba:	42bc      	cmp	r4, r7
    e2bc:	ddf4      	ble.n	e2a8 <.text+0xe2a8>
    e2be:	9a0c      	ldr	r2, [sp, #48]
    e2c0:	2a00      	cmp	r2, #0
    e2c2:	d002      	beq.n	e2ca <.text+0xe2ca>
    e2c4:	2780      	movs	r7, #128
    e2c6:	063f      	lsls	r7, r7, #24
    e2c8:	19c0      	adds	r0, r0, r7
    e2ca:	9a03      	ldr	r2, [sp, #12]
    e2cc:	6090      	str	r0, [r2, #8]
    e2ce:	60d1      	str	r1, [r2, #12]
    e2d0:	e088      	b.n	e3e4 <.text+0xe3e4>
    e2d2:	68b0      	ldr	r0, [r6, #8]
    e2d4:	68f1      	ldr	r1, [r6, #12]
    e2d6:	6834      	ldr	r4, [r6, #0]
    e2d8:	6875      	ldr	r5, [r6, #4]
    e2da:	901f      	str	r0, [sp, #124]
    e2dc:	9120      	str	r1, [sp, #128]
    e2de:	9a1f      	ldr	r2, [sp, #124]
    e2e0:	9b20      	ldr	r3, [sp, #128]
    e2e2:	1c20      	adds	r0, r4, #0
    e2e4:	1c29      	adds	r1, r5, #0
    e2e6:	f001 f92d 	bl	f544 <____adddf3_from_thumb>
    e2ea:	6030      	str	r0, [r6, #0]
    e2ec:	6071      	str	r1, [r6, #4]
    e2ee:	1c20      	adds	r0, r4, #0
    e2f0:	6832      	ldr	r2, [r6, #0]
    e2f2:	6873      	ldr	r3, [r6, #4]
    e2f4:	1c29      	adds	r1, r5, #0
    e2f6:	f001 f915 	bl	f524 <____subdf3_from_thumb>
    e2fa:	1c02      	adds	r2, r0, #0
    e2fc:	1c0b      	adds	r3, r1, #0
    e2fe:	981f      	ldr	r0, [sp, #124]
    e300:	9920      	ldr	r1, [sp, #128]
    e302:	f001 f91f 	bl	f544 <____adddf3_from_thumb>
    e306:	3f01      	subs	r7, #1
    e308:	60b0      	str	r0, [r6, #8]
    e30a:	60f1      	str	r1, [r6, #12]
    e30c:	3e08      	subs	r6, #8
    e30e:	2f00      	cmp	r7, #0
    e310:	dcdf      	bgt.n	e2d2 <.text+0xe2d2>
    e312:	990d      	ldr	r1, [sp, #52]
    e314:	ab72      	add	r3, sp, #456
    e316:	00ca      	lsls	r2, r1, #3
    e318:	9f06      	ldr	r7, [sp, #24]
    e31a:	189e      	adds	r6, r3, r2
    e31c:	e01b      	b.n	e356 <.text+0xe356>
    e31e:	6834      	ldr	r4, [r6, #0]
    e320:	6875      	ldr	r5, [r6, #4]
    e322:	68b2      	ldr	r2, [r6, #8]
    e324:	68f3      	ldr	r3, [r6, #12]
    e326:	1c20      	adds	r0, r4, #0
    e328:	1c29      	adds	r1, r5, #0
    e32a:	921d      	str	r2, [sp, #116]
    e32c:	931e      	str	r3, [sp, #120]
    e32e:	f001 f909 	bl	f544 <____adddf3_from_thumb>
    e332:	6030      	str	r0, [r6, #0]
    e334:	6071      	str	r1, [r6, #4]
    e336:	1c20      	adds	r0, r4, #0
    e338:	6832      	ldr	r2, [r6, #0]
    e33a:	6873      	ldr	r3, [r6, #4]
    e33c:	1c29      	adds	r1, r5, #0
    e33e:	f001 f8f1 	bl	f524 <____subdf3_from_thumb>
    e342:	1c02      	adds	r2, r0, #0
    e344:	1c0b      	adds	r3, r1, #0
    e346:	981d      	ldr	r0, [sp, #116]
    e348:	991e      	ldr	r1, [sp, #120]
    e34a:	f001 f8fb 	bl	f544 <____adddf3_from_thumb>
    e34e:	3f01      	subs	r7, #1
    e350:	60b0      	str	r0, [r6, #8]
    e352:	60f1      	str	r1, [r6, #12]
    e354:	3e08      	subs	r6, #8
    e356:	2f01      	cmp	r7, #1
    e358:	dce1      	bgt.n	e31e <.text+0xe31e>
    e35a:	9b06      	ldr	r3, [sp, #24]
    e35c:	9c06      	ldr	r4, [sp, #24]
    e35e:	00da      	lsls	r2, r3, #3
    e360:	490e      	ldr	r1, [pc, #56]	(e39c <.text+0xe39c>)
    e362:	480d      	ldr	r0, [pc, #52]	(e398 <.text+0xe398>)
    e364:	ab72      	add	r3, sp, #456
    e366:	189d      	adds	r5, r3, r2
    e368:	e005      	b.n	e376 <.text+0xe376>
    e36a:	682a      	ldr	r2, [r5, #0]
    e36c:	686b      	ldr	r3, [r5, #4]
    e36e:	f001 f8e9 	bl	f544 <____adddf3_from_thumb>
    e372:	3c01      	subs	r4, #1
    e374:	3d08      	subs	r5, #8
    e376:	2c01      	cmp	r4, #1
    e378:	dcf7      	bgt.n	e36a <.text+0xe36a>
    e37a:	9c0c      	ldr	r4, [sp, #48]
    e37c:	2c00      	cmp	r4, #0
    e37e:	d121      	bne.n	e3c4 <.text+0xe3c4>
    e380:	9b72      	ldr	r3, [sp, #456]
    e382:	9c73      	ldr	r4, [sp, #460]
    e384:	9f03      	ldr	r7, [sp, #12]
    e386:	603b      	str	r3, [r7, #0]
    e388:	607c      	str	r4, [r7, #4]
    e38a:	9b74      	ldr	r3, [sp, #464]
    e38c:	9c75      	ldr	r4, [sp, #468]
    e38e:	6138      	str	r0, [r7, #16]
    e390:	6179      	str	r1, [r7, #20]
    e392:	60bb      	str	r3, [r7, #8]
    e394:	60fc      	str	r4, [r7, #12]
    e396:	e025      	b.n	e3e4 <.text+0xe3e4>
	...
    e3a0:	0000      	lsls	r0, r0, #0
    e3a2:	4170      	adcs	r0, r6
    e3a4:	0000      	lsls	r0, r0, #0
    e3a6:	0000      	lsls	r0, r0, #0
    e3a8:	0000      	lsls	r0, r0, #0
    e3aa:	3e70      	subs	r6, #112
    e3ac:	0000      	lsls	r0, r0, #0
    e3ae:	0000      	lsls	r0, r0, #0
    e3b0:	0000      	lsls	r0, r0, #0
    e3b2:	c170      	stmia	r1!, {r4, r5, r6}
    e3b4:	0000      	lsls	r0, r0, #0
    e3b6:	0000      	lsls	r0, r0, #0
    e3b8:	0000      	lsls	r0, r0, #0
    e3ba:	3ff0      	subs	r7, #240
    e3bc:	0000      	lsls	r0, r0, #0
    e3be:	0000      	lsls	r0, r0, #0
    e3c0:	f868 0000 	str??.w	r0, [r8, r0]
    e3c4:	9b72      	ldr	r3, [sp, #456]
    e3c6:	2480      	movs	r4, #128
    e3c8:	9f03      	ldr	r7, [sp, #12]
    e3ca:	0624      	lsls	r4, r4, #24
    e3cc:	191b      	adds	r3, r3, r4
    e3ce:	603b      	str	r3, [r7, #0]
    e3d0:	9b73      	ldr	r3, [sp, #460]
    e3d2:	607b      	str	r3, [r7, #4]
    e3d4:	9b74      	ldr	r3, [sp, #464]
    e3d6:	191b      	adds	r3, r3, r4
    e3d8:	60bb      	str	r3, [r7, #8]
    e3da:	9b75      	ldr	r3, [sp, #468]
    e3dc:	60fb      	str	r3, [r7, #12]
    e3de:	1903      	adds	r3, r0, r4
    e3e0:	613b      	str	r3, [r7, #16]
    e3e2:	6179      	str	r1, [r7, #20]
    e3e4:	9809      	ldr	r0, [sp, #36]
    e3e6:	2307      	movs	r3, #7
    e3e8:	4018      	ands	r0, r3
    e3ea:	23ae      	movs	r3, #174
    e3ec:	009b      	lsls	r3, r3, #2
    e3ee:	449d      	add	sp, r3
    e3f0:	bcf0      	pop	{r4, r5, r6, r7}
    e3f2:	bc02      	pop	{r1}
    e3f4:	4708      	bx	r1
    e3f6:	46c0      	nop			(mov r8, r8)

0000e3f8 <__kernel_sin>:
    e3f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e3fa:	b088      	sub	sp, #32
    e3fc:	9200      	str	r2, [sp, #0]
    e3fe:	9301      	str	r3, [sp, #4]
    e400:	4a4b      	ldr	r2, [pc, #300]	(e530 <.text+0xe530>)
    e402:	4b4c      	ldr	r3, [pc, #304]	(e534 <.text+0xe534>)
    e404:	4002      	ands	r2, r0
    e406:	9002      	str	r0, [sp, #8]
    e408:	9103      	str	r1, [sp, #12]
    e40a:	429a      	cmp	r2, r3
    e40c:	dc04      	bgt.n	e418 <__kernel_sin+0x20>
    e40e:	f001 f8a1 	bl	f554 <____fixdfsi_from_thumb>
    e412:	2800      	cmp	r0, #0
    e414:	d100      	bne.n	e418 <__kernel_sin+0x20>
    e416:	e085      	b.n	e524 <__kernel_sin+0x12c>
    e418:	9802      	ldr	r0, [sp, #8]
    e41a:	9903      	ldr	r1, [sp, #12]
    e41c:	1c02      	adds	r2, r0, #0
    e41e:	1c0b      	adds	r3, r1, #0
    e420:	f001 f894 	bl	f54c <____muldf3_from_thumb>
    e424:	9a02      	ldr	r2, [sp, #8]
    e426:	9b03      	ldr	r3, [sp, #12]
    e428:	1c06      	adds	r6, r0, #0
    e42a:	1c0f      	adds	r7, r1, #0
    e42c:	f001 f88e 	bl	f54c <____muldf3_from_thumb>
    e430:	4a41      	ldr	r2, [pc, #260]	(e538 <.text+0xe538>)
    e432:	4b42      	ldr	r3, [pc, #264]	(e53c <.text+0xe53c>)
    e434:	9006      	str	r0, [sp, #24]
    e436:	9107      	str	r1, [sp, #28]
    e438:	1c30      	adds	r0, r6, #0
    e43a:	1c39      	adds	r1, r7, #0
    e43c:	f001 f886 	bl	f54c <____muldf3_from_thumb>
    e440:	4a3f      	ldr	r2, [pc, #252]	(e540 <.text+0xe540>)
    e442:	4b40      	ldr	r3, [pc, #256]	(e544 <.text+0xe544>)
    e444:	f001 f86e 	bl	f524 <____subdf3_from_thumb>
    e448:	1c02      	adds	r2, r0, #0
    e44a:	1c0b      	adds	r3, r1, #0
    e44c:	1c30      	adds	r0, r6, #0
    e44e:	1c39      	adds	r1, r7, #0
    e450:	f001 f87c 	bl	f54c <____muldf3_from_thumb>
    e454:	4a3c      	ldr	r2, [pc, #240]	(e548 <.text+0xe548>)
    e456:	4b3d      	ldr	r3, [pc, #244]	(e54c <.text+0xe54c>)
    e458:	f001 f874 	bl	f544 <____adddf3_from_thumb>
    e45c:	1c02      	adds	r2, r0, #0
    e45e:	1c0b      	adds	r3, r1, #0
    e460:	1c30      	adds	r0, r6, #0
    e462:	1c39      	adds	r1, r7, #0
    e464:	f001 f872 	bl	f54c <____muldf3_from_thumb>
    e468:	4a39      	ldr	r2, [pc, #228]	(e550 <.text+0xe550>)
    e46a:	4b3a      	ldr	r3, [pc, #232]	(e554 <.text+0xe554>)
    e46c:	f001 f85a 	bl	f524 <____subdf3_from_thumb>
    e470:	1c02      	adds	r2, r0, #0
    e472:	1c0b      	adds	r3, r1, #0
    e474:	1c30      	adds	r0, r6, #0
    e476:	1c39      	adds	r1, r7, #0
    e478:	f001 f868 	bl	f54c <____muldf3_from_thumb>
    e47c:	4a36      	ldr	r2, [pc, #216]	(e558 <.text+0xe558>)
    e47e:	4b37      	ldr	r3, [pc, #220]	(e55c <.text+0xe55c>)
    e480:	f001 f860 	bl	f544 <____adddf3_from_thumb>
    e484:	9b0d      	ldr	r3, [sp, #52]
    e486:	9004      	str	r0, [sp, #16]
    e488:	9105      	str	r1, [sp, #20]
    e48a:	2b00      	cmp	r3, #0
    e48c:	d116      	bne.n	e4bc <__kernel_sin+0xc4>
    e48e:	9a04      	ldr	r2, [sp, #16]
    e490:	9b05      	ldr	r3, [sp, #20]
    e492:	1c30      	adds	r0, r6, #0
    e494:	1c39      	adds	r1, r7, #0
    e496:	f001 f859 	bl	f54c <____muldf3_from_thumb>
    e49a:	4a31      	ldr	r2, [pc, #196]	(e560 <.text+0xe560>)
    e49c:	4b31      	ldr	r3, [pc, #196]	(e564 <.text+0xe564>)
    e49e:	f001 f841 	bl	f524 <____subdf3_from_thumb>
    e4a2:	1c02      	adds	r2, r0, #0
    e4a4:	1c0b      	adds	r3, r1, #0
    e4a6:	9806      	ldr	r0, [sp, #24]
    e4a8:	9907      	ldr	r1, [sp, #28]
    e4aa:	f001 f84f 	bl	f54c <____muldf3_from_thumb>
    e4ae:	1c02      	adds	r2, r0, #0
    e4b0:	1c0b      	adds	r3, r1, #0
    e4b2:	9802      	ldr	r0, [sp, #8]
    e4b4:	9903      	ldr	r1, [sp, #12]
    e4b6:	f001 f845 	bl	f544 <____adddf3_from_thumb>
    e4ba:	e031      	b.n	e520 <__kernel_sin+0x128>
    e4bc:	4a2a      	ldr	r2, [pc, #168]	(e568 <.text+0xe568>)
    e4be:	4b2b      	ldr	r3, [pc, #172]	(e56c <.text+0xe56c>)
    e4c0:	9800      	ldr	r0, [sp, #0]
    e4c2:	9901      	ldr	r1, [sp, #4]
    e4c4:	f001 f842 	bl	f54c <____muldf3_from_thumb>
    e4c8:	9a04      	ldr	r2, [sp, #16]
    e4ca:	9b05      	ldr	r3, [sp, #20]
    e4cc:	1c04      	adds	r4, r0, #0
    e4ce:	1c0d      	adds	r5, r1, #0
    e4d0:	9806      	ldr	r0, [sp, #24]
    e4d2:	9907      	ldr	r1, [sp, #28]
    e4d4:	f001 f83a 	bl	f54c <____muldf3_from_thumb>
    e4d8:	1c02      	adds	r2, r0, #0
    e4da:	1c0b      	adds	r3, r1, #0
    e4dc:	1c20      	adds	r0, r4, #0
    e4de:	1c29      	adds	r1, r5, #0
    e4e0:	f001 f820 	bl	f524 <____subdf3_from_thumb>
    e4e4:	1c02      	adds	r2, r0, #0
    e4e6:	1c0b      	adds	r3, r1, #0
    e4e8:	1c30      	adds	r0, r6, #0
    e4ea:	1c39      	adds	r1, r7, #0
    e4ec:	f001 f82e 	bl	f54c <____muldf3_from_thumb>
    e4f0:	9a00      	ldr	r2, [sp, #0]
    e4f2:	9b01      	ldr	r3, [sp, #4]
    e4f4:	f001 f816 	bl	f524 <____subdf3_from_thumb>
    e4f8:	4a19      	ldr	r2, [pc, #100]	(e560 <.text+0xe560>)
    e4fa:	4b1a      	ldr	r3, [pc, #104]	(e564 <.text+0xe564>)
    e4fc:	1c04      	adds	r4, r0, #0
    e4fe:	1c0d      	adds	r5, r1, #0
    e500:	9806      	ldr	r0, [sp, #24]
    e502:	9907      	ldr	r1, [sp, #28]
    e504:	f001 f822 	bl	f54c <____muldf3_from_thumb>
    e508:	1c02      	adds	r2, r0, #0
    e50a:	1c0b      	adds	r3, r1, #0
    e50c:	1c20      	adds	r0, r4, #0
    e50e:	1c29      	adds	r1, r5, #0
    e510:	f001 f818 	bl	f544 <____adddf3_from_thumb>
    e514:	1c02      	adds	r2, r0, #0
    e516:	1c0b      	adds	r3, r1, #0
    e518:	9802      	ldr	r0, [sp, #8]
    e51a:	9903      	ldr	r1, [sp, #12]
    e51c:	f001 f802 	bl	f524 <____subdf3_from_thumb>
    e520:	9002      	str	r0, [sp, #8]
    e522:	9103      	str	r1, [sp, #12]
    e524:	9802      	ldr	r0, [sp, #8]
    e526:	9903      	ldr	r1, [sp, #12]
    e528:	b008      	add	sp, #32
    e52a:	bcf0      	pop	{r4, r5, r6, r7}
    e52c:	bc04      	pop	{r2}
    e52e:	4710      	bx	r2
    e530:	ffff 7fff 	undefined
    e534:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
    e538:	d93a      	bls.n	e5b0 <atan+0x40>
    e53a:	3de5      	subs	r5, #229
    e53c:	d57c      	bpl.n	e638 <atan+0xc8>
    e53e:	5acf      	ldrh	r7, [r1, r3]
    e540:	e5e6      	b.n	e110 <.text+0xe110>
    e542:	3e5a      	subs	r6, #90
    e544:	9ceb      	ldr	r4, [sp, #940]
    e546:	8a2b      	ldrh	r3, [r5, #16]
    e548:	1de3      	adds	r3, r4, #7
    e54a:	3ec7      	subs	r6, #199
    e54c:	fe7d 57b1 	mrc2	7, 3, r5, cr13, cr1, {5}
    e550:	01a0      	lsls	r0, r4, #6
    e552:	3f2a      	subs	r7, #42
    e554:	61d5      	str	r5, [r2, #28]
    e556:	19c1      	adds	r1, r0, r7
    e558:	1111      	asrs	r1, r2, #4
    e55a:	3f81      	subs	r7, #129
    e55c:	f8a6 1110 	strh.w	r1, [r6, #272]
    e560:	5555      	strb	r5, [r2, r5]
    e562:	3fc5      	subs	r7, #197
    e564:	5549      	strb	r1, [r1, r5]
    e566:	5555      	strb	r5, [r2, r5]
    e568:	0000      	lsls	r0, r0, #0
    e56a:	3fe0      	subs	r7, #224
    e56c:	0000      	lsls	r0, r0, #0
	...

0000e570 <atan>:
    e570:	b5f0      	push	{r4, r5, r6, r7, lr}
    e572:	b086      	sub	sp, #24
    e574:	9004      	str	r0, [sp, #16]
    e576:	4ba7      	ldr	r3, [pc, #668]	(e814 <.text+0xe814>)
    e578:	9d04      	ldr	r5, [sp, #16]
    e57a:	401d      	ands	r5, r3
    e57c:	4ba6      	ldr	r3, [pc, #664]	(e818 <.text+0xe818>)
    e57e:	1c06      	adds	r6, r0, #0
    e580:	1c0f      	adds	r7, r1, #0
    e582:	429d      	cmp	r5, r3
    e584:	dd16      	ble.n	e5b4 <atan+0x44>
    e586:	4aa5      	ldr	r2, [pc, #660]	(e81c <.text+0xe81c>)
    e588:	4295      	cmp	r5, r2
    e58a:	dc03      	bgt.n	e594 <atan+0x24>
    e58c:	4295      	cmp	r5, r2
    e58e:	d108      	bne.n	e5a2 <atan+0x32>
    e590:	2900      	cmp	r1, #0
    e592:	d006      	beq.n	e5a2 <atan+0x32>
    e594:	1c30      	adds	r0, r6, #0
    e596:	1c39      	adds	r1, r7, #0
    e598:	1c32      	adds	r2, r6, #0
    e59a:	1c3b      	adds	r3, r7, #0
    e59c:	f000 ffd2 	bl	f544 <____adddf3_from_thumb>
    e5a0:	e109      	b.n	e7b6 <atan+0x246>
    e5a2:	9904      	ldr	r1, [sp, #16]
    e5a4:	2900      	cmp	r1, #0
    e5a6:	dc02      	bgt.n	e5ae <atan+0x3e>
    e5a8:	4e9d      	ldr	r6, [pc, #628]	(e820 <.text+0xe820>)
    e5aa:	4f9e      	ldr	r7, [pc, #632]	(e824 <.text+0xe824>)
    e5ac:	e12c      	b.n	e808 <atan+0x298>
    e5ae:	4e9e      	ldr	r6, [pc, #632]	(e828 <.text+0xe828>)
    e5b0:	4f9e      	ldr	r7, [pc, #632]	(e82c <.text+0xe82c>)
    e5b2:	e129      	b.n	e808 <atan+0x298>
    e5b4:	4b9e      	ldr	r3, [pc, #632]	(e830 <.text+0xe830>)
    e5b6:	429d      	cmp	r5, r3
    e5b8:	dc0e      	bgt.n	e5d8 <atan+0x68>
    e5ba:	4b9e      	ldr	r3, [pc, #632]	(e834 <.text+0xe834>)
    e5bc:	429d      	cmp	r5, r3
    e5be:	dc6e      	bgt.n	e69e <atan+0x12e>
    e5c0:	4a9d      	ldr	r2, [pc, #628]	(e838 <.text+0xe838>)
    e5c2:	4b9e      	ldr	r3, [pc, #632]	(e83c <.text+0xe83c>)
    e5c4:	f000 ffbe 	bl	f544 <____adddf3_from_thumb>
    e5c8:	4a9d      	ldr	r2, [pc, #628]	(e840 <.text+0xe840>)
    e5ca:	4b9e      	ldr	r3, [pc, #632]	(e844 <.text+0xe844>)
    e5cc:	f000 ffce 	bl	f56c <____gtdf2_from_thumb>
    e5d0:	2800      	cmp	r0, #0
    e5d2:	dd00      	ble.n	e5d6 <atan+0x66>
    e5d4:	e118      	b.n	e808 <atan+0x298>
    e5d6:	e062      	b.n	e69e <atan+0x12e>
    e5d8:	f000 f978 	bl	e8cc <fabs>
    e5dc:	4b9a      	ldr	r3, [pc, #616]	(e848 <.text+0xe848>)
    e5de:	1c06      	adds	r6, r0, #0
    e5e0:	1c0f      	adds	r7, r1, #0
    e5e2:	429d      	cmp	r5, r3
    e5e4:	dc32      	bgt.n	e64c <atan+0xdc>
    e5e6:	4b99      	ldr	r3, [pc, #612]	(e84c <.text+0xe84c>)
    e5e8:	429d      	cmp	r5, r3
    e5ea:	dc19      	bgt.n	e620 <atan+0xb0>
    e5ec:	1c32      	adds	r2, r6, #0
    e5ee:	1c3b      	adds	r3, r7, #0
    e5f0:	f000 ffa8 	bl	f544 <____adddf3_from_thumb>
    e5f4:	4a92      	ldr	r2, [pc, #584]	(e840 <.text+0xe840>)
    e5f6:	4b93      	ldr	r3, [pc, #588]	(e844 <.text+0xe844>)
    e5f8:	f000 ff94 	bl	f524 <____subdf3_from_thumb>
    e5fc:	4a94      	ldr	r2, [pc, #592]	(e850 <.text+0xe850>)
    e5fe:	4b95      	ldr	r3, [pc, #596]	(e854 <.text+0xe854>)
    e600:	1c04      	adds	r4, r0, #0
    e602:	1c0d      	adds	r5, r1, #0
    e604:	1c30      	adds	r0, r6, #0
    e606:	1c39      	adds	r1, r7, #0
    e608:	f000 ff9c 	bl	f544 <____adddf3_from_thumb>
    e60c:	1c02      	adds	r2, r0, #0
    e60e:	1c0b      	adds	r3, r1, #0
    e610:	1c20      	adds	r0, r4, #0
    e612:	1c29      	adds	r1, r5, #0
    e614:	f000 ff92 	bl	f53c <____divdf3_from_thumb>
    e618:	2200      	movs	r2, #0
    e61a:	1c06      	adds	r6, r0, #0
    e61c:	1c0f      	adds	r7, r1, #0
    e61e:	e03c      	b.n	e69a <atan+0x12a>
    e620:	4a87      	ldr	r2, [pc, #540]	(e840 <.text+0xe840>)
    e622:	4b88      	ldr	r3, [pc, #544]	(e844 <.text+0xe844>)
    e624:	f000 ff7e 	bl	f524 <____subdf3_from_thumb>
    e628:	4a85      	ldr	r2, [pc, #532]	(e840 <.text+0xe840>)
    e62a:	4b86      	ldr	r3, [pc, #536]	(e844 <.text+0xe844>)
    e62c:	1c04      	adds	r4, r0, #0
    e62e:	1c0d      	adds	r5, r1, #0
    e630:	1c30      	adds	r0, r6, #0
    e632:	1c39      	adds	r1, r7, #0
    e634:	f000 ff86 	bl	f544 <____adddf3_from_thumb>
    e638:	1c0b      	adds	r3, r1, #0
    e63a:	1c02      	adds	r2, r0, #0
    e63c:	1c29      	adds	r1, r5, #0
    e63e:	1c20      	adds	r0, r4, #0
    e640:	f000 ff7c 	bl	f53c <____divdf3_from_thumb>
    e644:	2301      	movs	r3, #1
    e646:	1c06      	adds	r6, r0, #0
    e648:	1c0f      	adds	r7, r1, #0
    e64a:	e02a      	b.n	e6a2 <atan+0x132>
    e64c:	4b82      	ldr	r3, [pc, #520]	(e858 <.text+0xe858>)
    e64e:	429d      	cmp	r5, r3
    e650:	dc1a      	bgt.n	e688 <atan+0x118>
    e652:	4a82      	ldr	r2, [pc, #520]	(e85c <.text+0xe85c>)
    e654:	4b82      	ldr	r3, [pc, #520]	(e860 <.text+0xe860>)
    e656:	f000 ff65 	bl	f524 <____subdf3_from_thumb>
    e65a:	4a80      	ldr	r2, [pc, #512]	(e85c <.text+0xe85c>)
    e65c:	4b80      	ldr	r3, [pc, #512]	(e860 <.text+0xe860>)
    e65e:	1c04      	adds	r4, r0, #0
    e660:	1c0d      	adds	r5, r1, #0
    e662:	1c30      	adds	r0, r6, #0
    e664:	1c39      	adds	r1, r7, #0
    e666:	f000 ff71 	bl	f54c <____muldf3_from_thumb>
    e66a:	4a75      	ldr	r2, [pc, #468]	(e840 <.text+0xe840>)
    e66c:	4b75      	ldr	r3, [pc, #468]	(e844 <.text+0xe844>)
    e66e:	f000 ff69 	bl	f544 <____adddf3_from_thumb>
    e672:	1c02      	adds	r2, r0, #0
    e674:	1c0b      	adds	r3, r1, #0
    e676:	1c20      	adds	r0, r4, #0
    e678:	1c29      	adds	r1, r5, #0
    e67a:	f000 ff5f 	bl	f53c <____divdf3_from_thumb>
    e67e:	1c0f      	adds	r7, r1, #0
    e680:	1c06      	adds	r6, r0, #0
    e682:	2102      	movs	r1, #2
    e684:	9105      	str	r1, [sp, #20]
    e686:	e00d      	b.n	e6a4 <atan+0x134>
    e688:	1c32      	adds	r2, r6, #0
    e68a:	1c3b      	adds	r3, r7, #0
    e68c:	4875      	ldr	r0, [pc, #468]	(e864 <.text+0xe864>)
    e68e:	4976      	ldr	r1, [pc, #472]	(e868 <.text+0xe868>)
    e690:	f000 ff54 	bl	f53c <____divdf3_from_thumb>
    e694:	2203      	movs	r2, #3
    e696:	1c06      	adds	r6, r0, #0
    e698:	1c0f      	adds	r7, r1, #0
    e69a:	9205      	str	r2, [sp, #20]
    e69c:	e002      	b.n	e6a4 <atan+0x134>
    e69e:	2301      	movs	r3, #1
    e6a0:	425b      	negs	r3, r3
    e6a2:	9305      	str	r3, [sp, #20]
    e6a4:	1c32      	adds	r2, r6, #0
    e6a6:	1c3b      	adds	r3, r7, #0
    e6a8:	1c30      	adds	r0, r6, #0
    e6aa:	1c39      	adds	r1, r7, #0
    e6ac:	f000 ff4e 	bl	f54c <____muldf3_from_thumb>
    e6b0:	1c02      	adds	r2, r0, #0
    e6b2:	1c0b      	adds	r3, r1, #0
    e6b4:	9000      	str	r0, [sp, #0]
    e6b6:	9101      	str	r1, [sp, #4]
    e6b8:	f000 ff48 	bl	f54c <____muldf3_from_thumb>
    e6bc:	4a6b      	ldr	r2, [pc, #428]	(e86c <.text+0xe86c>)
    e6be:	4b6c      	ldr	r3, [pc, #432]	(e870 <.text+0xe870>)
    e6c0:	1c04      	adds	r4, r0, #0
    e6c2:	1c0d      	adds	r5, r1, #0
    e6c4:	f000 ff42 	bl	f54c <____muldf3_from_thumb>
    e6c8:	4a6a      	ldr	r2, [pc, #424]	(e874 <.text+0xe874>)
    e6ca:	4b6b      	ldr	r3, [pc, #428]	(e878 <.text+0xe878>)
    e6cc:	f000 ff3a 	bl	f544 <____adddf3_from_thumb>
    e6d0:	1c02      	adds	r2, r0, #0
    e6d2:	1c0b      	adds	r3, r1, #0
    e6d4:	1c20      	adds	r0, r4, #0
    e6d6:	1c29      	adds	r1, r5, #0
    e6d8:	f000 ff38 	bl	f54c <____muldf3_from_thumb>
    e6dc:	4a67      	ldr	r2, [pc, #412]	(e87c <.text+0xe87c>)
    e6de:	4b68      	ldr	r3, [pc, #416]	(e880 <.text+0xe880>)
    e6e0:	f000 ff30 	bl	f544 <____adddf3_from_thumb>
    e6e4:	1c02      	adds	r2, r0, #0
    e6e6:	1c0b      	adds	r3, r1, #0
    e6e8:	1c20      	adds	r0, r4, #0
    e6ea:	1c29      	adds	r1, r5, #0
    e6ec:	f000 ff2e 	bl	f54c <____muldf3_from_thumb>
    e6f0:	4a64      	ldr	r2, [pc, #400]	(e884 <.text+0xe884>)
    e6f2:	4b65      	ldr	r3, [pc, #404]	(e888 <.text+0xe888>)
    e6f4:	f000 ff26 	bl	f544 <____adddf3_from_thumb>
    e6f8:	1c02      	adds	r2, r0, #0
    e6fa:	1c0b      	adds	r3, r1, #0
    e6fc:	1c20      	adds	r0, r4, #0
    e6fe:	1c29      	adds	r1, r5, #0
    e700:	f000 ff24 	bl	f54c <____muldf3_from_thumb>
    e704:	4a61      	ldr	r2, [pc, #388]	(e88c <.text+0xe88c>)
    e706:	4b62      	ldr	r3, [pc, #392]	(e890 <.text+0xe890>)
    e708:	f000 ff1c 	bl	f544 <____adddf3_from_thumb>
    e70c:	1c02      	adds	r2, r0, #0
    e70e:	1c0b      	adds	r3, r1, #0
    e710:	1c20      	adds	r0, r4, #0
    e712:	1c29      	adds	r1, r5, #0
    e714:	f000 ff1a 	bl	f54c <____muldf3_from_thumb>
    e718:	4a5e      	ldr	r2, [pc, #376]	(e894 <.text+0xe894>)
    e71a:	4b5f      	ldr	r3, [pc, #380]	(e898 <.text+0xe898>)
    e71c:	f000 ff12 	bl	f544 <____adddf3_from_thumb>
    e720:	1c02      	adds	r2, r0, #0
    e722:	1c0b      	adds	r3, r1, #0
    e724:	9800      	ldr	r0, [sp, #0]
    e726:	9901      	ldr	r1, [sp, #4]
    e728:	f000 ff10 	bl	f54c <____muldf3_from_thumb>
    e72c:	4a5b      	ldr	r2, [pc, #364]	(e89c <.text+0xe89c>)
    e72e:	4b5c      	ldr	r3, [pc, #368]	(e8a0 <.text+0xe8a0>)
    e730:	9002      	str	r0, [sp, #8]
    e732:	9103      	str	r1, [sp, #12]
    e734:	1c20      	adds	r0, r4, #0
    e736:	1c29      	adds	r1, r5, #0
    e738:	f000 ff08 	bl	f54c <____muldf3_from_thumb>
    e73c:	4a59      	ldr	r2, [pc, #356]	(e8a4 <.text+0xe8a4>)
    e73e:	4b5a      	ldr	r3, [pc, #360]	(e8a8 <.text+0xe8a8>)
    e740:	f000 fef0 	bl	f524 <____subdf3_from_thumb>
    e744:	1c02      	adds	r2, r0, #0
    e746:	1c0b      	adds	r3, r1, #0
    e748:	1c20      	adds	r0, r4, #0
    e74a:	1c29      	adds	r1, r5, #0
    e74c:	f000 fefe 	bl	f54c <____muldf3_from_thumb>
    e750:	4a56      	ldr	r2, [pc, #344]	(e8ac <.text+0xe8ac>)
    e752:	4b57      	ldr	r3, [pc, #348]	(e8b0 <.text+0xe8b0>)
    e754:	f000 fee6 	bl	f524 <____subdf3_from_thumb>
    e758:	1c02      	adds	r2, r0, #0
    e75a:	1c0b      	adds	r3, r1, #0
    e75c:	1c20      	adds	r0, r4, #0
    e75e:	1c29      	adds	r1, r5, #0
    e760:	f000 fef4 	bl	f54c <____muldf3_from_thumb>
    e764:	4a53      	ldr	r2, [pc, #332]	(e8b4 <.text+0xe8b4>)
    e766:	4b54      	ldr	r3, [pc, #336]	(e8b8 <.text+0xe8b8>)
    e768:	f000 fedc 	bl	f524 <____subdf3_from_thumb>
    e76c:	1c02      	adds	r2, r0, #0
    e76e:	1c0b      	adds	r3, r1, #0
    e770:	1c20      	adds	r0, r4, #0
    e772:	1c29      	adds	r1, r5, #0
    e774:	f000 feea 	bl	f54c <____muldf3_from_thumb>
    e778:	4a50      	ldr	r2, [pc, #320]	(e8bc <.text+0xe8bc>)
    e77a:	4b51      	ldr	r3, [pc, #324]	(e8c0 <.text+0xe8c0>)
    e77c:	f000 fed2 	bl	f524 <____subdf3_from_thumb>
    e780:	1c02      	adds	r2, r0, #0
    e782:	1c0b      	adds	r3, r1, #0
    e784:	1c20      	adds	r0, r4, #0
    e786:	1c29      	adds	r1, r5, #0
    e788:	f000 fee0 	bl	f54c <____muldf3_from_thumb>
    e78c:	1c0b      	adds	r3, r1, #0
    e78e:	9905      	ldr	r1, [sp, #20]
    e790:	1c02      	adds	r2, r0, #0
    e792:	2900      	cmp	r1, #0
    e794:	da12      	bge.n	e7bc <atan+0x24c>
    e796:	9802      	ldr	r0, [sp, #8]
    e798:	9903      	ldr	r1, [sp, #12]
    e79a:	f000 fed3 	bl	f544 <____adddf3_from_thumb>
    e79e:	1c02      	adds	r2, r0, #0
    e7a0:	1c0b      	adds	r3, r1, #0
    e7a2:	1c30      	adds	r0, r6, #0
    e7a4:	1c39      	adds	r1, r7, #0
    e7a6:	f000 fed1 	bl	f54c <____muldf3_from_thumb>
    e7aa:	1c02      	adds	r2, r0, #0
    e7ac:	1c0b      	adds	r3, r1, #0
    e7ae:	1c30      	adds	r0, r6, #0
    e7b0:	1c39      	adds	r1, r7, #0
    e7b2:	f000 feb7 	bl	f524 <____subdf3_from_thumb>
    e7b6:	1c06      	adds	r6, r0, #0
    e7b8:	1c0f      	adds	r7, r1, #0
    e7ba:	e025      	b.n	e808 <atan+0x298>
    e7bc:	9905      	ldr	r1, [sp, #20]
    e7be:	00cc      	lsls	r4, r1, #3
    e7c0:	9802      	ldr	r0, [sp, #8]
    e7c2:	9903      	ldr	r1, [sp, #12]
    e7c4:	f000 febe 	bl	f544 <____adddf3_from_thumb>
    e7c8:	1c02      	adds	r2, r0, #0
    e7ca:	1c0b      	adds	r3, r1, #0
    e7cc:	1c30      	adds	r0, r6, #0
    e7ce:	1c39      	adds	r1, r7, #0
    e7d0:	f000 febc 	bl	f54c <____muldf3_from_thumb>
    e7d4:	4d3b      	ldr	r5, [pc, #236]	(e8c4 <.text+0xe8c4>)
    e7d6:	4b3c      	ldr	r3, [pc, #240]	(e8c8 <.text+0xe8c8>)
    e7d8:	1965      	adds	r5, r4, r5
    e7da:	18e4      	adds	r4, r4, r3
    e7dc:	6822      	ldr	r2, [r4, #0]
    e7de:	6863      	ldr	r3, [r4, #4]
    e7e0:	f000 fea0 	bl	f524 <____subdf3_from_thumb>
    e7e4:	1c32      	adds	r2, r6, #0
    e7e6:	1c3b      	adds	r3, r7, #0
    e7e8:	f000 fe9c 	bl	f524 <____subdf3_from_thumb>
    e7ec:	1c02      	adds	r2, r0, #0
    e7ee:	1c0b      	adds	r3, r1, #0
    e7f0:	6828      	ldr	r0, [r5, #0]
    e7f2:	6869      	ldr	r1, [r5, #4]
    e7f4:	f000 fe96 	bl	f524 <____subdf3_from_thumb>
    e7f8:	9a04      	ldr	r2, [sp, #16]
    e7fa:	2a00      	cmp	r2, #0
    e7fc:	dadb      	bge.n	e7b6 <atan+0x246>
    e7fe:	2280      	movs	r2, #128
    e800:	0612      	lsls	r2, r2, #24
    e802:	1883      	adds	r3, r0, r2
    e804:	1c1e      	adds	r6, r3, #0
    e806:	1c0f      	adds	r7, r1, #0
    e808:	1c30      	adds	r0, r6, #0
    e80a:	1c39      	adds	r1, r7, #0
    e80c:	b006      	add	sp, #24
    e80e:	bcf0      	pop	{r4, r5, r6, r7}
    e810:	bc04      	pop	{r2}
    e812:	4710      	bx	r2
    e814:	ffff 7fff 	undefined
    e818:	ffff 440f 	vraddhn.i<illegal width 128>	d20, <illegal reg q7.5>, <illegal reg q7.5>
    e81c:	0000      	lsls	r0, r0, #0
    e81e:	7ff0      	ldrb	r0, [r6, #31]
    e820:	21fb      	movs	r1, #251
    e822:	bff9      	ittee	<und>
    e824:	2d18      	cmp	r5, #24
    e826:	5444      	strb	r4, [r0, r1]
    e828:	21fb      	movs	r1, #251
    e82a:	3ff9      	subs	r7, #249
    e82c:	2d18      	cmp	r5, #24
    e82e:	5444      	strb	r4, [r0, r1]
    e830:	ffff 3fdb 	undefined
    e834:	ffff 3e1f 	vcvt.f32.u32	d19, d15, #1
    e838:	e43c      	b.n	e0b4 <.text+0xe0b4>
    e83a:	7e37      	ldrb	r7, [r6, #24]
    e83c:	759c      	strb	r4, [r3, #22]
    e83e:	8800      	ldrh	r0, [r0, #0]
    e840:	0000      	lsls	r0, r0, #0
    e842:	3ff0      	subs	r7, #240
    e844:	0000      	lsls	r0, r0, #0
    e846:	0000      	lsls	r0, r0, #0
    e848:	ffff 3ff2 	undefined
    e84c:	ffff 3fe5 	undefined
    e850:	0000      	lsls	r0, r0, #0
    e852:	4000      	ands	r0, r0
    e854:	0000      	lsls	r0, r0, #0
    e856:	0000      	lsls	r0, r0, #0
    e858:	7fff      	ldrb	r7, [r7, #31]
    e85a:	4003      	ands	r3, r0
    e85c:	0000      	lsls	r0, r0, #0
    e85e:	3ff8      	subs	r7, #248
    e860:	0000      	lsls	r0, r0, #0
    e862:	0000      	lsls	r0, r0, #0
    e864:	0000      	lsls	r0, r0, #0
    e866:	bff0      	nop	{15}
    e868:	0000      	lsls	r0, r0, #0
    e86a:	0000      	lsls	r0, r0, #0
    e86c:	ad3a      	add	r5, sp, #232
    e86e:	3f90      	subs	r7, #144
    e870:	da11      	bge.n	e896 <.text+0xe896>
    e872:	e322      	b.n	eeba <__addsf3+0x106>
    e874:	7b4b      	ldrb	r3, [r1, #13]
    e876:	3fa9      	subs	r7, #169
    e878:	0deb      	lsrs	r3, r5, #23
    e87a:	2476      	movs	r4, #118
    e87c:	0d66      	lsrs	r6, r4, #21
    e87e:	3fb1      	subs	r7, #177
    e880:	3d51      	subs	r5, #81
    e882:	a0d0      	add	r0, pc, #832	(adr r0,ebc4 <__cmpdf2+0x48>)
    e884:	45cd      	cmp	sp, r9
    e886:	3fb7      	subs	r7, #183
    e888:	206e      	movs	r0, #110
    e88a:	c54c      	stmia	r5!, {r2, r3, r6}
    e88c:	4924      	ldr	r1, [pc, #144]	(e920 <floor+0x3c>)
    e88e:	3fc2      	subs	r7, #194
    e890:	83ff      	strh	r7, [r7, #30]
    e892:	9200      	str	r2, [sp, #0]
    e894:	5555      	strb	r5, [r2, r5]
    e896:	3fd5      	subs	r7, #213
    e898:	550d      	strb	r5, [r1, r4]
    e89a:	5555      	strb	r5, [r2, r5]
    e89c:	b444      	push	{r2, r6}
    e89e:	bfa2      	ittt	ge
    e8a0:	6c2f      	ldr	r7, [r5, #64]
    e8a2:	2c6a      	cmp	r4, #106
    e8a4:	de2d      	bal.n	e902 <floor+0x1e>
    e8a6:	3fad      	subs	r7, #173
    e8a8:	fd9a 52de 	ldc2	2, cr5, [sl, #888]
    e8ac:	b0f2      	sub	sp, #456
    e8ae:	3fb3      	subs	r7, #179
    e8b0:	9a6d      	ldr	r2, [sp, #436]
    e8b2:	af74      	add	r7, sp, #464
    e8b4:	71c6      	strb	r6, [r0, #7]
    e8b6:	3fbc      	subs	r7, #188
    e8b8:	1671      	asrs	r1, r6, #25
    e8ba:	fe23 9999 	mcr2	9, 1, r9, cr3, cr9, {4}
    e8be:	3fc9      	subs	r7, #201
    e8c0:	ebc4 9998 	undefined
    e8c4:	f8a8 0000 	strh.w	r0, [r8]
    e8c8:	f8c8 0000 	str.w	r0, [r8]

0000e8cc <fabs>:
    e8cc:	b510      	push	{r4, lr}
    e8ce:	1c03      	adds	r3, r0, #0
    e8d0:	4803      	ldr	r0, [pc, #12]	(e8e0 <.text+0xe8e0>)
    e8d2:	1c0a      	adds	r2, r1, #0
    e8d4:	4003      	ands	r3, r0
    e8d6:	1c18      	adds	r0, r3, #0
    e8d8:	1c11      	adds	r1, r2, #0
    e8da:	bc10      	pop	{r4}
    e8dc:	bc04      	pop	{r2}
    e8de:	4710      	bx	r2
    e8e0:	ffff 7fff 	undefined

0000e8e4 <floor>:
    e8e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    e8e6:	2200      	movs	r2, #0
    e8e8:	2300      	movs	r3, #0
    e8ea:	b085      	sub	sp, #20
    e8ec:	9200      	str	r2, [sp, #0]
    e8ee:	9301      	str	r3, [sp, #4]
    e8f0:	0043      	lsls	r3, r0, #1
    e8f2:	0d5a      	lsrs	r2, r3, #21
    e8f4:	4b3d      	ldr	r3, [pc, #244]	(e9ec <.text+0xe9ec>)
    e8f6:	18d4      	adds	r4, r2, r3
    e8f8:	1c05      	adds	r5, r0, #0
    e8fa:	1c0e      	adds	r6, r1, #0
    e8fc:	1c07      	adds	r7, r0, #0
    e8fe:	9102      	str	r1, [sp, #8]
    e900:	2c13      	cmp	r4, #19
    e902:	dc34      	bgt.n	e96e <floor+0x8a>
    e904:	2c00      	cmp	r4, #0
    e906:	da16      	bge.n	e936 <floor+0x52>
    e908:	4a39      	ldr	r2, [pc, #228]	(e9f0 <.text+0xe9f0>)
    e90a:	4b3a      	ldr	r3, [pc, #232]	(e9f4 <.text+0xe9f4>)
    e90c:	f000 fe1a 	bl	f544 <____adddf3_from_thumb>
    e910:	4a39      	ldr	r2, [pc, #228]	(e9f8 <.text+0xe9f8>)
    e912:	4b3a      	ldr	r3, [pc, #232]	(e9fc <.text+0xe9fc>)
    e914:	f000 fe2a 	bl	f56c <____gtdf2_from_thumb>
    e918:	2800      	cmp	r0, #0
    e91a:	dd5c      	ble.n	e9d6 <floor+0xf2>
    e91c:	2d00      	cmp	r5, #0
    e91e:	db02      	blt.n	e926 <floor+0x42>
    e920:	2700      	movs	r7, #0
    e922:	9702      	str	r7, [sp, #8]
    e924:	e057      	b.n	e9d6 <floor+0xf2>
    e926:	4b36      	ldr	r3, [pc, #216]	(ea00 <.text+0xea00>)
    e928:	9c02      	ldr	r4, [sp, #8]
    e92a:	402b      	ands	r3, r5
    e92c:	431c      	orrs	r4, r3
    e92e:	d052      	beq.n	e9d6 <floor+0xf2>
    e930:	4f34      	ldr	r7, [pc, #208]	(ea04 <.text+0xea04>)
    e932:	2200      	movs	r2, #0
    e934:	e04e      	b.n	e9d4 <floor+0xf0>
    e936:	4b34      	ldr	r3, [pc, #208]	(ea08 <.text+0xea08>)
    e938:	9a02      	ldr	r2, [sp, #8]
    e93a:	4123      	asrs	r3, r4
    e93c:	9304      	str	r3, [sp, #16]
    e93e:	4003      	ands	r3, r0
    e940:	431a      	orrs	r2, r3
    e942:	d04d      	beq.n	e9e0 <floor+0xfc>
    e944:	4a2a      	ldr	r2, [pc, #168]	(e9f0 <.text+0xe9f0>)
    e946:	4b2b      	ldr	r3, [pc, #172]	(e9f4 <.text+0xe9f4>)
    e948:	f000 fdfc 	bl	f544 <____adddf3_from_thumb>
    e94c:	4a2a      	ldr	r2, [pc, #168]	(e9f8 <.text+0xe9f8>)
    e94e:	4b2b      	ldr	r3, [pc, #172]	(e9fc <.text+0xe9fc>)
    e950:	f000 fe0c 	bl	f56c <____gtdf2_from_thumb>
    e954:	2800      	cmp	r0, #0
    e956:	dd3e      	ble.n	e9d6 <floor+0xf2>
    e958:	2d00      	cmp	r5, #0
    e95a:	da03      	bge.n	e964 <floor+0x80>
    e95c:	2380      	movs	r3, #128
    e95e:	035b      	lsls	r3, r3, #13
    e960:	4123      	asrs	r3, r4
    e962:	18ef      	adds	r7, r5, r3
    e964:	9b04      	ldr	r3, [sp, #16]
    e966:	2400      	movs	r4, #0
    e968:	439f      	bics	r7, r3
    e96a:	9402      	str	r4, [sp, #8]
    e96c:	e033      	b.n	e9d6 <floor+0xf2>
    e96e:	2c33      	cmp	r4, #51
    e970:	dd0a      	ble.n	e988 <floor+0xa4>
    e972:	2380      	movs	r3, #128
    e974:	00db      	lsls	r3, r3, #3
    e976:	429c      	cmp	r4, r3
    e978:	d132      	bne.n	e9e0 <floor+0xfc>
    e97a:	1c2a      	adds	r2, r5, #0
    e97c:	1c33      	adds	r3, r6, #0
    e97e:	f000 fde1 	bl	f544 <____adddf3_from_thumb>
    e982:	1c05      	adds	r5, r0, #0
    e984:	1c0e      	adds	r6, r1, #0
    e986:	e02b      	b.n	e9e0 <floor+0xfc>
    e988:	4b20      	ldr	r3, [pc, #128]	(ea0c <.text+0xea0c>)
    e98a:	18d2      	adds	r2, r2, r3
    e98c:	2301      	movs	r3, #1
    e98e:	425b      	negs	r3, r3
    e990:	40d3      	lsrs	r3, r2
    e992:	9a02      	ldr	r2, [sp, #8]
    e994:	9303      	str	r3, [sp, #12]
    e996:	421a      	tst	r2, r3
    e998:	d022      	beq.n	e9e0 <floor+0xfc>
    e99a:	4a15      	ldr	r2, [pc, #84]	(e9f0 <.text+0xe9f0>)
    e99c:	4b15      	ldr	r3, [pc, #84]	(e9f4 <.text+0xe9f4>)
    e99e:	f000 fdd1 	bl	f544 <____adddf3_from_thumb>
    e9a2:	4a15      	ldr	r2, [pc, #84]	(e9f8 <.text+0xe9f8>)
    e9a4:	4b15      	ldr	r3, [pc, #84]	(e9fc <.text+0xe9fc>)
    e9a6:	f000 fde1 	bl	f56c <____gtdf2_from_thumb>
    e9aa:	2800      	cmp	r0, #0
    e9ac:	dd13      	ble.n	e9d6 <floor+0xf2>
    e9ae:	2d00      	cmp	r5, #0
    e9b0:	da0d      	bge.n	e9ce <floor+0xea>
    e9b2:	2c14      	cmp	r4, #20
    e9b4:	d101      	bne.n	e9ba <floor+0xd6>
    e9b6:	3701      	adds	r7, #1
    e9b8:	e009      	b.n	e9ce <floor+0xea>
    e9ba:	2234      	movs	r2, #52
    e9bc:	1b12      	subs	r2, r2, r4
    e9be:	2301      	movs	r3, #1
    e9c0:	9c02      	ldr	r4, [sp, #8]
    e9c2:	4093      	lsls	r3, r2
    e9c4:	18e3      	adds	r3, r4, r3
    e9c6:	42a3      	cmp	r3, r4
    e9c8:	d200      	bcs.n	e9cc <floor+0xe8>
    e9ca:	3701      	adds	r7, #1
    e9cc:	9302      	str	r3, [sp, #8]
    e9ce:	9a02      	ldr	r2, [sp, #8]
    e9d0:	9b03      	ldr	r3, [sp, #12]
    e9d2:	439a      	bics	r2, r3
    e9d4:	9202      	str	r2, [sp, #8]
    e9d6:	9c02      	ldr	r4, [sp, #8]
    e9d8:	9700      	str	r7, [sp, #0]
    e9da:	9401      	str	r4, [sp, #4]
    e9dc:	9d00      	ldr	r5, [sp, #0]
    e9de:	9e01      	ldr	r6, [sp, #4]
    e9e0:	1c28      	adds	r0, r5, #0
    e9e2:	1c31      	adds	r1, r6, #0
    e9e4:	b005      	add	sp, #20
    e9e6:	bcf0      	pop	{r4, r5, r6, r7}
    e9e8:	bc04      	pop	{r2}
    e9ea:	4710      	bx	r2
    e9ec:	fc01 ffff 	stc2	15, cr15, [r1], {255}
    e9f0:	e43c      	b.n	e26c <.text+0xe26c>
    e9f2:	7e37      	ldrb	r7, [r6, #24]
    e9f4:	759c      	strb	r4, [r3, #22]
    e9f6:	8800      	ldrh	r0, [r0, #0]
	...
    ea00:	ffff 7fff 	undefined
    ea04:	0000      	lsls	r0, r0, #0
    ea06:	bff0      	nop	{15}
    ea08:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
    ea0c:	fbed ffff 	undefined

0000ea10 <isnan>:
    ea10:	b510      	push	{r4, lr}
    ea12:	1c0c      	adds	r4, r1, #0
    ea14:	4262      	negs	r2, r4
    ea16:	4905      	ldr	r1, [pc, #20]	(ea2c <.text+0xea2c>)
    ea18:	4322      	orrs	r2, r4
    ea1a:	4001      	ands	r1, r0
    ea1c:	0fd2      	lsrs	r2, r2, #31
    ea1e:	4804      	ldr	r0, [pc, #16]	(ea30 <.text+0xea30>)
    ea20:	4311      	orrs	r1, r2
    ea22:	1a40      	subs	r0, r0, r1
    ea24:	0fc0      	lsrs	r0, r0, #31
    ea26:	bc10      	pop	{r4}
    ea28:	bc02      	pop	{r1}
    ea2a:	4708      	bx	r1
    ea2c:	ffff 7fff 	undefined
    ea30:	0000      	lsls	r0, r0, #0
    ea32:	7ff0      	ldrb	r0, [r6, #31]

0000ea34 <matherr>:
    ea34:	2000      	movs	r0, #0
    ea36:	4770      	bx	lr

0000ea38 <scalbn>:
    ea38:	b5f0      	push	{r4, r5, r6, r7, lr}
    ea3a:	4f34      	ldr	r7, [pc, #208]	(eb0c <.text+0xeb0c>)
    ea3c:	1c03      	adds	r3, r0, #0
    ea3e:	b081      	sub	sp, #4
    ea40:	403b      	ands	r3, r7
    ea42:	9200      	str	r2, [sp, #0]
    ea44:	151a      	asrs	r2, r3, #20
    ea46:	1c05      	adds	r5, r0, #0
    ea48:	1c0e      	adds	r6, r1, #0
    ea4a:	2a00      	cmp	r2, #0
    ea4c:	d117      	bne.n	ea7e <scalbn+0x46>
    ea4e:	4b30      	ldr	r3, [pc, #192]	(eb10 <.text+0xeb10>)
    ea50:	4003      	ands	r3, r0
    ea52:	4319      	orrs	r1, r3
    ea54:	d054      	beq.n	eb00 <scalbn+0xc8>
    ea56:	4a2f      	ldr	r2, [pc, #188]	(eb14 <.text+0xeb14>)
    ea58:	4b2f      	ldr	r3, [pc, #188]	(eb18 <.text+0xeb18>)
    ea5a:	1c28      	adds	r0, r5, #0
    ea5c:	1c31      	adds	r1, r6, #0
    ea5e:	f000 fd75 	bl	f54c <____muldf3_from_thumb>
    ea62:	4b2e      	ldr	r3, [pc, #184]	(eb1c <.text+0xeb1c>)
    ea64:	9a00      	ldr	r2, [sp, #0]
    ea66:	1c05      	adds	r5, r0, #0
    ea68:	1c0e      	adds	r6, r1, #0
    ea6a:	429a      	cmp	r2, r3
    ea6c:	db05      	blt.n	ea7a <scalbn+0x42>
    ea6e:	1c03      	adds	r3, r0, #0
    ea70:	403b      	ands	r3, r7
    ea72:	151b      	asrs	r3, r3, #20
    ea74:	1c1a      	adds	r2, r3, #0
    ea76:	3a36      	subs	r2, #54
    ea78:	e001      	b.n	ea7e <scalbn+0x46>
    ea7a:	1c28      	adds	r0, r5, #0
    ea7c:	e02e      	b.n	eadc <scalbn+0xa4>
    ea7e:	4b28      	ldr	r3, [pc, #160]	(eb20 <.text+0xeb20>)
    ea80:	429a      	cmp	r2, r3
    ea82:	d106      	bne.n	ea92 <scalbn+0x5a>
    ea84:	1c28      	adds	r0, r5, #0
    ea86:	1c31      	adds	r1, r6, #0
    ea88:	1c2a      	adds	r2, r5, #0
    ea8a:	1c33      	adds	r3, r6, #0
    ea8c:	f000 fd5a 	bl	f544 <____adddf3_from_thumb>
    ea90:	e034      	b.n	eafc <scalbn+0xc4>
    ea92:	9b00      	ldr	r3, [sp, #0]
    ea94:	18d7      	adds	r7, r2, r3
    ea96:	4b23      	ldr	r3, [pc, #140]	(eb24 <.text+0xeb24>)
    ea98:	429f      	cmp	r7, r3
    ea9a:	dc10      	bgt.n	eabe <scalbn+0x86>
    ea9c:	2f00      	cmp	r7, #0
    ea9e:	dd07      	ble.n	eab0 <scalbn+0x78>
    eaa0:	4a21      	ldr	r2, [pc, #132]	(eb28 <.text+0xeb28>)
    eaa2:	1c01      	adds	r1, r0, #0
    eaa4:	4011      	ands	r1, r2
    eaa6:	1c0b      	adds	r3, r1, #0
    eaa8:	053a      	lsls	r2, r7, #20
    eaaa:	4313      	orrs	r3, r2
    eaac:	1c1d      	adds	r5, r3, #0
    eaae:	e027      	b.n	eb00 <scalbn+0xc8>
    eab0:	1c3a      	adds	r2, r7, #0
    eab2:	3236      	adds	r2, #54
    eab4:	dc15      	bgt.n	eae2 <scalbn+0xaa>
    eab6:	4b1d      	ldr	r3, [pc, #116]	(eb2c <.text+0xeb2c>)
    eab8:	9a00      	ldr	r2, [sp, #0]
    eaba:	429a      	cmp	r2, r3
    eabc:	dd08      	ble.n	ead0 <scalbn+0x98>
    eabe:	1c2a      	adds	r2, r5, #0
    eac0:	1c33      	adds	r3, r6, #0
    eac2:	481b      	ldr	r0, [pc, #108]	(eb30 <.text+0xeb30>)
    eac4:	491b      	ldr	r1, [pc, #108]	(eb34 <.text+0xeb34>)
    eac6:	f000 f83f 	bl	eb48 <copysign>
    eaca:	4a19      	ldr	r2, [pc, #100]	(eb30 <.text+0xeb30>)
    eacc:	4b19      	ldr	r3, [pc, #100]	(eb34 <.text+0xeb34>)
    eace:	e013      	b.n	eaf8 <scalbn+0xc0>
    ead0:	4819      	ldr	r0, [pc, #100]	(eb38 <.text+0xeb38>)
    ead2:	491a      	ldr	r1, [pc, #104]	(eb3c <.text+0xeb3c>)
    ead4:	1c2a      	adds	r2, r5, #0
    ead6:	1c33      	adds	r3, r6, #0
    ead8:	f000 f836 	bl	eb48 <copysign>
    eadc:	4a16      	ldr	r2, [pc, #88]	(eb38 <.text+0xeb38>)
    eade:	4b17      	ldr	r3, [pc, #92]	(eb3c <.text+0xeb3c>)
    eae0:	e00a      	b.n	eaf8 <scalbn+0xc0>
    eae2:	4b11      	ldr	r3, [pc, #68]	(eb28 <.text+0xeb28>)
    eae4:	4018      	ands	r0, r3
    eae6:	1c3b      	adds	r3, r7, #0
    eae8:	3336      	adds	r3, #54
    eaea:	051b      	lsls	r3, r3, #20
    eaec:	1c01      	adds	r1, r0, #0
    eaee:	4319      	orrs	r1, r3
    eaf0:	4a13      	ldr	r2, [pc, #76]	(eb40 <.text+0xeb40>)
    eaf2:	4b14      	ldr	r3, [pc, #80]	(eb44 <.text+0xeb44>)
    eaf4:	1c08      	adds	r0, r1, #0
    eaf6:	1c31      	adds	r1, r6, #0
    eaf8:	f000 fd28 	bl	f54c <____muldf3_from_thumb>
    eafc:	1c05      	adds	r5, r0, #0
    eafe:	1c0e      	adds	r6, r1, #0
    eb00:	1c28      	adds	r0, r5, #0
    eb02:	1c31      	adds	r1, r6, #0
    eb04:	b001      	add	sp, #4
    eb06:	bcf0      	pop	{r4, r5, r6, r7}
    eb08:	bc04      	pop	{r2}
    eb0a:	4710      	bx	r2
    eb0c:	0000      	lsls	r0, r0, #0
    eb0e:	7ff0      	ldrb	r0, [r6, #31]
    eb10:	ffff 7fff 	undefined
    eb14:	0000      	lsls	r0, r0, #0
    eb16:	4350      	muls	r0, r2
    eb18:	0000      	lsls	r0, r0, #0
    eb1a:	0000      	lsls	r0, r0, #0
    eb1c:	3cb0      	subs	r4, #176
    eb1e:	ffff 07ff 	vqshl.u64	q8, <illegal reg q15.5>, #63
    eb22:	0000      	lsls	r0, r0, #0
    eb24:	07fe      	lsls	r6, r7, #31
    eb26:	0000      	lsls	r0, r0, #0
    eb28:	ffff 800f 	vaddl.u<illegal width 64>	q12, d15, d15
    eb2c:	c350      	stmia	r3!, {r4, r6}
    eb2e:	0000      	lsls	r0, r0, #0
    eb30:	e43c      	b.n	e3ac <.text+0xe3ac>
    eb32:	7e37      	ldrb	r7, [r6, #24]
    eb34:	759c      	strb	r4, [r3, #22]
    eb36:	8800      	ldrh	r0, [r0, #0]
    eb38:	6e1f      	ldr	r7, [r3, #96]
    eb3a:	01a5      	lsls	r5, r4, #6
    eb3c:	f359 c2f8 	blx	f68130 <__ctors_end__+0xf5882c>
    eb40:	0000      	lsls	r0, r0, #0
    eb42:	3c90      	subs	r4, #144
    eb44:	0000      	lsls	r0, r0, #0
	...

0000eb48 <copysign>:
    eb48:	b530      	push	{r4, r5, lr}
    eb4a:	4b07      	ldr	r3, [pc, #28]	(eb68 <.text+0xeb68>)
    eb4c:	1c04      	adds	r4, r0, #0
    eb4e:	401c      	ands	r4, r3
    eb50:	2380      	movs	r3, #128
    eb52:	1c15      	adds	r5, r2, #0
    eb54:	061b      	lsls	r3, r3, #24
    eb56:	402b      	ands	r3, r5
    eb58:	1c0a      	adds	r2, r1, #0
    eb5a:	431c      	orrs	r4, r3
    eb5c:	1c20      	adds	r0, r4, #0
    eb5e:	1c11      	adds	r1, r2, #0
    eb60:	bc30      	pop	{r4, r5}
    eb62:	bc04      	pop	{r2}
    eb64:	4710      	bx	r2
    eb66:	0000      	lsls	r0, r0, #0
    eb68:	ffff 7fff 	undefined

0000eb6c <__gedf2>:
    eb6c:	e3e0c000 	mvn	ip, #0	; 0x0
    eb70:	ea000002 	b	eb80 <__cmpdf2+0x4>

0000eb74 <__ledf2>:
    eb74:	e3a0c001 	mov	ip, #1	; 0x1
    eb78:	ea000000 	b	eb80 <__cmpdf2+0x4>

0000eb7c <__cmpdf2>:
    eb7c:	e3a0c001 	mov	ip, #1	; 0x1
    eb80:	e50dc004 	str	ip, [sp, #-4]
    eb84:	e1a0c080 	mov	ip, r0, lsl #1
    eb88:	e1f0cacc 	mvns	ip, ip, asr #21
    eb8c:	e1a0c082 	mov	ip, r2, lsl #1
    eb90:	11f0cacc 	mvnnes	ip, ip, asr #21
    eb94:	0a00000d 	beq	ebd0 <__cmpdf2+0x54>
    eb98:	e191c080 	orrs	ip, r1, r0, lsl #1
    eb9c:	0193c082 	orreqs	ip, r3, r2, lsl #1
    eba0:	11300002 	teqne	r0, r2
    eba4:	01310003 	teqeq	r1, r3
    eba8:	03a00000 	moveq	r0, #0	; 0x0
    ebac:	012fff1e 	bxeq	lr
    ebb0:	e3700000 	cmn	r0, #0	; 0x0
    ebb4:	e1300002 	teq	r0, r2
    ebb8:	51500002 	cmppl	r0, r2
    ebbc:	01510003 	cmpeq	r1, r3
    ebc0:	21a00fc2 	movcs	r0, r2, asr #31
    ebc4:	31e00fc2 	mvncc	r0, r2, asr #31
    ebc8:	e3800001 	orr	r0, r0, #1	; 0x1
    ebcc:	e12fff1e 	bx	lr
    ebd0:	e1a0c080 	mov	ip, r0, lsl #1
    ebd4:	e1f0cacc 	mvns	ip, ip, asr #21
    ebd8:	1a000001 	bne	ebe4 <__cmpdf2+0x68>
    ebdc:	e191c600 	orrs	ip, r1, r0, lsl #12
    ebe0:	1a000004 	bne	ebf8 <__cmpdf2+0x7c>
    ebe4:	e1a0c082 	mov	ip, r2, lsl #1
    ebe8:	e1f0cacc 	mvns	ip, ip, asr #21
    ebec:	1affffe9 	bne	eb98 <__cmpdf2+0x1c>
    ebf0:	e193c602 	orrs	ip, r3, r2, lsl #12
    ebf4:	0affffe7 	beq	eb98 <__cmpdf2+0x1c>
    ebf8:	e51d0004 	ldr	r0, [sp, #-4]
    ebfc:	e12fff1e 	bx	lr

0000ec00 <__aeabi_cdrcmple>:
    ec00:	e1a0c000 	mov	ip, r0
    ec04:	e1a00002 	mov	r0, r2
    ec08:	e1a0200c 	mov	r2, ip
    ec0c:	e1a0c001 	mov	ip, r1
    ec10:	e1a01003 	mov	r1, r3
    ec14:	e1a0300c 	mov	r3, ip
    ec18:	eaffffff 	b	ec1c <__aeabi_cdcmpeq>

0000ec1c <__aeabi_cdcmpeq>:
    ec1c:	e92d4001 	stmdb	sp!, {r0, lr}
    ec20:	ebffffd5 	bl	eb7c <__cmpdf2>
    ec24:	e3500000 	cmp	r0, #0	; 0x0
    ec28:	43700000 	cmnmi	r0, #0	; 0x0
    ec2c:	e8bd4001 	ldmia	sp!, {r0, lr}
    ec30:	e12fff1e 	bx	lr

0000ec34 <__aeabi_dcmpeq>:
    ec34:	e52de008 	str	lr, [sp, #-8]!
    ec38:	ebfffff7 	bl	ec1c <__aeabi_cdcmpeq>
    ec3c:	03a00001 	moveq	r0, #1	; 0x1
    ec40:	13a00000 	movne	r0, #0	; 0x0
    ec44:	e49de008 	ldr	lr, [sp], #8
    ec48:	e12fff1e 	bx	lr

0000ec4c <__aeabi_dcmplt>:
    ec4c:	e52de008 	str	lr, [sp, #-8]!
    ec50:	ebfffff1 	bl	ec1c <__aeabi_cdcmpeq>
    ec54:	33a00001 	movcc	r0, #1	; 0x1
    ec58:	23a00000 	movcs	r0, #0	; 0x0
    ec5c:	e49de008 	ldr	lr, [sp], #8
    ec60:	e12fff1e 	bx	lr

0000ec64 <__aeabi_dcmple>:
    ec64:	e52de008 	str	lr, [sp, #-8]!
    ec68:	ebffffeb 	bl	ec1c <__aeabi_cdcmpeq>
    ec6c:	93a00001 	movls	r0, #1	; 0x1
    ec70:	83a00000 	movhi	r0, #0	; 0x0
    ec74:	e49de008 	ldr	lr, [sp], #8
    ec78:	e12fff1e 	bx	lr

0000ec7c <__aeabi_dcmpge>:
    ec7c:	e52de008 	str	lr, [sp, #-8]!
    ec80:	ebffffde 	bl	ec00 <__aeabi_cdrcmple>
    ec84:	93a00001 	movls	r0, #1	; 0x1
    ec88:	83a00000 	movhi	r0, #0	; 0x0
    ec8c:	e49de008 	ldr	lr, [sp], #8
    ec90:	e12fff1e 	bx	lr

0000ec94 <__aeabi_dcmpgt>:
    ec94:	e52de008 	str	lr, [sp, #-8]!
    ec98:	ebffffd8 	bl	ec00 <__aeabi_cdrcmple>
    ec9c:	33a00001 	movcc	r0, #1	; 0x1
    eca0:	23a00000 	movcs	r0, #0	; 0x0
    eca4:	e49de008 	ldr	lr, [sp], #8
    eca8:	e12fff1e 	bx	lr

0000ecac <__aeabi_d2iz>:
    ecac:	e1a02080 	mov	r2, r0, lsl #1
    ecb0:	e2922602 	adds	r2, r2, #2097152	; 0x200000
    ecb4:	2a00000c 	bcs	ecec <__aeabi_d2iz+0x40>
    ecb8:	5a000009 	bpl	ece4 <__aeabi_d2iz+0x38>
    ecbc:	e3e03e3e 	mvn	r3, #992	; 0x3e0
    ecc0:	e0532ac2 	subs	r2, r3, r2, asr #21
    ecc4:	9a00000a 	bls	ecf4 <__aeabi_d2iz+0x48>
    ecc8:	e1a03580 	mov	r3, r0, lsl #11
    eccc:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
    ecd0:	e1833aa1 	orr	r3, r3, r1, lsr #21
    ecd4:	e3100102 	tst	r0, #-2147483648	; 0x80000000
    ecd8:	e1a00233 	mov	r0, r3, lsr r2
    ecdc:	12600000 	rsbne	r0, r0, #0	; 0x0
    ece0:	e12fff1e 	bx	lr
    ece4:	e3a00000 	mov	r0, #0	; 0x0
    ece8:	e12fff1e 	bx	lr
    ecec:	e1911600 	orrs	r1, r1, r0, lsl #12
    ecf0:	1a000002 	bne	ed00 <__aeabi_d2iz+0x54>
    ecf4:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
    ecf8:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    ecfc:	e12fff1e 	bx	lr
    ed00:	e3a00000 	mov	r0, #0	; 0x0
    ed04:	e12fff1e 	bx	lr

0000ed08 <__aeabi_d2f>:
    ed08:	e1a02080 	mov	r2, r0, lsl #1
    ed0c:	e2523207 	subs	r3, r2, #1879048192	; 0x70000000
    ed10:	2253c602 	subcss	ip, r3, #2097152	; 0x200000
    ed14:	227cc57f 	rsbcss	ip, ip, #532676608	; 0x1fc00000
    ed18:	9a000006 	bls	ed38 <__aeabi_d2f+0x30>
    ed1c:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
    ed20:	e1a02181 	mov	r2, r1, lsl #3
    ed24:	e18c1ea1 	orr	r1, ip, r1, lsr #29
    ed28:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
    ed2c:	e0a10103 	adc	r0, r1, r3, lsl #2
    ed30:	03c00001 	biceq	r0, r0, #1	; 0x1
    ed34:	e12fff1e 	bx	lr
    ed38:	e3100101 	tst	r0, #1073741824	; 0x40000000
    ed3c:	1a00000f 	bne	ed80 <__aeabi_d2f+0x78>
    ed40:	e293262e 	adds	r2, r3, #48234496	; 0x2e00000
    ed44:	b2000102 	andlt	r0, r0, #-2147483648	; 0x80000000
    ed48:	b12fff1e 	bxlt	lr
    ed4c:	e3800601 	orr	r0, r0, #1048576	; 0x100000
    ed50:	e1a02aa2 	mov	r2, r2, lsr #21
    ed54:	e2622018 	rsb	r2, r2, #24	; 0x18
    ed58:	e262c020 	rsb	ip, r2, #32	; 0x20
    ed5c:	e1b03c11 	movs	r3, r1, lsl ip
    ed60:	e1a01231 	mov	r1, r1, lsr r2
    ed64:	13811001 	orrne	r1, r1, #1	; 0x1
    ed68:	e1a03580 	mov	r3, r0, lsl #11
    ed6c:	e1a035a3 	mov	r3, r3, lsr #11
    ed70:	e1811c13 	orr	r1, r1, r3, lsl ip
    ed74:	e1a03233 	mov	r3, r3, lsr r2
    ed78:	e1a03083 	mov	r3, r3, lsl #1
    ed7c:	eaffffe6 	b	ed1c <__aeabi_d2f+0x14>
    ed80:	e1f03ac2 	mvns	r3, r2, asr #21
    ed84:	1a000003 	bne	ed98 <__aeabi_d2f+0x90>
    ed88:	e1913600 	orrs	r3, r1, r0, lsl #12
    ed8c:	13a0047f 	movne	r0, #2130706432	; 0x7f000000
    ed90:	13800503 	orrne	r0, r0, #12582912	; 0xc00000
    ed94:	112fff1e 	bxne	lr
    ed98:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    ed9c:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    eda0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    eda4:	e12fff1e 	bx	lr

0000eda8 <__aeabi_frsub>:
    eda8:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
    edac:	ea000000 	b	edb4 <__addsf3>

0000edb0 <__aeabi_fsub>:
    edb0:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

0000edb4 <__addsf3>:
    edb4:	e1b02080 	movs	r2, r0, lsl #1
    edb8:	11b03081 	movnes	r3, r1, lsl #1
    edbc:	11320003 	teqne	r2, r3
    edc0:	11f0cc42 	mvnnes	ip, r2, asr #24
    edc4:	11f0cc43 	mvnnes	ip, r3, asr #24
    edc8:	0a000047 	beq	eeec <__addsf3+0x138>
    edcc:	e1a02c22 	mov	r2, r2, lsr #24
    edd0:	e0723c23 	rsbs	r3, r2, r3, lsr #24
    edd4:	c0822003 	addgt	r2, r2, r3
    edd8:	c0201001 	eorgt	r1, r0, r1
    eddc:	c0210000 	eorgt	r0, r1, r0
    ede0:	c0201001 	eorgt	r1, r0, r1
    ede4:	b2633000 	rsblt	r3, r3, #0	; 0x0
    ede8:	e3530019 	cmp	r3, #25	; 0x19
    edec:	812fff1e 	bxhi	lr
    edf0:	e3100102 	tst	r0, #-2147483648	; 0x80000000
    edf4:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    edf8:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
    edfc:	12600000 	rsbne	r0, r0, #0	; 0x0
    ee00:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    ee04:	e3811502 	orr	r1, r1, #8388608	; 0x800000
    ee08:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
    ee0c:	12611000 	rsbne	r1, r1, #0	; 0x0
    ee10:	e1320003 	teq	r2, r3
    ee14:	0a00002e 	beq	eed4 <__addsf3+0x120>
    ee18:	e2422001 	sub	r2, r2, #1	; 0x1
    ee1c:	e0900351 	adds	r0, r0, r1, asr r3
    ee20:	e2633020 	rsb	r3, r3, #32	; 0x20
    ee24:	e1a01311 	mov	r1, r1, lsl r3
    ee28:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
    ee2c:	5a000001 	bpl	ee38 <__addsf3+0x84>
    ee30:	e2711000 	rsbs	r1, r1, #0	; 0x0
    ee34:	e2e00000 	rsc	r0, r0, #0	; 0x0
    ee38:	e3500502 	cmp	r0, #8388608	; 0x800000
    ee3c:	3a00000b 	bcc	ee70 <__addsf3+0xbc>
    ee40:	e3500401 	cmp	r0, #16777216	; 0x1000000
    ee44:	3a000004 	bcc	ee5c <__addsf3+0xa8>
    ee48:	e1b000a0 	movs	r0, r0, lsr #1
    ee4c:	e1a01061 	mov	r1, r1, rrx
    ee50:	e2822001 	add	r2, r2, #1	; 0x1
    ee54:	e35200fe 	cmp	r2, #254	; 0xfe
    ee58:	2a000038 	bcs	ef40 <__addsf3+0x18c>
    ee5c:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    ee60:	e0a00b82 	adc	r0, r0, r2, lsl #23
    ee64:	03c00001 	biceq	r0, r0, #1	; 0x1
    ee68:	e1800003 	orr	r0, r0, r3
    ee6c:	e12fff1e 	bx	lr
    ee70:	e1b01081 	movs	r1, r1, lsl #1
    ee74:	e0a00000 	adc	r0, r0, r0
    ee78:	e3100502 	tst	r0, #8388608	; 0x800000
    ee7c:	e2422001 	sub	r2, r2, #1	; 0x1
    ee80:	1afffff5 	bne	ee5c <__addsf3+0xa8>
    ee84:	e1b0c620 	movs	ip, r0, lsr #12
    ee88:	01a00600 	moveq	r0, r0, lsl #12
    ee8c:	0242200c 	subeq	r2, r2, #12	; 0xc
    ee90:	e31008ff 	tst	r0, #16711680	; 0xff0000
    ee94:	01a00400 	moveq	r0, r0, lsl #8
    ee98:	02422008 	subeq	r2, r2, #8	; 0x8
    ee9c:	e310060f 	tst	r0, #15728640	; 0xf00000
    eea0:	01a00200 	moveq	r0, r0, lsl #4
    eea4:	02422004 	subeq	r2, r2, #4	; 0x4
    eea8:	e3100503 	tst	r0, #12582912	; 0xc00000
    eeac:	01a00100 	moveq	r0, r0, lsl #2
    eeb0:	02422002 	subeq	r2, r2, #2	; 0x2
    eeb4:	e3500502 	cmp	r0, #8388608	; 0x800000
    eeb8:	31a00080 	movcc	r0, r0, lsl #1
    eebc:	e2d22000 	sbcs	r2, r2, #0	; 0x0
    eec0:	a0800b82 	addge	r0, r0, r2, lsl #23
    eec4:	b2622000 	rsblt	r2, r2, #0	; 0x0
    eec8:	a1800003 	orrge	r0, r0, r3
    eecc:	b1830230 	orrlt	r0, r3, r0, lsr r2
    eed0:	e12fff1e 	bx	lr
    eed4:	e3320000 	teq	r2, #0	; 0x0
    eed8:	e2211502 	eor	r1, r1, #8388608	; 0x800000
    eedc:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
    eee0:	02822001 	addeq	r2, r2, #1	; 0x1
    eee4:	12433001 	subne	r3, r3, #1	; 0x1
    eee8:	eaffffca 	b	ee18 <__addsf3+0x64>
    eeec:	e1a03081 	mov	r3, r1, lsl #1
    eef0:	e1f0cc42 	mvns	ip, r2, asr #24
    eef4:	11f0cc43 	mvnnes	ip, r3, asr #24
    eef8:	0a000013 	beq	ef4c <__addsf3+0x198>
    eefc:	e1320003 	teq	r2, r3
    ef00:	0a000002 	beq	ef10 <__addsf3+0x15c>
    ef04:	e3320000 	teq	r2, #0	; 0x0
    ef08:	01a00001 	moveq	r0, r1
    ef0c:	e12fff1e 	bx	lr
    ef10:	e1300001 	teq	r0, r1
    ef14:	13a00000 	movne	r0, #0	; 0x0
    ef18:	112fff1e 	bxne	lr
    ef1c:	e31204ff 	tst	r2, #-16777216	; 0xff000000
    ef20:	1a000002 	bne	ef30 <__addsf3+0x17c>
    ef24:	e1b00080 	movs	r0, r0, lsl #1
    ef28:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
    ef2c:	e12fff1e 	bx	lr
    ef30:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
    ef34:	32800502 	addcc	r0, r0, #8388608	; 0x800000
    ef38:	312fff1e 	bxcc	lr
    ef3c:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
    ef40:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
    ef44:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    ef48:	e12fff1e 	bx	lr
    ef4c:	e1f02c42 	mvns	r2, r2, asr #24
    ef50:	11a00001 	movne	r0, r1
    ef54:	01f03c43 	mvneqs	r3, r3, asr #24
    ef58:	11a01000 	movne	r1, r0
    ef5c:	e1b02480 	movs	r2, r0, lsl #9
    ef60:	01b03481 	moveqs	r3, r1, lsl #9
    ef64:	01300001 	teqeq	r0, r1
    ef68:	13800501 	orrne	r0, r0, #4194304	; 0x400000
    ef6c:	e12fff1e 	bx	lr

0000ef70 <__aeabi_ui2f>:
    ef70:	e3a03000 	mov	r3, #0	; 0x0
    ef74:	ea000001 	b	ef80 <__aeabi_i2f+0x8>

0000ef78 <__aeabi_i2f>:
    ef78:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
    ef7c:	42600000 	rsbmi	r0, r0, #0	; 0x0
    ef80:	e1b0c000 	movs	ip, r0
    ef84:	012fff1e 	bxeq	lr
    ef88:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
    ef8c:	e1a01000 	mov	r1, r0
    ef90:	e3a00000 	mov	r0, #0	; 0x0
    ef94:	ea00000f 	b	efd8 <__aeabi_l2f+0x30>

0000ef98 <__aeabi_ul2f>:
    ef98:	e1902001 	orrs	r2, r0, r1
    ef9c:	012fff1e 	bxeq	lr
    efa0:	e3a03000 	mov	r3, #0	; 0x0
    efa4:	ea000005 	b	efc0 <__aeabi_l2f+0x18>

0000efa8 <__aeabi_l2f>:
    efa8:	e1902001 	orrs	r2, r0, r1
    efac:	012fff1e 	bxeq	lr
    efb0:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
    efb4:	5a000001 	bpl	efc0 <__aeabi_l2f+0x18>
    efb8:	e2700000 	rsbs	r0, r0, #0	; 0x0
    efbc:	e2e11000 	rsc	r1, r1, #0	; 0x0
    efc0:	e1b0c001 	movs	ip, r1
    efc4:	01a0c000 	moveq	ip, r0
    efc8:	01a01000 	moveq	r1, r0
    efcc:	03a00000 	moveq	r0, #0	; 0x0
    efd0:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
    efd4:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
    efd8:	e2433502 	sub	r3, r3, #8388608	; 0x800000
    efdc:	e3a02017 	mov	r2, #23	; 0x17
    efe0:	e35c0801 	cmp	ip, #65536	; 0x10000
    efe4:	21a0c82c 	movcs	ip, ip, lsr #16
    efe8:	22422010 	subcs	r2, r2, #16	; 0x10
    efec:	e35c0c01 	cmp	ip, #256	; 0x100
    eff0:	21a0c42c 	movcs	ip, ip, lsr #8
    eff4:	22422008 	subcs	r2, r2, #8	; 0x8
    eff8:	e35c0010 	cmp	ip, #16	; 0x10
    effc:	21a0c22c 	movcs	ip, ip, lsr #4
    f000:	22422004 	subcs	r2, r2, #4	; 0x4
    f004:	e35c0004 	cmp	ip, #4	; 0x4
    f008:	22422002 	subcs	r2, r2, #2	; 0x2
    f00c:	304220ac 	subcc	r2, r2, ip, lsr #1
    f010:	e05221ac 	subs	r2, r2, ip, lsr #3
    f014:	e0433b82 	sub	r3, r3, r2, lsl #23
    f018:	ba000006 	blt	f038 <__aeabi_l2f+0x90>
    f01c:	e0833211 	add	r3, r3, r1, lsl r2
    f020:	e1a0c210 	mov	ip, r0, lsl r2
    f024:	e2622020 	rsb	r2, r2, #32	; 0x20
    f028:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
    f02c:	e0a30230 	adc	r0, r3, r0, lsr r2
    f030:	03c00001 	biceq	r0, r0, #1	; 0x1
    f034:	e12fff1e 	bx	lr
    f038:	e2822020 	add	r2, r2, #32	; 0x20
    f03c:	e1a0c211 	mov	ip, r1, lsl r2
    f040:	e2622020 	rsb	r2, r2, #32	; 0x20
    f044:	e190008c 	orrs	r0, r0, ip, lsl #1
    f048:	e0a30231 	adc	r0, r3, r1, lsr r2
    f04c:	01c00fac 	biceq	r0, r0, ip, lsr #31
    f050:	e12fff1e 	bx	lr

0000f054 <__aeabi_fmul>:
    f054:	e3a0c0ff 	mov	ip, #255	; 0xff
    f058:	e01c2ba0 	ands	r2, ip, r0, lsr #23
    f05c:	101c3ba1 	andnes	r3, ip, r1, lsr #23
    f060:	1132000c 	teqne	r2, ip
    f064:	1133000c 	teqne	r3, ip
    f068:	0a00003e 	beq	f168 <__aeabi_fmul+0x114>
    f06c:	e0822003 	add	r2, r2, r3
    f070:	e020c001 	eor	ip, r0, r1
    f074:	e1b00480 	movs	r0, r0, lsl #9
    f078:	11b01481 	movnes	r1, r1, lsl #9
    f07c:	0a000010 	beq	f0c4 <__aeabi_fmul+0x70>
    f080:	e3a03302 	mov	r3, #134217728	; 0x8000000
    f084:	e18302a0 	orr	r0, r3, r0, lsr #5
    f088:	e18312a1 	orr	r1, r3, r1, lsr #5
    f08c:	e0813190 	umull	r3, r1, r0, r1
    f090:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
    f094:	e3510502 	cmp	r1, #8388608	; 0x800000
    f098:	31a01081 	movcc	r1, r1, lsl #1
    f09c:	31811fa3 	orrcc	r1, r1, r3, lsr #31
    f0a0:	31a03083 	movcc	r3, r3, lsl #1
    f0a4:	e1800001 	orr	r0, r0, r1
    f0a8:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
    f0ac:	e35200fd 	cmp	r2, #253	; 0xfd
    f0b0:	8a00000f 	bhi	f0f4 <__aeabi_fmul+0xa0>
    f0b4:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
    f0b8:	e0a00b82 	adc	r0, r0, r2, lsl #23
    f0bc:	03c00001 	biceq	r0, r0, #1	; 0x1
    f0c0:	e12fff1e 	bx	lr
    f0c4:	e3300000 	teq	r0, #0	; 0x0
    f0c8:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
    f0cc:	01a01481 	moveq	r1, r1, lsl #9
    f0d0:	e18c04a0 	orr	r0, ip, r0, lsr #9
    f0d4:	e18004a1 	orr	r0, r0, r1, lsr #9
    f0d8:	e252207f 	subs	r2, r2, #127	; 0x7f
    f0dc:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
    f0e0:	c1800b82 	orrgt	r0, r0, r2, lsl #23
    f0e4:	c12fff1e 	bxgt	lr
    f0e8:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    f0ec:	e3a03000 	mov	r3, #0	; 0x0
    f0f0:	e2522001 	subs	r2, r2, #1	; 0x1
    f0f4:	ca000035 	bgt	f1d0 <__aeabi_fmul+0x17c>
    f0f8:	e3720019 	cmn	r2, #25	; 0x19
    f0fc:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
    f100:	d12fff1e 	bxle	lr
    f104:	e2622000 	rsb	r2, r2, #0	; 0x0
    f108:	e1b01080 	movs	r1, r0, lsl #1
    f10c:	e1a01231 	mov	r1, r1, lsr r2
    f110:	e2622020 	rsb	r2, r2, #32	; 0x20
    f114:	e1a0c210 	mov	ip, r0, lsl r2
    f118:	e1b00061 	movs	r0, r1, rrx
    f11c:	e2a00000 	adc	r0, r0, #0	; 0x0
    f120:	e193308c 	orrs	r3, r3, ip, lsl #1
    f124:	01c00fac 	biceq	r0, r0, ip, lsr #31
    f128:	e12fff1e 	bx	lr
    f12c:	e3320000 	teq	r2, #0	; 0x0
    f130:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
    f134:	01a00080 	moveq	r0, r0, lsl #1
    f138:	03100502 	tsteq	r0, #8388608	; 0x800000
    f13c:	02422001 	subeq	r2, r2, #1	; 0x1
    f140:	0afffffb 	beq	f134 <__aeabi_fmul+0xe0>
    f144:	e180000c 	orr	r0, r0, ip
    f148:	e3330000 	teq	r3, #0	; 0x0
    f14c:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
    f150:	01a01081 	moveq	r1, r1, lsl #1
    f154:	03110502 	tsteq	r1, #8388608	; 0x800000
    f158:	02433001 	subeq	r3, r3, #1	; 0x1
    f15c:	0afffffb 	beq	f150 <__aeabi_fmul+0xfc>
    f160:	e181100c 	orr	r1, r1, ip
    f164:	eaffffc0 	b	f06c <__aeabi_fmul+0x18>
    f168:	e00c3ba1 	and	r3, ip, r1, lsr #23
    f16c:	e132000c 	teq	r2, ip
    f170:	1133000c 	teqne	r3, ip
    f174:	0a000005 	beq	f190 <__aeabi_fmul+0x13c>
    f178:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
    f17c:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
    f180:	1affffe9 	bne	f12c <__aeabi_fmul+0xd8>
    f184:	e0200001 	eor	r0, r0, r1
    f188:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    f18c:	e12fff1e 	bx	lr
    f190:	e3300000 	teq	r0, #0	; 0x0
    f194:	13300102 	teqne	r0, #-2147483648	; 0x80000000
    f198:	01a00001 	moveq	r0, r1
    f19c:	13310000 	teqne	r1, #0	; 0x0
    f1a0:	13310102 	teqne	r1, #-2147483648	; 0x80000000
    f1a4:	0a00000d 	beq	f1e0 <__aeabi_fmul+0x18c>
    f1a8:	e132000c 	teq	r2, ip
    f1ac:	1a000001 	bne	f1b8 <__aeabi_fmul+0x164>
    f1b0:	e1b02480 	movs	r2, r0, lsl #9
    f1b4:	1a000009 	bne	f1e0 <__aeabi_fmul+0x18c>
    f1b8:	e133000c 	teq	r3, ip
    f1bc:	1a000002 	bne	f1cc <__aeabi_fmul+0x178>
    f1c0:	e1b03481 	movs	r3, r1, lsl #9
    f1c4:	11a00001 	movne	r0, r1
    f1c8:	1a000004 	bne	f1e0 <__aeabi_fmul+0x18c>
    f1cc:	e0200001 	eor	r0, r0, r1
    f1d0:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    f1d4:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    f1d8:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    f1dc:	e12fff1e 	bx	lr
    f1e0:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    f1e4:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
    f1e8:	e12fff1e 	bx	lr

0000f1ec <__aeabi_fdiv>:
    f1ec:	e3a0c0ff 	mov	ip, #255	; 0xff
    f1f0:	e01c2ba0 	ands	r2, ip, r0, lsr #23
    f1f4:	101c3ba1 	andnes	r3, ip, r1, lsr #23
    f1f8:	1132000c 	teqne	r2, ip
    f1fc:	1133000c 	teqne	r3, ip
    f200:	0a00003a 	beq	f2f0 <__aeabi_fdiv+0x104>
    f204:	e0422003 	sub	r2, r2, r3
    f208:	e020c001 	eor	ip, r0, r1
    f20c:	e1b01481 	movs	r1, r1, lsl #9
    f210:	e1a00480 	mov	r0, r0, lsl #9
    f214:	0a00001c 	beq	f28c <__aeabi_fdiv+0xa0>
    f218:	e3a03201 	mov	r3, #268435456	; 0x10000000
    f21c:	e1831221 	orr	r1, r3, r1, lsr #4
    f220:	e1833220 	orr	r3, r3, r0, lsr #4
    f224:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
    f228:	e1530001 	cmp	r3, r1
    f22c:	31a03083 	movcc	r3, r3, lsl #1
    f230:	e2a2207d 	adc	r2, r2, #125	; 0x7d
    f234:	e3a0c502 	mov	ip, #8388608	; 0x800000
    f238:	e1530001 	cmp	r3, r1
    f23c:	20433001 	subcs	r3, r3, r1
    f240:	2180000c 	orrcs	r0, r0, ip
    f244:	e15300a1 	cmp	r3, r1, lsr #1
    f248:	204330a1 	subcs	r3, r3, r1, lsr #1
    f24c:	218000ac 	orrcs	r0, r0, ip, lsr #1
    f250:	e1530121 	cmp	r3, r1, lsr #2
    f254:	20433121 	subcs	r3, r3, r1, lsr #2
    f258:	2180012c 	orrcs	r0, r0, ip, lsr #2
    f25c:	e15301a1 	cmp	r3, r1, lsr #3
    f260:	204331a1 	subcs	r3, r3, r1, lsr #3
    f264:	218001ac 	orrcs	r0, r0, ip, lsr #3
    f268:	e1b03203 	movs	r3, r3, lsl #4
    f26c:	11b0c22c 	movnes	ip, ip, lsr #4
    f270:	1afffff0 	bne	f238 <__aeabi_fdiv+0x4c>
    f274:	e35200fd 	cmp	r2, #253	; 0xfd
    f278:	8affff9d 	bhi	f0f4 <__aeabi_fmul+0xa0>
    f27c:	e1530001 	cmp	r3, r1
    f280:	e0a00b82 	adc	r0, r0, r2, lsl #23
    f284:	03c00001 	biceq	r0, r0, #1	; 0x1
    f288:	e12fff1e 	bx	lr
    f28c:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
    f290:	e18c04a0 	orr	r0, ip, r0, lsr #9
    f294:	e292207f 	adds	r2, r2, #127	; 0x7f
    f298:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
    f29c:	c1800b82 	orrgt	r0, r0, r2, lsl #23
    f2a0:	c12fff1e 	bxgt	lr
    f2a4:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    f2a8:	e3a03000 	mov	r3, #0	; 0x0
    f2ac:	e2522001 	subs	r2, r2, #1	; 0x1
    f2b0:	eaffff8f 	b	f0f4 <__aeabi_fmul+0xa0>
    f2b4:	e3320000 	teq	r2, #0	; 0x0
    f2b8:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
    f2bc:	01a00080 	moveq	r0, r0, lsl #1
    f2c0:	03100502 	tsteq	r0, #8388608	; 0x800000
    f2c4:	02422001 	subeq	r2, r2, #1	; 0x1
    f2c8:	0afffffb 	beq	f2bc <__aeabi_fdiv+0xd0>
    f2cc:	e180000c 	orr	r0, r0, ip
    f2d0:	e3330000 	teq	r3, #0	; 0x0
    f2d4:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
    f2d8:	01a01081 	moveq	r1, r1, lsl #1
    f2dc:	03110502 	tsteq	r1, #8388608	; 0x800000
    f2e0:	02433001 	subeq	r3, r3, #1	; 0x1
    f2e4:	0afffffb 	beq	f2d8 <__aeabi_fdiv+0xec>
    f2e8:	e181100c 	orr	r1, r1, ip
    f2ec:	eaffffc4 	b	f204 <__aeabi_fdiv+0x18>
    f2f0:	e00c3ba1 	and	r3, ip, r1, lsr #23
    f2f4:	e132000c 	teq	r2, ip
    f2f8:	1a000005 	bne	f314 <__aeabi_fdiv+0x128>
    f2fc:	e1b02480 	movs	r2, r0, lsl #9
    f300:	1affffb6 	bne	f1e0 <__aeabi_fmul+0x18c>
    f304:	e133000c 	teq	r3, ip
    f308:	1affffaf 	bne	f1cc <__aeabi_fmul+0x178>
    f30c:	e1a00001 	mov	r0, r1
    f310:	eaffffb2 	b	f1e0 <__aeabi_fmul+0x18c>
    f314:	e133000c 	teq	r3, ip
    f318:	1a000003 	bne	f32c <__aeabi_fdiv+0x140>
    f31c:	e1b03481 	movs	r3, r1, lsl #9
    f320:	0affff97 	beq	f184 <__aeabi_fmul+0x130>
    f324:	e1a00001 	mov	r0, r1
    f328:	eaffffac 	b	f1e0 <__aeabi_fmul+0x18c>
    f32c:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
    f330:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
    f334:	1affffde 	bne	f2b4 <__aeabi_fdiv+0xc8>
    f338:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
    f33c:	1affffa2 	bne	f1cc <__aeabi_fmul+0x178>
    f340:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
    f344:	1affff8e 	bne	f184 <__aeabi_fmul+0x130>
    f348:	eaffffa4 	b	f1e0 <__aeabi_fmul+0x18c>

0000f34c <__gesf2>:
    f34c:	e3e0c000 	mvn	ip, #0	; 0x0
    f350:	ea000002 	b	f360 <__cmpsf2+0x4>

0000f354 <__lesf2>:
    f354:	e3a0c001 	mov	ip, #1	; 0x1
    f358:	ea000000 	b	f360 <__cmpsf2+0x4>

0000f35c <__cmpsf2>:
    f35c:	e3a0c001 	mov	ip, #1	; 0x1
    f360:	e50dc004 	str	ip, [sp, #-4]
    f364:	e1a02080 	mov	r2, r0, lsl #1
    f368:	e1a03081 	mov	r3, r1, lsl #1
    f36c:	e1f0cc42 	mvns	ip, r2, asr #24
    f370:	11f0cc43 	mvnnes	ip, r3, asr #24
    f374:	0a000006 	beq	f394 <__cmpsf2+0x38>
    f378:	e192c0a3 	orrs	ip, r2, r3, lsr #1
    f37c:	11300001 	teqne	r0, r1
    f380:	50520003 	subpls	r0, r2, r3
    f384:	81a00fc1 	movhi	r0, r1, asr #31
    f388:	31e00fc1 	mvncc	r0, r1, asr #31
    f38c:	13800001 	orrne	r0, r0, #1	; 0x1
    f390:	e12fff1e 	bx	lr
    f394:	e1f0cc42 	mvns	ip, r2, asr #24
    f398:	1a000001 	bne	f3a4 <__cmpsf2+0x48>
    f39c:	e1b0c480 	movs	ip, r0, lsl #9
    f3a0:	1a000003 	bne	f3b4 <__cmpsf2+0x58>
    f3a4:	e1f0cc43 	mvns	ip, r3, asr #24
    f3a8:	1afffff2 	bne	f378 <__cmpsf2+0x1c>
    f3ac:	e1b0c481 	movs	ip, r1, lsl #9
    f3b0:	0afffff0 	beq	f378 <__cmpsf2+0x1c>
    f3b4:	e51d0004 	ldr	r0, [sp, #-4]
    f3b8:	e12fff1e 	bx	lr

0000f3bc <__aeabi_cfrcmple>:
    f3bc:	e1a0c000 	mov	ip, r0
    f3c0:	e1a00001 	mov	r0, r1
    f3c4:	e1a0100c 	mov	r1, ip
    f3c8:	eaffffff 	b	f3cc <__aeabi_cfcmpeq>

0000f3cc <__aeabi_cfcmpeq>:
    f3cc:	e92d400f 	stmdb	sp!, {r0, r1, r2, r3, lr}
    f3d0:	ebffffe1 	bl	f35c <__cmpsf2>
    f3d4:	e3500000 	cmp	r0, #0	; 0x0
    f3d8:	43700000 	cmnmi	r0, #0	; 0x0
    f3dc:	e8bd400f 	ldmia	sp!, {r0, r1, r2, r3, lr}
    f3e0:	e12fff1e 	bx	lr

0000f3e4 <__aeabi_fcmpeq>:
    f3e4:	e52de008 	str	lr, [sp, #-8]!
    f3e8:	ebfffff7 	bl	f3cc <__aeabi_cfcmpeq>
    f3ec:	03a00001 	moveq	r0, #1	; 0x1
    f3f0:	13a00000 	movne	r0, #0	; 0x0
    f3f4:	e49de008 	ldr	lr, [sp], #8
    f3f8:	e12fff1e 	bx	lr

0000f3fc <__aeabi_fcmplt>:
    f3fc:	e52de008 	str	lr, [sp, #-8]!
    f400:	ebfffff1 	bl	f3cc <__aeabi_cfcmpeq>
    f404:	33a00001 	movcc	r0, #1	; 0x1
    f408:	23a00000 	movcs	r0, #0	; 0x0
    f40c:	e49de008 	ldr	lr, [sp], #8
    f410:	e12fff1e 	bx	lr

0000f414 <__aeabi_fcmple>:
    f414:	e52de008 	str	lr, [sp, #-8]!
    f418:	ebffffeb 	bl	f3cc <__aeabi_cfcmpeq>
    f41c:	93a00001 	movls	r0, #1	; 0x1
    f420:	83a00000 	movhi	r0, #0	; 0x0
    f424:	e49de008 	ldr	lr, [sp], #8
    f428:	e12fff1e 	bx	lr

0000f42c <__aeabi_fcmpge>:
    f42c:	e52de008 	str	lr, [sp, #-8]!
    f430:	ebffffe1 	bl	f3bc <__aeabi_cfrcmple>
    f434:	93a00001 	movls	r0, #1	; 0x1
    f438:	83a00000 	movhi	r0, #0	; 0x0
    f43c:	e49de008 	ldr	lr, [sp], #8
    f440:	e12fff1e 	bx	lr

0000f444 <__aeabi_fcmpgt>:
    f444:	e52de008 	str	lr, [sp, #-8]!
    f448:	ebffffdb 	bl	f3bc <__aeabi_cfrcmple>
    f44c:	33a00001 	movcc	r0, #1	; 0x1
    f450:	23a00000 	movcs	r0, #0	; 0x0
    f454:	e49de008 	ldr	lr, [sp], #8
    f458:	e12fff1e 	bx	lr

0000f45c <__aeabi_f2iz>:
    f45c:	e1a02080 	mov	r2, r0, lsl #1
    f460:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
    f464:	3a000008 	bcc	f48c <__aeabi_f2iz+0x30>
    f468:	e3a0309e 	mov	r3, #158	; 0x9e
    f46c:	e0532c22 	subs	r2, r3, r2, lsr #24
    f470:	9a000007 	bls	f494 <__aeabi_f2iz+0x38>
    f474:	e1a03400 	mov	r3, r0, lsl #8
    f478:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
    f47c:	e3100102 	tst	r0, #-2147483648	; 0x80000000
    f480:	e1a00233 	mov	r0, r3, lsr r2
    f484:	12600000 	rsbne	r0, r0, #0	; 0x0
    f488:	e12fff1e 	bx	lr
    f48c:	e3a00000 	mov	r0, #0	; 0x0
    f490:	e12fff1e 	bx	lr
    f494:	e3720061 	cmn	r2, #97	; 0x61
    f498:	1a000001 	bne	f4a4 <__aeabi_f2iz+0x48>
    f49c:	e1b02480 	movs	r2, r0, lsl #9
    f4a0:	1a000002 	bne	f4b0 <__aeabi_f2iz+0x54>
    f4a4:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
    f4a8:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    f4ac:	e12fff1e 	bx	lr
    f4b0:	e3a00000 	mov	r0, #0	; 0x0
    f4b4:	e12fff1e 	bx	lr

0000f4b8 <__errno>:
    f4b8:	4b01      	ldr	r3, [pc, #4]	(f4c0 <.text+0xf4c0>)
    f4ba:	6818      	ldr	r0, [r3, #0]
    f4bc:	4770      	bx	lr
    f4be:	0000      	lsls	r0, r0, #0
    f4c0:	0564      	lsls	r4, r4, #21
    f4c2:	4000      	ands	r0, r0

0000f4c4 <__cos_from_arm>:
    f4c4:	e59fc000 	ldr	ip, [pc, #0]	; f4cc <__cos_from_arm+0x8>
    f4c8:	e12fff1c 	bx	ip
    f4cc:	0000cfb9 	streqh	ip, [r0], -r9

0000f4d0 <____modsi3_from_arm>:
    f4d0:	e59fc000 	ldr	ip, [pc, #0]	; f4d8 <____modsi3_from_arm+0x8>
    f4d4:	e12fff1c 	bx	ip
    f4d8:	00007539 	andeq	r7, r0, r9, lsr r5

0000f4dc <____divsi3_from_arm>:
    f4dc:	e59fc000 	ldr	ip, [pc, #0]	; f4e4 <____divsi3_from_arm+0x8>
    f4e0:	e12fff1c 	bx	ip
    f4e4:	00007495 	muleq	r0, r5, r4

0000f4e8 <____udivsi3_from_arm>:
    f4e8:	e59fc000 	ldr	ip, [pc, #0]	; f4f0 <____udivsi3_from_arm+0x8>
    f4ec:	e12fff1c 	bx	ip
    f4f0:	00007409 	andeq	r7, r0, r9, lsl #8

0000f4f4 <__memcpy_from_arm>:
    f4f4:	e59fc000 	ldr	ip, [pc, #0]	; f4fc <__memcpy_from_arm+0x8>
    f4f8:	e12fff1c 	bx	ip
    f4fc:	000073e9 	andeq	r7, r0, r9, ror #7

0000f500 <__sqrt_from_arm>:
    f500:	e59fc000 	ldr	ip, [pc, #0]	; f508 <__sqrt_from_arm+0x8>
    f504:	e12fff1c 	bx	ip
    f508:	0000d1cd 	andeq	sp, r0, sp, asr #3

0000f50c <__sin_from_arm>:
    f50c:	e59fc000 	ldr	ip, [pc, #0]	; f514 <__sin_from_arm+0x8>
    f510:	e12fff1c 	bx	ip
    f514:	0000d061 	andeq	sp, r0, r1, rrx

0000f518 <__atan2_from_arm>:
    f518:	e59fc000 	ldr	ip, [pc, #0]	; f520 <__atan2_from_arm+0x8>
    f51c:	e12fff1c 	bx	ip
    f520:	0000d10d 	andeq	sp, r0, sp, lsl #2

0000f524 <____subdf3_from_thumb>:
    f524:	4778      	bx	pc
    f526:	46c0      	nop			(mov r8, r8)

0000f528 <____subdf3_change_to_arm>:
    f528:	eaffe03b 	b	761c <__aeabi_dsub>

0000f52c <____eqdf2_from_thumb>:
    f52c:	4778      	bx	pc
    f52e:	46c0      	nop			(mov r8, r8)

0000f530 <____eqdf2_change_to_arm>:
    f530:	eafffd91 	b	eb7c <__cmpdf2>

0000f534 <____ltdf2_from_thumb>:
    f534:	4778      	bx	pc
    f536:	46c0      	nop			(mov r8, r8)

0000f538 <____ltdf2_change_to_arm>:
    f538:	eafffd8d 	b	eb74 <__ledf2>

0000f53c <____divdf3_from_thumb>:
    f53c:	4778      	bx	pc
    f53e:	46c0      	nop			(mov r8, r8)

0000f540 <____divdf3_change_to_arm>:
    f540:	eaffe1e3 	b	7cd4 <__aeabi_ddiv>

0000f544 <____adddf3_from_thumb>:
    f544:	4778      	bx	pc
    f546:	46c0      	nop			(mov r8, r8)

0000f548 <____adddf3_change_to_arm>:
    f548:	eaffe034 	b	7620 <__adddf3>

0000f54c <____muldf3_from_thumb>:
    f54c:	4778      	bx	pc
    f54e:	46c0      	nop			(mov r8, r8)

0000f550 <____muldf3_change_to_arm>:
    f550:	eaffe13b 	b	7a44 <__aeabi_dmul>

0000f554 <____fixdfsi_from_thumb>:
    f554:	4778      	bx	pc
    f556:	46c0      	nop			(mov r8, r8)

0000f558 <____fixdfsi_change_to_arm>:
    f558:	eafffdd3 	b	ecac <__aeabi_d2iz>

0000f55c <____floatsidf_from_thumb>:
    f55c:	4778      	bx	pc
    f55e:	46c0      	nop			(mov r8, r8)

0000f560 <____floatsidf_change_to_arm>:
    f560:	eaffe0fc 	b	7958 <__aeabi_i2d>

0000f564 <____gedf2_from_thumb>:
    f564:	4778      	bx	pc
    f566:	46c0      	nop			(mov r8, r8)

0000f568 <____gedf2_change_to_arm>:
    f568:	eafffd7f 	b	eb6c <__gedf2>

0000f56c <____gtdf2_from_thumb>:
    f56c:	4778      	bx	pc
    f56e:	46c0      	nop			(mov r8, r8)

0000f570 <____gtdf2_change_to_arm>:
    f570:	eafffd7d 	b	eb6c <__gedf2>

0000f574 <cordicLUT_n11_s32En.2214>:
    f574:	3243f6a9 1dac6705 0fadbafd 07f56ea7     ..C2.g.......n..
    f584:	03feab77 01ffd55c 00fffaab 007fff55     w...\.......U...
    f594:	003fffeb 001ffffd 00100000              ..?.........

0000f5a0 <onboard_matlab_ConstB>:
    f5a0:	04000400 04000400 08000600 08000800     ................
    f5b0:	08000800 0a000a00 0a000a00 0a000a00     ................
    f5c0:	0a000a00 0a000a00                       ........

0000f5c8 <onboard_matlab_ConstP>:
	...
    f5d4:	00006400 74bc6a7f 00041893 00020001     .d...j.t........
    f5e4:	00040003 00000005 16130800 08002324     ............$#..
    f5f4:	001a1613 e1002580 16130800 08002324     .....%......$#..
    f604:	001a1613 03ffff00 03000000 0a0a0302     ................
    f614:	00010100 0005f800 01000000 00000001     ................
    f624:	00007864 00000000 ff000000 000206ff     dx..............
    f634:	10000000 0a000027 fa00fa00 2c006400     ....'........d.,
    f644:	00000001 00000000 00000000 05000000     ................
    f654:	04000000 50020a03 0f0000c3 003c0a0a     .......P......<.
    f664:	fa000001 6400fa00 00012c00 00000000     .......d.,......
    f674:	00000000 01000000 03010102 01060101     ................
    f684:	01011201 090a0230 05010a05 c8011002     ....0...........
    f694:	00000100 00120100 0008c000 00e10000     ................
    f6a4:	01000100 00000000 00000100 0008d000     ................
    f6b4:	00e10000 01000100 00000000 01000000     ................
    f6c4:	00000000 00000b00 00000000              ............

0000f6d0 <npio2_hw>:
    f6d0:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
    f6e0:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
    f6f0:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
    f700:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
    f710:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
    f720:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
    f730:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
    f740:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

0000f750 <two_over_pi>:
    f750:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
    f760:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
    f770:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
    f780:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
    f790:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
    f7a0:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
    f7b0:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
    f7c0:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
    f7d0:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
    f7e0:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
    f7f0:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
    f800:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
    f810:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
    f820:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
    f830:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
    f840:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
    f850:	0060e27b 00c08c6b                       {.`.k...

0000f858 <init_jk>:
    f858:	00000002 00000003 00000004 00000006     ................

0000f868 <PIo2>:
    f868:	3ff921fb 40000000 3e74442d 00000000     .!.?...@-Dt>....
    f878:	3cf84698 80000000 3b78cc51 60000000     .F.<....Q.x;...`
    f888:	39f01b83 80000000 387a2520 40000000     ...9.... %z8...@
    f898:	36e38222 80000000 3569f31d 00000000     "..6......i5....

0000f8a8 <atanhi>:
    f8a8:	3fddac67 0561bb4f 3fe921fb 54442d18     g..?O.a..!.?.-DT
    f8b8:	3fef730b d281f69b 3ff921fb 54442d18     .s.?.....!.?.-DT

0000f8c8 <atanlo>:
    f8c8:	3c7a2b7f 222f65e2 3c81a626 33145c07     .+z<.e/"&..<.\.3
    f8d8:	3c700788 7af0cbbd 3c91a626 33145c07     ..p<...z&..<.\.3

0000f8e8 <__fdlib_version>:
    f8e8:	00000001                                ....

0000f8ec <_global_impure_ptr>:
    f8ec:	40000568 6e617461 00000032 74727173     h..@atan2...sqrt
    f8fc:	00000000 00000043                       ....C...
