# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 70
attribute \top 1
attribute \src "dut.sv:1.1-61.10"
module \const_fold_func_top
  attribute \src "dut.sv:2.19-2.22"
  wire width 4 input 1 \inp
  attribute \src "dut.sv:3.20-3.24"
  wire width 4 output 2 \out1
  attribute \src "dut.sv:3.26-3.30"
  wire width 4 output 3 \out2
  attribute \src "dut.sv:3.32-3.36"
  wire width 4 output 4 \out3
  attribute \src "dut.sv:3.38-3.42"
  wire width 4 output 5 \out4
  attribute \src "dut.sv:3.44-3.48"
  wire width 4 output 6 \out5
  attribute \src "dut.sv:4.19-4.23"
  wire width 4 output 7 \out6
  wire width 4 \flip$func$dut.sv:56$1.$result
  cell $not $not$dut.sv:8$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \inp
    connect \Y \flip$func$dut.sv:56$1.$result
  end
  cell $not $not$dut.sv:8$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \flip$func$dut.sv:56$1.$result
    connect \Y \out1
  end
  connect \out5 4'1010
  connect \out4 4'0001
  connect \out3 \inp
  connect \out2 \out1
end
