[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/OneDivider/dut.v:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneDivider/tb.v:1:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/OneDivider/dut.v:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OneDivider/tb.v:1:1: Compile module "work@tb".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/OneDivider/tb.v:1:1: Top level module "work@tb".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 2
assert_stmt                                            1
assignment                                             6
begin                                                  2
bit_typespec                                           1
constant                                              11
delay_control                                          3
design                                                 1
event_control                                          1
if_else                                                1
initial                                                2
int_typespec                                           1
logic_net                                             12
logic_typespec                                        15
logic_var                                              2
module_inst                                            4
operation                                             13
port                                                   6
prop_formal_decl                                       2
property_decl                                          1
property_spec                                          2
ref_obj                                               28
ref_typespec                                          17
sys_func_call                                          9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneDivider/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (work@tb)
|vpiName:work@tb
|uhdmallModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (work@tb)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.rstn), line:1:24, endln:1:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@dut.clk), line:2:24, endln:2:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@dut.div), line:3:23, endln:3:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:div
    |vpiFullName:work@dut.div
    |vpiNetType:48
  |vpiPort:
  \_Port: (rstn), line:1:24, endln:1:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@dut.rstn.rstn), line:1:24, endln:1:28
      |vpiParent:
      \_Port: (rstn), line:1:24, endln:1:28
      |vpiName:rstn
      |vpiFullName:work@dut.rstn.rstn
      |vpiActual:
      \_LogicNet: (work@dut.rstn), line:1:24, endln:1:28
    |vpiTypedef:
    \_RefTypespec: (work@dut.rstn)
      |vpiParent:
      \_Port: (rstn), line:1:24, endln:1:28
      |vpiFullName:work@dut.rstn
      |vpiActual:
      \_LogicTypespec: , line:1:18, endln:1:23
  |vpiPort:
  \_Port: (clk), line:2:24, endln:2:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@dut.clk.clk), line:2:24, endln:2:27
      |vpiParent:
      \_Port: (clk), line:2:24, endln:2:27
      |vpiName:clk
      |vpiFullName:work@dut.clk.clk
      |vpiActual:
      \_LogicNet: (work@dut.clk), line:2:24, endln:2:27
    |vpiTypedef:
    \_RefTypespec: (work@dut.clk)
      |vpiParent:
      \_Port: (clk), line:2:24, endln:2:27
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_LogicTypespec: , line:2:18, endln:2:23
  |vpiPort:
  \_Port: (div), line:3:23, endln:3:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiName:div
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@dut.div.div), line:3:23, endln:3:26
      |vpiParent:
      \_Port: (div), line:3:23, endln:3:26
      |vpiName:div
      |vpiFullName:work@dut.div.div
      |vpiActual:
      \_LogicNet: (work@dut.div), line:3:23, endln:3:26
    |vpiTypedef:
    \_RefTypespec: (work@dut.div)
      |vpiParent:
      \_Port: (div), line:3:23, endln:3:26
      |vpiFullName:work@dut.div
      |vpiActual:
      \_LogicTypespec: , line:3:19, endln:3:22
  |vpiProcess:
  \_Always: , line:5:1, endln:9:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneDivider/dut.v, line:1:1, endln:10:10
    |vpiStmt:
    \_EventControl: , line:5:8, endln:5:39
      |vpiParent:
      \_Always: , line:5:1, endln:9:23
      |vpiCondition:
      \_Operation: , line:5:11, endln:5:38
        |vpiParent:
        \_EventControl: , line:5:8, endln:5:39
        |vpiOpType:35
        |vpiOperand:
        \_Operation: , line:5:11, endln:5:22
          |vpiParent:
          \_Operation: , line:5:11, endln:5:38
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@dut.clk), line:5:19, endln:5:22
            |vpiParent:
            \_Operation: , line:5:11, endln:5:22
            |vpiName:clk
            |vpiFullName:work@dut.clk
            |vpiActual:
            \_LogicNet: (work@dut.clk), line:2:24, endln:2:27
        |vpiOperand:
        \_Operation: , line:5:26, endln:5:38
          |vpiParent:
          \_Operation: , line:5:11, endln:5:38
          |vpiOpType:40
          |vpiOperand:
          \_RefObj: (work@dut.rstn), line:5:34, endln:5:38
            |vpiParent:
            \_Operation: , line:5:26, endln:5:38
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_LogicNet: (work@dut.rstn), line:1:24, endln:1:28
      |vpiStmt:
      \_IfElse: , line:6:8, endln:9:23
        |vpiParent:
        \_EventControl: , line:5:8, endln:5:39
        |vpiCondition:
        \_Operation: , line:6:12, endln:6:17
          |vpiParent:
          \_EventControl: , line:5:8, endln:5:39
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@dut.rstn), line:6:13, endln:6:17
            |vpiParent:
            \_Operation: , line:6:12, endln:6:17
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_LogicNet: (work@dut.rstn), line:1:24, endln:1:28
        |vpiStmt:
        \_Assignment: , line:7:11, endln:7:19
          |vpiParent:
          \_IfElse: , line:6:8, endln:9:23
          |vpiOpType:82
          |vpiRhs:
          \_Constant: , line:7:18, endln:7:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@dut.div), line:7:11, endln:7:14
            |vpiParent:
            \_Assignment: , line:7:11, endln:7:19
            |vpiName:div
            |vpiFullName:work@dut.div
            |vpiActual:
            \_LogicNet: (work@dut.div), line:3:23, endln:3:26
        |vpiElseStmt:
        \_Assignment: , line:9:11, endln:9:22
          |vpiParent:
          \_IfElse: , line:6:8, endln:9:23
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:9:18, endln:9:22
            |vpiParent:
            \_Assignment: , line:9:11, endln:9:22
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@dut.div), line:9:19, endln:9:22
              |vpiParent:
              \_Operation: , line:9:18, endln:9:22
              |vpiName:div
              |vpiFullName:work@dut.div
              |vpiActual:
              \_LogicNet: (work@dut.div), line:3:23, endln:3:26
          |vpiLhs:
          \_RefObj: (work@dut.div), line:9:11, endln:9:14
            |vpiParent:
            \_Assignment: , line:9:11, endln:9:22
            |vpiName:div
            |vpiFullName:work@dut.div
            |vpiActual:
            \_LogicNet: (work@dut.div), line:3:23, endln:3:26
    |vpiAlwaysType:1
|uhdmallModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
  |vpiParent:
  \_Design: (work@tb)
  |vpiFullName:work@tb
  |vpiPropertyDecl:
  \_PropertyDecl: (work@tb.divide), line:24:12, endln:24:18
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:divide
    |vpiFullName:work@tb.divide
    |vpiPropFormalDecl:
    \_PropFormalDecl: (a)
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: 
        |vpiActual:
        \_BitTypespec: , line:24:19, endln:24:22
    |vpiPropFormalDecl:
    \_PropFormalDecl: (n)
      |vpiName:n
      |vpiTypespec:
      \_RefTypespec: 
        |vpiActual:
        \_IntTypespec: , line:24:26, endln:24:29
    |vpiPropertySpec:
    \_PropertySpec: , line:25:3, endln:25:52
      |vpiParent:
      \_PropertyDecl: (work@tb.divide), line:24:12, endln:24:18
      |vpiClockingEvent:
      \_Operation: , line:25:5, endln:25:16
        |vpiParent:
        \_PropertySpec: , line:25:3, endln:25:52
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@tb.divide.clk), line:25:13, endln:25:16
          |vpiParent:
          \_Operation: , line:25:5, endln:25:16
          |vpiName:clk
          |vpiFullName:work@tb.divide.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
      |vpiPropertyExpr:
      \_Operation: , line:25:18, endln:25:52
        |vpiParent:
        \_PropertySpec: , line:25:3, endln:25:52
        |vpiOpType:51
        |vpiOperand:
        \_SysFuncCall: ($rose), line:25:18, endln:25:26
          |vpiParent:
          \_Operation: , line:25:18, endln:25:52
          |vpiArgument:
          \_RefObj: (work@tb.divide.a), line:25:24, endln:25:25
            |vpiParent:
            \_SysFuncCall: ($rose), line:25:18, endln:25:26
            |vpiName:a
            |vpiFullName:work@tb.divide.a
            |vpiActual:
            \_LogicNet: (work@tb.a), line:25:24, endln:25:25
          |vpiName:$rose
        |vpiOperand:
        \_Operation: , line:25:31, endln:25:52
          |vpiParent:
          \_Operation: , line:25:18, endln:25:52
          |vpiOpType:54
          |vpiOperand:
          \_Operation: , line:25:31, endln:25:39
            |vpiParent:
            \_Operation: , line:25:31, endln:25:52
            |vpiOpType:60
            |vpiOperand:
            \_Operation: , line:25:31, endln:25:33
              |vpiParent:
              \_Operation: , line:25:18, endln:25:52
              |vpiOpType:3
              |vpiOperand:
              \_RefObj: (work@tb.divide.a), line:25:32, endln:25:33
                |vpiParent:
                \_Operation: , line:25:31, endln:25:33
                |vpiName:a
                |vpiFullName:work@tb.divide.a
                |vpiActual:
                \_LogicNet: (work@tb.a), line:25:24, endln:25:25
            |vpiOperand:
            \_Operation: , line:25:35, endln:25:38
              |vpiParent:
              \_Operation: , line:25:31, endln:25:39
              |vpiOpType:11
              |vpiOperand:
              \_RefObj: (work@tb.divide.n), line:25:35, endln:25:36
                |vpiParent:
                \_Operation: , line:25:35, endln:25:38
                |vpiName:n
                |vpiFullName:work@tb.divide.n
                |vpiActual:
                \_LogicNet: (work@tb.n), line:25:35, endln:25:36
              |vpiOperand:
              \_Constant: , line:25:37, endln:25:38
                |vpiParent:
                \_Operation: , line:25:35, endln:25:38
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:25:40, endln:25:43
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_SysFuncCall: ($rose), line:25:44, endln:25:52
            |vpiParent:
            \_Operation: , line:25:31, endln:25:52
            |vpiArgument:
            \_RefObj: (work@tb.divide.a), line:25:50, endln:25:51
              |vpiParent:
              \_SysFuncCall: ($rose), line:25:44, endln:25:52
              |vpiName:a
              |vpiFullName:work@tb.divide.a
              |vpiActual:
              \_LogicNet: (work@tb.a), line:25:24, endln:25:25
            |vpiName:$rose
  |vpiDefName:work@tb
  |vpiNet:
  \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.clk)
      |vpiParent:
      \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiNet:
  \_LogicNet: (work@tb.div), line:3:9, endln:3:12
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.div)
      |vpiParent:
      \_LogicNet: (work@tb.div), line:3:9, endln:3:12
      |vpiFullName:work@tb.div
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:12
    |vpiName:div
    |vpiFullName:work@tb.div
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.rstn)
      |vpiParent:
      \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
      |vpiFullName:work@tb.rstn
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:13
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@tb.a), line:25:24, endln:25:25
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:a
    |vpiFullName:work@tb.a
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@tb.n), line:25:35, endln:25:36
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:n
    |vpiFullName:work@tb.n
    |vpiNetType:1
  |vpiAssertion:
  \_Assert: (work@tb.ap_div2), line:28:3, endln:28:112
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:ap_div2
    |vpiFullName:work@tb.ap_div2
    |vpiStmt:
    \_SysFuncCall: ($display), line:28:60, endln:28:75
      |vpiParent:
      \_Assert: (work@tb.ap_div2), line:28:3, endln:28:112
      |vpiArgument:
      \_Constant: , line:28:69, endln:28:74
        |vpiParent:
        \_SysFuncCall: ($display), line:28:60, endln:28:75
        |vpiDecompile:"OK!"
        |vpiSize:24
        |STRING:OK!
        |vpiConstType:6
      |vpiName:$display
    |vpiProperty:
    \_PropertySpec: , line:28:28, endln:28:58
      |vpiParent:
      \_Assert: (work@tb.ap_div2), line:28:3, endln:28:112
      |vpiPropertyExpr:
      \_Operation: , line:28:31, endln:28:42
        |vpiParent:
        \_PropertySpec: , line:28:28, endln:28:58
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@tb.ap_div2.clk), line:28:39, endln:28:42
          |vpiParent:
          \_Operation: , line:28:31, endln:28:42
          |vpiName:clk
          |vpiFullName:work@tb.ap_div2.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
  |vpiProcess:
  \_Initial: , line:5:3, endln:10:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiStmt:
    \_Begin: (work@tb), line:5:11, endln:10:6
      |vpiParent:
      \_Initial: , line:5:3, endln:10:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_SysFuncCall: ($dumpfile), line:6:5, endln:6:26
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:10:6
        |vpiArgument:
        \_Constant: , line:6:15, endln:6:25
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:6:5, endln:6:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_SysFuncCall: ($dumpvars), line:7:5, endln:7:14
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:10:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_SysFuncCall: ($monitor), line:8:5, endln:8:53
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:10:6
        |vpiArgument:
        \_Constant: , line:8:14, endln:8:37
          |vpiParent:
          \_SysFuncCall: ($monitor), line:8:5, endln:8:53
          |vpiDecompile:"@%0dns clk = %0d, %0d"
          |vpiSize:168
          |STRING:@%0dns clk = %0d, %0d
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:8:38, endln:8:43
          |vpiParent:
          \_SysFuncCall: ($monitor), line:8:5, endln:8:53
          |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@tb.clk), line:8:44, endln:8:47
          |vpiParent:
          \_SysFuncCall: ($monitor), line:8:5, endln:8:53
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
        |vpiArgument:
        \_RefObj: (work@tb.div), line:8:49, endln:8:52
          |vpiParent:
          \_SysFuncCall: ($monitor), line:8:5, endln:8:53
          |vpiName:div
          |vpiFullName:work@tb.div
          |vpiActual:
          \_LogicNet: (work@tb.div), line:3:9, endln:3:12
        |vpiName:$monitor
      |vpiStmt:
      \_DelayControl: , line:9:5, endln:9:9
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:10:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:9:10, endln:9:19
          |vpiParent:
          \_DelayControl: , line:9:5, endln:9:9
          |vpiName:$finish
  |vpiProcess:
  \_Initial: , line:12:3, endln:17:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiStmt:
    \_Begin: (work@tb), line:13:3, endln:17:6
      |vpiParent:
      \_Initial: , line:12:3, endln:17:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_Assignment: , line:14:5, endln:14:13
        |vpiParent:
        \_Begin: (work@tb), line:13:3, endln:17:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:14:12, endln:14:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@tb.rstn), line:14:5, endln:14:9
          |vpiParent:
          \_Assignment: , line:14:5, endln:14:13
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
          |vpiActual:
          \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
      |vpiStmt:
      \_Assignment: , line:15:5, endln:15:12
        |vpiParent:
        \_Begin: (work@tb), line:13:3, endln:17:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:15:11, endln:15:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@tb.clk), line:15:5, endln:15:8
          |vpiParent:
          \_Assignment: , line:15:5, endln:15:12
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
      |vpiStmt:
      \_DelayControl: , line:16:5, endln:16:7
        |vpiParent:
        \_Begin: (work@tb), line:13:3, endln:17:6
        |#2
        |vpiStmt:
        \_Assignment: , line:16:8, endln:16:16
          |vpiParent:
          \_DelayControl: , line:16:5, endln:16:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:16:15, endln:16:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@tb.rstn), line:16:8, endln:16:12
            |vpiParent:
            \_Assignment: , line:16:8, endln:16:16
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiActual:
            \_LogicNet: (work@tb.rstn), line:4:9, endln:4:13
  |vpiProcess:
  \_Always: , line:19:3, endln:20:19
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiStmt:
    \_DelayControl: , line:20:5, endln:20:7
      |vpiParent:
      \_Always: , line:19:3, endln:20:19
      |#5
      |vpiStmt:
      \_Assignment: , line:20:8, endln:20:18
        |vpiParent:
        \_DelayControl: , line:20:5, endln:20:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:20:14, endln:20:18
          |vpiParent:
          \_Assignment: , line:20:8, endln:20:18
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@tb.clk), line:20:15, endln:20:18
            |vpiParent:
            \_Operation: , line:20:14, endln:20:18
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
        |vpiLhs:
        \_RefObj: (work@tb.clk), line:20:8, endln:20:11
          |vpiParent:
          \_Assignment: , line:20:8, endln:20:18
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
    |vpiAlwaysType:1
|uhdmtopModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
  |vpiName:work@tb
  |vpiPropertyDecl:
  \_PropertyDecl: (work@tb.divide), line:24:12, endln:24:18
  |vpiVariables:
  \_LogicVar: (work@tb.div), line:3:9, endln:3:12
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.div)
      |vpiParent:
      \_LogicVar: (work@tb.div), line:3:9, endln:3:12
      |vpiFullName:work@tb.div
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:8
    |vpiName:div
    |vpiFullName:work@tb.div
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@tb.rstn), line:4:9, endln:4:13
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.rstn)
      |vpiParent:
      \_LogicVar: (work@tb.rstn), line:4:9, endln:4:13
      |vpiFullName:work@tb.rstn
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:8
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiVisibility:1
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiNet:
  \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.clk)
      |vpiParent:
      \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiAssertion:
  \_Assert: (work@tb.ap_div2), line:28:3, endln:28:112
  |vpiTopModule:1
  |vpiProcess:
  \_Initial: , line:5:3, endln:10:6
  |vpiProcess:
  \_Initial: , line:12:3, endln:17:6
  |vpiProcess:
  \_Always: , line:19:3, endln:20:19
  |vpiModule:
  \_Module: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/OneDivider/dut.v
    |vpiDefLineNo:1
    |vpiNet:
    \_LogicNet: (work@tb.dut1.rstn), line:1:24, endln:1:28
      |vpiParent:
      \_Module: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiTypespec:
      \_RefTypespec: (work@tb.dut1.rstn)
        |vpiParent:
        \_LogicNet: (work@tb.dut1.rstn), line:1:24, endln:1:28
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_LogicTypespec: , line:1:18, endln:1:23
      |vpiName:rstn
      |vpiFullName:work@tb.dut1.rstn
      |vpiNetType:36
    |vpiNet:
    \_LogicNet: (work@tb.dut1.clk), line:2:24, endln:2:27
      |vpiParent:
      \_Module: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiTypespec:
      \_RefTypespec: (work@tb.dut1.clk)
        |vpiParent:
        \_LogicNet: (work@tb.dut1.clk), line:2:24, endln:2:27
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_LogicTypespec: , line:2:18, endln:2:23
      |vpiName:clk
      |vpiFullName:work@tb.dut1.clk
      |vpiNetType:36
    |vpiNet:
    \_LogicNet: (work@tb.dut1.div), line:3:23, endln:3:26
      |vpiParent:
      \_Module: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiTypespec:
      \_RefTypespec: (work@tb.dut1.div)
        |vpiParent:
        \_LogicNet: (work@tb.dut1.div), line:3:23, endln:3:26
        |vpiFullName:work@tb.dut1.div
        |vpiActual:
        \_LogicTypespec: , line:3:19, endln:3:22
      |vpiName:div
      |vpiFullName:work@tb.dut1.div
      |vpiNetType:48
    |vpiInstance:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:1:1, endln:30:10
    |vpiPort:
    \_Port: (rstn), line:1:24, endln:1:28
      |vpiParent:
      \_Module: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiName:rstn
      |vpiDirection:1
      |vpiHighConn:
      \_RefObj: (work@tb.rstn), line:22:12, endln:22:16
        |vpiParent:
        \_Port: (rstn), line:1:24, endln:1:28
        |vpiName:rstn
        |vpiFullName:work@tb.rstn
        |vpiActual:
        \_LogicVar: (work@tb.rstn), line:4:9, endln:4:13
      |vpiLowConn:
      \_RefObj: (work@tb.dut1.rstn), line:1:24, endln:1:28
        |vpiParent:
        \_Port: (rstn), line:1:24, endln:1:28
        |vpiName:rstn
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_LogicNet: (work@tb.dut1.rstn), line:1:24, endln:1:28
      |vpiTypedef:
      \_RefTypespec: (work@tb.dut1.rstn)
        |vpiParent:
        \_Port: (rstn), line:1:24, endln:1:28
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_LogicTypespec: , line:1:18, endln:1:23
    |vpiPort:
    \_Port: (clk), line:2:24, endln:2:27
      |vpiParent:
      \_Module: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_RefObj: (work@tb.clk), line:22:18, endln:22:21
        |vpiParent:
        \_Port: (clk), line:2:24, endln:2:27
        |vpiName:clk
        |vpiFullName:work@tb.clk
        |vpiActual:
        \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
      |vpiLowConn:
      \_RefObj: (work@tb.dut1.clk), line:2:24, endln:2:27
        |vpiParent:
        \_Port: (clk), line:2:24, endln:2:27
        |vpiName:clk
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_LogicNet: (work@tb.dut1.clk), line:2:24, endln:2:27
      |vpiTypedef:
      \_RefTypespec: (work@tb.dut1.clk)
        |vpiParent:
        \_Port: (clk), line:2:24, endln:2:27
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_LogicTypespec: , line:2:18, endln:2:23
    |vpiPort:
    \_Port: (div), line:3:23, endln:3:26
      |vpiParent:
      \_Module: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneDivider/tb.v, line:22:3, endln:22:28
      |vpiName:div
      |vpiDirection:2
      |vpiHighConn:
      \_RefObj: (work@tb.div), line:22:23, endln:22:26
        |vpiParent:
        \_Port: (div), line:3:23, endln:3:26
        |vpiName:div
        |vpiFullName:work@tb.div
        |vpiActual:
        \_LogicVar: (work@tb.div), line:3:9, endln:3:12
      |vpiLowConn:
      \_RefObj: (work@tb.dut1.div), line:3:23, endln:3:26
        |vpiParent:
        \_Port: (div), line:3:23, endln:3:26
        |vpiName:div
        |vpiFullName:work@tb.dut1.div
        |vpiActual:
        \_LogicNet: (work@tb.dut1.div), line:3:23, endln:3:26
      |vpiTypedef:
      \_RefTypespec: (work@tb.dut1.div)
        |vpiParent:
        \_Port: (div), line:3:23, endln:3:26
        |vpiFullName:work@tb.dut1.div
        |vpiActual:
        \_LogicTypespec: , line:3:19, endln:3:22
    |vpiProcess:
    \_Always: , line:5:1, endln:9:23
\_weaklyReferenced:
\_BitTypespec: , line:24:19, endln:24:22
\_IntTypespec: , line:24:26, endln:24:29
  |vpiSigned:1
\_LogicTypespec: , line:2:3, endln:2:6
  |vpiParent:
  \_LogicNet: (work@tb.clk), line:2:7, endln:2:10
\_LogicTypespec: , line:3:3, endln:3:8
  |vpiParent:
  \_LogicVar: (work@tb.div), line:3:9, endln:3:12
\_LogicTypespec: , line:4:3, endln:4:8
  |vpiParent:
  \_LogicVar: (work@tb.rstn), line:4:9, endln:4:13
\_LogicTypespec: , line:1:18, endln:1:23
\_LogicTypespec: , line:2:18, endln:2:23
\_LogicTypespec: , line:3:19, endln:3:22
\_LogicTypespec: , line:1:18, endln:1:23
  |vpiParent:
  \_LogicNet: (work@tb.dut1.rstn), line:1:24, endln:1:28
\_LogicTypespec: , line:2:18, endln:2:23
  |vpiParent:
  \_LogicNet: (work@tb.dut1.clk), line:2:24, endln:2:27
\_LogicTypespec: , line:3:19, endln:3:22
  |vpiParent:
  \_LogicNet: (work@tb.dut1.div), line:3:23, endln:3:26
\_LogicTypespec: , line:1:18, endln:1:23
\_LogicTypespec: , line:2:18, endln:2:23
\_LogicTypespec: , line:3:19, endln:3:22
\_LogicTypespec: , line:2:3, endln:2:6
\_LogicTypespec: , line:3:3, endln:3:12
\_LogicTypespec: , line:4:3, endln:4:13
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/OneDivider/tb.v:25:18: Non synthesizable construct, $rose
[LINT]: ${SURELOG_DIR}/tests/OneDivider/tb.v:25:44: Non synthesizable construct, $rose
[LINT]: ${SURELOG_DIR}/tests/OneDivider/tb.v:25:3: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneDivider/tb.v:24:12: Non synthesizable construct, divide
[LINT]: ${SURELOG_DIR}/tests/OneDivider/tb.v:28:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneDivider/tb.v:8:5: Non synthesizable construct, $monitor
[LINT]: ${SURELOG_DIR}/tests/OneDivider/tb.v:9:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneDivider/tb.v:16:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneDivider/tb.v:20:5: Non synthesizable construct,
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/OneDivider/dut.v | ${SURELOG_DIR}/build/regression/OneDivider/roundtrip/dut_000.v | 3 | 10 |
[roundtrip]: ${SURELOG_DIR}/tests/OneDivider/tb.v  | ${SURELOG_DIR}/build/regression/OneDivider/roundtrip/tb_000.v  | 7 | 30 |
============================== End RoundTrip Results ==============================
