// Seed: 3701994488
module module_0 ();
  wire id_1;
  wor  id_2;
  supply1 id_3, id_4;
  assign id_2 = 1'd0;
  assign id_4 = 1;
  wire id_5, id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    output supply1 id_3
);
  reg id_5, id_6;
  always id_6 <= 1;
  supply1 id_7;
  generate
    begin
      assign id_0 = id_7;
      wire id_8;
    end
  endgenerate
  assign id_6 = 1;
  assign id_5 = 1'b0;
  module_0();
endmodule
